// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/03/2025 13:27:35"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module R232i (
	clk,
	reset,
	rs1,
	rs2,
	rd,
	RegWrite,
	sel,
	IDEXrs1,
	IDEXrs2,
	MEMWBrd,
	EXMEMrd,
	EXMEM_RegWrite,
	MEMWB_RegWrite,
	out_read_A,
	out_read_B,
	out_ULA_C);
input 	clk;
input 	reset;
input 	[4:0] rs1;
input 	[4:0] rs2;
input 	[4:0] rd;
input 	RegWrite;
input 	[1:0] sel;
input 	[4:0] IDEXrs1;
input 	[4:0] IDEXrs2;
input 	[4:0] MEMWBrd;
input 	[4:0] EXMEMrd;
input 	EXMEM_RegWrite;
input 	MEMWB_RegWrite;
output 	[31:0] out_read_A;
output 	[31:0] out_read_B;
output 	[31:0] out_ULA_C;

// Design Ports Information
// IDEXrs1[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEXrs1[1]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEXrs1[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEXrs1[3]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEXrs1[4]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEXrs2[0]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEXrs2[1]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEXrs2[2]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEXrs2[3]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEXrs2[4]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEMWBrd[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEMWBrd[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEMWBrd[2]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEMWBrd[3]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEMWBrd[4]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EXMEMrd[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EXMEMrd[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EXMEMrd[2]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EXMEMrd[3]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EXMEMrd[4]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EXMEM_RegWrite	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEMWB_RegWrite	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[0]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[2]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[5]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[7]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[8]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[9]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[10]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[11]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[12]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[13]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[14]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[15]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[16]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[17]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[18]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[19]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[20]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[21]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[22]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[23]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[24]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[25]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[26]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[27]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[28]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[29]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[30]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_A[31]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[0]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[1]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[3]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[4]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[5]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[6]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[7]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[8]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[9]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[10]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[11]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[12]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[13]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[14]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[15]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[16]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[17]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[18]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[19]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[20]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[21]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[22]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[23]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[24]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[25]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[26]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[27]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[28]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[29]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[30]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_read_B[31]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[1]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[3]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[4]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[5]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[6]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[7]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[8]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[9]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[10]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[11]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[12]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[13]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[14]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[15]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[16]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[17]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[18]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[19]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[20]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[21]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[22]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[23]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[24]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[25]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[26]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[27]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[28]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[29]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[30]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ULA_C[31]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1[4]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1[2]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1[0]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2[3]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2[0]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2[1]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[1]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[0]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWrite	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[2]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[0]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[1]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \IDEXrs1[0]~input_o ;
wire \IDEXrs1[1]~input_o ;
wire \IDEXrs1[2]~input_o ;
wire \IDEXrs1[3]~input_o ;
wire \IDEXrs1[4]~input_o ;
wire \IDEXrs2[0]~input_o ;
wire \IDEXrs2[1]~input_o ;
wire \IDEXrs2[2]~input_o ;
wire \IDEXrs2[3]~input_o ;
wire \IDEXrs2[4]~input_o ;
wire \MEMWBrd[0]~input_o ;
wire \MEMWBrd[1]~input_o ;
wire \MEMWBrd[2]~input_o ;
wire \MEMWBrd[3]~input_o ;
wire \MEMWBrd[4]~input_o ;
wire \EXMEMrd[0]~input_o ;
wire \EXMEMrd[1]~input_o ;
wire \EXMEMrd[2]~input_o ;
wire \EXMEMrd[3]~input_o ;
wire \EXMEMrd[4]~input_o ;
wire \EXMEM_RegWrite~input_o ;
wire \MEMWB_RegWrite~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \rs1[4]~input_o ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \sel[1]~input_o ;
wire \sel[0]~input_o ;
wire \rs2[3]~input_o ;
wire \rs2[2]~input_o ;
wire \rs2[1]~input_o ;
wire \rs2[0]~input_o ;
wire \reset~input_o ;
wire \reset~inputCLKENA0_outclk ;
wire \rd[0]~input_o ;
wire \rd[2]~input_o ;
wire \rd[3]~input_o ;
wire \rd[4]~input_o ;
wire \rd[1]~input_o ;
wire \RegWrite~input_o ;
wire \reg_bank|Decoder0~18_combout ;
wire \reg_bank|registers[10][0]~q ;
wire \reg_bank|Decoder0~17_combout ;
wire \reg_bank|registers[9][0]~q ;
wire \reg_bank|Decoder0~19_combout ;
wire \reg_bank|registers[11][0]~q ;
wire \reg_bank|Mux63~5_combout ;
wire \reg_bank|registers[4][0]~feeder_combout ;
wire \reg_bank|Decoder0~24_combout ;
wire \reg_bank|registers[4][0]~q ;
wire \reg_bank|registers[5][0]~feeder_combout ;
wire \reg_bank|Decoder0~25_combout ;
wire \reg_bank|registers[5][0]~q ;
wire \reg_bank|registers[7][0]~feeder_combout ;
wire \reg_bank|Decoder0~27_combout ;
wire \reg_bank|registers[7][0]~q ;
wire \reg_bank|Decoder0~26_combout ;
wire \reg_bank|registers[6][0]~q ;
wire \reg_bank|Mux63~7_combout ;
wire \reg_bank|Decoder0~30_combout ;
wire \reg_bank|registers[3][0]~q ;
wire \reg_bank|Decoder0~28_combout ;
wire \reg_bank|registers[1][0]~q ;
wire \reg_bank|Decoder0~29_combout ;
wire \reg_bank|registers[2][0]~q ;
wire \reg_bank|Mux63~8_combout ;
wire \reg_bank|registers[13][0]~feeder_combout ;
wire \reg_bank|Decoder0~21_combout ;
wire \reg_bank|registers[13][0]~q ;
wire \reg_bank|Decoder0~22_combout ;
wire \reg_bank|registers[14][0]~q ;
wire \reg_bank|registers[12][0]~feeder_combout ;
wire \reg_bank|Decoder0~20_combout ;
wire \reg_bank|registers[12][0]~q ;
wire \reg_bank|Decoder0~23_combout ;
wire \reg_bank|registers[15][0]~q ;
wire \reg_bank|Mux63~6_combout ;
wire \reg_bank|Mux63~9_combout ;
wire \rs2[4]~input_o ;
wire \reg_bank|Decoder0~14_combout ;
wire \reg_bank|registers[27][0]~q ;
wire \reg_bank|registers[31][0]~feeder_combout ;
wire \reg_bank|Decoder0~15_combout ;
wire \reg_bank|registers[31][0]~q ;
wire \reg_bank|Decoder0~13_combout ;
wire \reg_bank|registers[23][0]~q ;
wire \reg_bank|registers[19][0]~feeder_combout ;
wire \reg_bank|Decoder0~12_combout ;
wire \reg_bank|registers[19][0]~q ;
wire \reg_bank|Mux63~3_combout ;
wire \reg_bank|Decoder0~6_combout ;
wire \reg_bank|registers[25][0]~q ;
wire \reg_bank|Decoder0~7_combout ;
wire \reg_bank|registers[29][0]~q ;
wire \reg_bank|Decoder0~4_combout ;
wire \reg_bank|registers[17][0]~q ;
wire \reg_bank|registers[21][0]~feeder_combout ;
wire \reg_bank|Decoder0~5_combout ;
wire \reg_bank|registers[21][0]~q ;
wire \reg_bank|Mux63~1_combout ;
wire \reg_bank|Decoder0~8_combout ;
wire \reg_bank|registers[18][0]~q ;
wire \reg_bank|Decoder0~9_combout ;
wire \reg_bank|registers[22][0]~q ;
wire \reg_bank|Decoder0~11_combout ;
wire \reg_bank|registers[30][0]~q ;
wire \reg_bank|Decoder0~10_combout ;
wire \reg_bank|registers[26][0]~q ;
wire \reg_bank|Mux63~2_combout ;
wire \reg_bank|registers[16][0]~feeder_combout ;
wire \reg_bank|Decoder0~0_combout ;
wire \reg_bank|registers[16][0]~q ;
wire \reg_bank|registers[20][0]~feeder_combout ;
wire \reg_bank|Decoder0~1_combout ;
wire \reg_bank|registers[20][0]~q ;
wire \reg_bank|Decoder0~3_combout ;
wire \reg_bank|registers[28][0]~q ;
wire \reg_bank|Decoder0~2_combout ;
wire \reg_bank|registers[24][0]~q ;
wire \reg_bank|Mux63~0_combout ;
wire \reg_bank|Mux63~4_combout ;
wire \reg_bank|Mux63~10_combout ;
wire \rs1[1]~input_o ;
wire \rs1[0]~input_o ;
wire \rs1[2]~input_o ;
wire \rs1[3]~input_o ;
wire \reg_bank|Mux31~1_combout ;
wire \reg_bank|Mux31~0_combout ;
wire \reg_bank|Mux31~2_combout ;
wire \reg_bank|Mux31~3_combout ;
wire \reg_bank|Mux31~4_combout ;
wire \ULA|Add0~1_sumout ;
wire \ULA|Mux31~0_combout ;
wire \reg_bank|Decoder0~16_combout ;
wire \reg_bank|registers[8][0]~q ;
wire \reg_bank|Mux31~5_combout ;
wire \reg_bank|Mux31~8_combout ;
wire \reg_bank|Mux31~7_combout ;
wire \reg_bank|Mux31~6_combout ;
wire \reg_bank|Mux31~9_combout ;
wire \reg_bank|Mux31~10_combout ;
wire \reg_bank|registers[1][1]~q ;
wire \reg_bank|registers[3][1]~q ;
wire \reg_bank|Mux62~8_combout ;
wire \reg_bank|registers[10][1]~q ;
wire \reg_bank|registers[8][1]~q ;
wire \reg_bank|registers[11][1]~q ;
wire \reg_bank|registers[9][1]~q ;
wire \reg_bank|Mux62~5_combout ;
wire \reg_bank|registers[5][1]~q ;
wire \reg_bank|registers[6][1]~q ;
wire \reg_bank|registers[4][1]~q ;
wire \reg_bank|registers[7][1]~q ;
wire \reg_bank|Mux62~7_combout ;
wire \reg_bank|registers[12][1]~q ;
wire \reg_bank|registers[13][1]~q ;
wire \reg_bank|registers[14][1]~q ;
wire \reg_bank|registers[15][1]~q ;
wire \reg_bank|Mux62~6_combout ;
wire \reg_bank|Mux62~9_combout ;
wire \reg_bank|registers[23][1]~q ;
wire \reg_bank|registers[27][1]~q ;
wire \reg_bank|registers[31][1]~q ;
wire \reg_bank|registers[19][1]~feeder_combout ;
wire \reg_bank|registers[19][1]~q ;
wire \reg_bank|Mux62~3_combout ;
wire \reg_bank|registers[18][1]~q ;
wire \reg_bank|registers[22][1]~q ;
wire \reg_bank|registers[30][1]~q ;
wire \reg_bank|registers[26][1]~q ;
wire \reg_bank|Mux62~2_combout ;
wire \reg_bank|registers[29][1]~q ;
wire \reg_bank|registers[21][1]~q ;
wire \reg_bank|registers[17][1]~feeder_combout ;
wire \reg_bank|registers[17][1]~q ;
wire \reg_bank|registers[25][1]~q ;
wire \reg_bank|Mux62~1_combout ;
wire \reg_bank|registers[20][1]~q ;
wire \reg_bank|registers[16][1]~q ;
wire \reg_bank|registers[28][1]~q ;
wire \reg_bank|registers[24][1]~q ;
wire \reg_bank|Mux62~0_combout ;
wire \reg_bank|Mux62~4_combout ;
wire \reg_bank|Mux62~10_combout ;
wire \reg_bank|Mux30~0_combout ;
wire \reg_bank|Mux30~2_combout ;
wire \reg_bank|Mux30~1_combout ;
wire \reg_bank|Mux30~3_combout ;
wire \reg_bank|Mux30~4_combout ;
wire \ULA|Add0~2 ;
wire \ULA|Add0~5_sumout ;
wire \ULA|Mux30~0_combout ;
wire \reg_bank|registers[2][1]~q ;
wire \reg_bank|Mux30~8_combout ;
wire \reg_bank|Mux30~5_combout ;
wire \reg_bank|Mux30~7_combout ;
wire \reg_bank|Mux30~6_combout ;
wire \reg_bank|Mux30~9_combout ;
wire \reg_bank|Mux30~10_combout ;
wire \reg_bank|registers[13][2]~q ;
wire \reg_bank|registers[14][2]~q ;
wire \reg_bank|registers[12][2]~q ;
wire \reg_bank|registers[15][2]~feeder_combout ;
wire \reg_bank|registers[15][2]~q ;
wire \reg_bank|Mux61~6_combout ;
wire \reg_bank|registers[10][2]~q ;
wire \reg_bank|registers[8][2]~q ;
wire \reg_bank|registers[9][2]~q ;
wire \reg_bank|Mux61~5_combout ;
wire \reg_bank|registers[4][2]~q ;
wire \reg_bank|registers[6][2]~q ;
wire \reg_bank|registers[7][2]~q ;
wire \reg_bank|registers[5][2]~q ;
wire \reg_bank|Mux61~7_combout ;
wire \reg_bank|registers[1][2]~feeder_combout ;
wire \reg_bank|registers[1][2]~q ;
wire \reg_bank|registers[2][2]~q ;
wire \reg_bank|registers[3][2]~q ;
wire \reg_bank|Mux61~8_combout ;
wire \reg_bank|Mux61~9_combout ;
wire \reg_bank|registers[29][2]~q ;
wire \reg_bank|registers[21][2]~q ;
wire \reg_bank|registers[25][2]~q ;
wire \reg_bank|registers[17][2]~feeder_combout ;
wire \reg_bank|registers[17][2]~q ;
wire \reg_bank|Mux61~1_combout ;
wire \reg_bank|registers[28][2]~feeder_combout ;
wire \reg_bank|registers[28][2]~q ;
wire \reg_bank|registers[16][2]~feeder_combout ;
wire \reg_bank|registers[16][2]~q ;
wire \reg_bank|registers[20][2]~feeder_combout ;
wire \reg_bank|registers[20][2]~q ;
wire \reg_bank|registers[24][2]~q ;
wire \reg_bank|Mux61~0_combout ;
wire \reg_bank|registers[22][2]~q ;
wire \reg_bank|registers[30][2]~q ;
wire \reg_bank|registers[18][2]~q ;
wire \reg_bank|registers[26][2]~q ;
wire \reg_bank|Mux61~2_combout ;
wire \reg_bank|registers[19][2]~q ;
wire \reg_bank|registers[31][2]~q ;
wire \reg_bank|registers[27][2]~q ;
wire \reg_bank|registers[23][2]~feeder_combout ;
wire \reg_bank|registers[23][2]~q ;
wire \reg_bank|Mux61~3_combout ;
wire \reg_bank|Mux61~4_combout ;
wire \reg_bank|Mux61~10_combout ;
wire \reg_bank|Mux29~0_combout ;
wire \reg_bank|Mux29~2_combout ;
wire \reg_bank|Mux29~1_combout ;
wire \reg_bank|Mux29~3_combout ;
wire \reg_bank|Mux29~4_combout ;
wire \ULA|Add0~6 ;
wire \ULA|Add0~9_sumout ;
wire \ULA|Mux29~0_combout ;
wire \reg_bank|registers[11][2]~q ;
wire \reg_bank|Mux29~5_combout ;
wire \reg_bank|Mux29~6_combout ;
wire \reg_bank|Mux29~8_combout ;
wire \reg_bank|Mux29~7_combout ;
wire \reg_bank|Mux29~9_combout ;
wire \reg_bank|Mux29~10_combout ;
wire \reg_bank|registers[9][3]~q ;
wire \reg_bank|registers[10][3]~q ;
wire \reg_bank|registers[11][3]~q ;
wire \reg_bank|registers[8][3]~feeder_combout ;
wire \reg_bank|registers[8][3]~q ;
wire \reg_bank|Mux60~5_combout ;
wire \reg_bank|registers[12][3]~feeder_combout ;
wire \reg_bank|registers[12][3]~q ;
wire \reg_bank|registers[14][3]~q ;
wire \reg_bank|registers[15][3]~q ;
wire \reg_bank|registers[13][3]~q ;
wire \reg_bank|Mux60~6_combout ;
wire \reg_bank|registers[1][3]~q ;
wire \reg_bank|registers[3][3]~q ;
wire \reg_bank|registers[2][3]~q ;
wire \reg_bank|Mux60~8_combout ;
wire \reg_bank|registers[6][3]~q ;
wire \reg_bank|registers[5][3]~feeder_combout ;
wire \reg_bank|registers[5][3]~q ;
wire \reg_bank|registers[4][3]~feeder_combout ;
wire \reg_bank|registers[4][3]~q ;
wire \reg_bank|registers[7][3]~q ;
wire \reg_bank|Mux60~7_combout ;
wire \reg_bank|Mux60~9_combout ;
wire \reg_bank|registers[30][3]~q ;
wire \reg_bank|registers[22][3]~feeder_combout ;
wire \reg_bank|registers[22][3]~q ;
wire \reg_bank|registers[26][3]~q ;
wire \reg_bank|registers[18][3]~q ;
wire \reg_bank|Mux60~2_combout ;
wire \reg_bank|registers[23][3]~q ;
wire \reg_bank|registers[31][3]~q ;
wire \reg_bank|registers[19][3]~feeder_combout ;
wire \reg_bank|registers[19][3]~q ;
wire \reg_bank|Mux60~3_combout ;
wire \reg_bank|registers[17][3]~q ;
wire \reg_bank|registers[25][3]~q ;
wire \reg_bank|registers[21][3]~feeder_combout ;
wire \reg_bank|registers[21][3]~q ;
wire \reg_bank|registers[29][3]~q ;
wire \reg_bank|Mux60~1_combout ;
wire \reg_bank|registers[16][3]~q ;
wire \reg_bank|registers[28][3]~q ;
wire \reg_bank|registers[20][3]~q ;
wire \reg_bank|registers[24][3]~feeder_combout ;
wire \reg_bank|registers[24][3]~q ;
wire \reg_bank|Mux60~0_combout ;
wire \reg_bank|Mux60~4_combout ;
wire \reg_bank|Mux60~10_combout ;
wire \reg_bank|Mux28~8_combout ;
wire \reg_bank|Mux28~7_combout ;
wire \reg_bank|Mux28~5_combout ;
wire \reg_bank|Mux28~6_combout ;
wire \reg_bank|Mux28~9_combout ;
wire \ULA|Add0~10 ;
wire \ULA|Add0~13_sumout ;
wire \ULA|Mux28~0_combout ;
wire \reg_bank|registers[27][3]~q ;
wire \reg_bank|Mux28~3_combout ;
wire \reg_bank|Mux28~2_combout ;
wire \reg_bank|Mux28~1_combout ;
wire \reg_bank|Mux28~0_combout ;
wire \reg_bank|Mux28~4_combout ;
wire \reg_bank|Mux28~10_combout ;
wire \reg_bank|registers[10][4]~q ;
wire \reg_bank|registers[11][4]~q ;
wire \reg_bank|registers[9][4]~q ;
wire \reg_bank|registers[8][4]~feeder_combout ;
wire \reg_bank|registers[8][4]~q ;
wire \reg_bank|Mux59~5_combout ;
wire \reg_bank|registers[6][4]~q ;
wire \reg_bank|registers[7][4]~q ;
wire \reg_bank|registers[5][4]~q ;
wire \reg_bank|registers[4][4]~q ;
wire \reg_bank|Mux59~7_combout ;
wire \reg_bank|registers[1][4]~q ;
wire \reg_bank|registers[2][4]~q ;
wire \reg_bank|registers[3][4]~q ;
wire \reg_bank|Mux59~8_combout ;
wire \reg_bank|registers[14][4]~q ;
wire \reg_bank|registers[12][4]~feeder_combout ;
wire \reg_bank|registers[12][4]~q ;
wire \reg_bank|registers[15][4]~q ;
wire \reg_bank|registers[13][4]~feeder_combout ;
wire \reg_bank|registers[13][4]~q ;
wire \reg_bank|Mux59~6_combout ;
wire \reg_bank|Mux59~9_combout ;
wire \reg_bank|registers[25][4]~q ;
wire \reg_bank|registers[17][4]~feeder_combout ;
wire \reg_bank|registers[17][4]~q ;
wire \reg_bank|registers[29][4]~q ;
wire \reg_bank|registers[21][4]~q ;
wire \reg_bank|Mux59~1_combout ;
wire \reg_bank|registers[18][4]~q ;
wire \reg_bank|registers[22][4]~q ;
wire \reg_bank|registers[26][4]~q ;
wire \reg_bank|Mux59~2_combout ;
wire \reg_bank|registers[27][4]~q ;
wire \reg_bank|registers[31][4]~q ;
wire \reg_bank|registers[23][4]~q ;
wire \reg_bank|registers[19][4]~q ;
wire \reg_bank|Mux59~3_combout ;
wire \reg_bank|registers[24][4]~feeder_combout ;
wire \reg_bank|registers[24][4]~q ;
wire \reg_bank|registers[28][4]~feeder_combout ;
wire \reg_bank|registers[28][4]~q ;
wire \reg_bank|registers[16][4]~feeder_combout ;
wire \reg_bank|registers[16][4]~q ;
wire \reg_bank|registers[20][4]~feeder_combout ;
wire \reg_bank|registers[20][4]~q ;
wire \reg_bank|Mux59~0_combout ;
wire \reg_bank|Mux59~4_combout ;
wire \reg_bank|Mux59~10_combout ;
wire \reg_bank|Mux27~8_combout ;
wire \reg_bank|Mux27~7_combout ;
wire \reg_bank|Mux27~5_combout ;
wire \reg_bank|Mux27~6_combout ;
wire \reg_bank|Mux27~9_combout ;
wire \ULA|Add0~14 ;
wire \ULA|Add0~17_sumout ;
wire \ULA|Mux27~0_combout ;
wire \reg_bank|registers[30][4]~q ;
wire \reg_bank|Mux27~2_combout ;
wire \reg_bank|Mux27~1_combout ;
wire \reg_bank|Mux27~0_combout ;
wire \reg_bank|Mux27~3_combout ;
wire \reg_bank|Mux27~4_combout ;
wire \reg_bank|Mux27~10_combout ;
wire \reg_bank|registers[3][5]~q ;
wire \reg_bank|registers[2][5]~q ;
wire \reg_bank|registers[1][5]~q ;
wire \reg_bank|Mux58~8_combout ;
wire \reg_bank|registers[10][5]~q ;
wire \reg_bank|registers[9][5]~q ;
wire \reg_bank|registers[8][5]~feeder_combout ;
wire \reg_bank|registers[8][5]~q ;
wire \reg_bank|registers[11][5]~q ;
wire \reg_bank|Mux58~5_combout ;
wire \reg_bank|registers[14][5]~q ;
wire \reg_bank|registers[15][5]~q ;
wire \reg_bank|registers[12][5]~q ;
wire \reg_bank|registers[13][5]~q ;
wire \reg_bank|Mux58~6_combout ;
wire \reg_bank|registers[6][5]~q ;
wire \reg_bank|registers[7][5]~q ;
wire \reg_bank|registers[4][5]~feeder_combout ;
wire \reg_bank|registers[4][5]~q ;
wire \reg_bank|registers[5][5]~q ;
wire \reg_bank|Mux58~7_combout ;
wire \reg_bank|Mux58~9_combout ;
wire \reg_bank|registers[29][5]~q ;
wire \reg_bank|registers[21][5]~feeder_combout ;
wire \reg_bank|registers[21][5]~q ;
wire \reg_bank|registers[17][5]~q ;
wire \reg_bank|Mux58~1_combout ;
wire \reg_bank|registers[23][5]~feeder_combout ;
wire \reg_bank|registers[23][5]~q ;
wire \reg_bank|registers[31][5]~q ;
wire \reg_bank|registers[19][5]~feeder_combout ;
wire \reg_bank|registers[19][5]~q ;
wire \reg_bank|registers[27][5]~q ;
wire \reg_bank|Mux58~3_combout ;
wire \reg_bank|registers[22][5]~feeder_combout ;
wire \reg_bank|registers[22][5]~q ;
wire \reg_bank|registers[30][5]~q ;
wire \reg_bank|registers[26][5]~feeder_combout ;
wire \reg_bank|registers[26][5]~q ;
wire \reg_bank|registers[18][5]~feeder_combout ;
wire \reg_bank|registers[18][5]~q ;
wire \reg_bank|Mux58~2_combout ;
wire \reg_bank|registers[28][5]~feeder_combout ;
wire \reg_bank|registers[28][5]~q ;
wire \reg_bank|registers[24][5]~feeder_combout ;
wire \reg_bank|registers[24][5]~q ;
wire \reg_bank|registers[16][5]~feeder_combout ;
wire \reg_bank|registers[16][5]~q ;
wire \reg_bank|registers[20][5]~feeder_combout ;
wire \reg_bank|registers[20][5]~q ;
wire \reg_bank|Mux58~0_combout ;
wire \reg_bank|Mux58~4_combout ;
wire \reg_bank|Mux58~10_combout ;
wire \reg_bank|Mux26~5_combout ;
wire \reg_bank|Mux26~7_combout ;
wire \reg_bank|Mux26~6_combout ;
wire \reg_bank|Mux26~8_combout ;
wire \reg_bank|Mux26~9_combout ;
wire \ULA|Add0~18 ;
wire \ULA|Add0~21_sumout ;
wire \ULA|Mux26~0_combout ;
wire \reg_bank|registers[25][5]~q ;
wire \reg_bank|Mux26~1_combout ;
wire \reg_bank|Mux26~3_combout ;
wire \reg_bank|Mux26~0_combout ;
wire \reg_bank|Mux26~2_combout ;
wire \reg_bank|Mux26~4_combout ;
wire \reg_bank|Mux26~10_combout ;
wire \reg_bank|registers[16][6]~feeder_combout ;
wire \reg_bank|registers[16][6]~q ;
wire \reg_bank|registers[20][6]~feeder_combout ;
wire \reg_bank|registers[20][6]~q ;
wire \reg_bank|registers[28][6]~feeder_combout ;
wire \reg_bank|registers[28][6]~q ;
wire \reg_bank|registers[24][6]~q ;
wire \reg_bank|Mux57~0_combout ;
wire \reg_bank|registers[27][6]~q ;
wire \reg_bank|registers[23][6]~q ;
wire \reg_bank|registers[19][6]~feeder_combout ;
wire \reg_bank|registers[19][6]~q ;
wire \reg_bank|Mux57~3_combout ;
wire \reg_bank|registers[30][6]~q ;
wire \reg_bank|registers[26][6]~q ;
wire \reg_bank|registers[22][6]~q ;
wire \reg_bank|registers[18][6]~q ;
wire \reg_bank|Mux57~2_combout ;
wire \reg_bank|registers[25][6]~q ;
wire \reg_bank|registers[29][6]~feeder_combout ;
wire \reg_bank|registers[29][6]~q ;
wire \reg_bank|registers[21][6]~q ;
wire \reg_bank|registers[17][6]~q ;
wire \reg_bank|Mux57~1_combout ;
wire \reg_bank|Mux57~4_combout ;
wire \reg_bank|registers[3][6]~q ;
wire \reg_bank|registers[2][6]~q ;
wire \reg_bank|registers[1][6]~q ;
wire \reg_bank|Mux57~8_combout ;
wire \reg_bank|registers[6][6]~feeder_combout ;
wire \reg_bank|registers[6][6]~q ;
wire \reg_bank|registers[7][6]~q ;
wire \reg_bank|registers[5][6]~q ;
wire \reg_bank|registers[4][6]~q ;
wire \reg_bank|Mux57~7_combout ;
wire \reg_bank|registers[8][6]~q ;
wire \reg_bank|registers[10][6]~feeder_combout ;
wire \reg_bank|registers[10][6]~q ;
wire \reg_bank|registers[11][6]~q ;
wire \reg_bank|registers[9][6]~q ;
wire \reg_bank|Mux57~5_combout ;
wire \reg_bank|registers[15][6]~feeder_combout ;
wire \reg_bank|registers[15][6]~q ;
wire \reg_bank|registers[12][6]~feeder_combout ;
wire \reg_bank|registers[12][6]~q ;
wire \reg_bank|registers[14][6]~feeder_combout ;
wire \reg_bank|registers[14][6]~q ;
wire \reg_bank|registers[13][6]~q ;
wire \reg_bank|Mux57~6_combout ;
wire \reg_bank|Mux57~9_combout ;
wire \reg_bank|Mux57~10_combout ;
wire \reg_bank|Mux25~8_combout ;
wire \reg_bank|Mux25~5_combout ;
wire \reg_bank|Mux25~7_combout ;
wire \reg_bank|Mux25~6_combout ;
wire \reg_bank|Mux25~9_combout ;
wire \ULA|Add0~22 ;
wire \ULA|Add0~25_sumout ;
wire \ULA|Mux25~0_combout ;
wire \reg_bank|registers[31][6]~q ;
wire \reg_bank|Mux25~3_combout ;
wire \reg_bank|Mux25~0_combout ;
wire \reg_bank|Mux25~1_combout ;
wire \reg_bank|Mux25~2_combout ;
wire \reg_bank|Mux25~4_combout ;
wire \reg_bank|Mux25~10_combout ;
wire \reg_bank|registers[10][7]~q ;
wire \reg_bank|registers[8][7]~q ;
wire \reg_bank|registers[11][7]~q ;
wire \reg_bank|registers[9][7]~q ;
wire \reg_bank|Mux56~5_combout ;
wire \reg_bank|registers[5][7]~q ;
wire \reg_bank|registers[6][7]~q ;
wire \reg_bank|registers[7][7]~q ;
wire \reg_bank|registers[4][7]~q ;
wire \reg_bank|Mux56~7_combout ;
wire \reg_bank|registers[12][7]~q ;
wire \reg_bank|registers[14][7]~q ;
wire \reg_bank|registers[13][7]~q ;
wire \reg_bank|registers[15][7]~q ;
wire \reg_bank|Mux56~6_combout ;
wire \reg_bank|registers[2][7]~q ;
wire \reg_bank|registers[1][7]~q ;
wire \reg_bank|registers[3][7]~q ;
wire \reg_bank|Mux56~8_combout ;
wire \reg_bank|Mux56~9_combout ;
wire \reg_bank|registers[21][7]~q ;
wire \reg_bank|registers[29][7]~q ;
wire \reg_bank|registers[25][7]~q ;
wire \reg_bank|registers[17][7]~q ;
wire \reg_bank|Mux56~1_combout ;
wire \reg_bank|registers[23][7]~q ;
wire \reg_bank|registers[19][7]~q ;
wire \reg_bank|registers[27][7]~q ;
wire \reg_bank|registers[31][7]~q ;
wire \reg_bank|Mux56~3_combout ;
wire \reg_bank|registers[26][7]~q ;
wire \reg_bank|registers[18][7]~feeder_combout ;
wire \reg_bank|registers[18][7]~q ;
wire \reg_bank|registers[22][7]~feeder_combout ;
wire \reg_bank|registers[22][7]~q ;
wire \reg_bank|Mux56~2_combout ;
wire \reg_bank|registers[24][7]~feeder_combout ;
wire \reg_bank|registers[24][7]~q ;
wire \reg_bank|registers[28][7]~feeder_combout ;
wire \reg_bank|registers[28][7]~q ;
wire \reg_bank|registers[16][7]~feeder_combout ;
wire \reg_bank|registers[16][7]~q ;
wire \reg_bank|registers[20][7]~feeder_combout ;
wire \reg_bank|registers[20][7]~q ;
wire \reg_bank|Mux56~0_combout ;
wire \reg_bank|Mux56~4_combout ;
wire \reg_bank|Mux56~10_combout ;
wire \reg_bank|Mux24~5_combout ;
wire \reg_bank|Mux24~7_combout ;
wire \reg_bank|Mux24~6_combout ;
wire \reg_bank|Mux24~8_combout ;
wire \reg_bank|Mux24~9_combout ;
wire \ULA|Add0~26 ;
wire \ULA|Add0~29_sumout ;
wire \ULA|Mux24~0_combout ;
wire \reg_bank|registers[30][7]~q ;
wire \reg_bank|Mux24~2_combout ;
wire \reg_bank|Mux24~1_combout ;
wire \reg_bank|Mux24~0_combout ;
wire \reg_bank|Mux24~3_combout ;
wire \reg_bank|Mux24~4_combout ;
wire \reg_bank|Mux24~10_combout ;
wire \reg_bank|registers[19][8]~q ;
wire \reg_bank|registers[31][8]~q ;
wire \reg_bank|registers[27][8]~q ;
wire \reg_bank|registers[23][8]~feeder_combout ;
wire \reg_bank|registers[23][8]~q ;
wire \reg_bank|Mux55~3_combout ;
wire \reg_bank|registers[21][8]~feeder_combout ;
wire \reg_bank|registers[21][8]~q ;
wire \reg_bank|registers[25][8]~q ;
wire \reg_bank|registers[29][8]~q ;
wire \reg_bank|registers[17][8]~feeder_combout ;
wire \reg_bank|registers[17][8]~q ;
wire \reg_bank|Mux55~1_combout ;
wire \reg_bank|registers[16][8]~q ;
wire \reg_bank|registers[28][8]~q ;
wire \reg_bank|registers[24][8]~q ;
wire \reg_bank|registers[20][8]~q ;
wire \reg_bank|Mux55~0_combout ;
wire \reg_bank|registers[30][8]~q ;
wire \reg_bank|registers[26][8]~q ;
wire \reg_bank|registers[22][8]~feeder_combout ;
wire \reg_bank|registers[22][8]~q ;
wire \reg_bank|registers[18][8]~feeder_combout ;
wire \reg_bank|registers[18][8]~q ;
wire \reg_bank|Mux55~2_combout ;
wire \reg_bank|Mux55~4_combout ;
wire \reg_bank|registers[1][8]~q ;
wire \reg_bank|registers[3][8]~q ;
wire \reg_bank|Mux55~8_combout ;
wire \reg_bank|registers[14][8]~feeder_combout ;
wire \reg_bank|registers[14][8]~q ;
wire \reg_bank|registers[12][8]~feeder_combout ;
wire \reg_bank|registers[12][8]~q ;
wire \reg_bank|registers[13][8]~feeder_combout ;
wire \reg_bank|registers[13][8]~q ;
wire \reg_bank|registers[15][8]~q ;
wire \reg_bank|Mux55~6_combout ;
wire \reg_bank|registers[6][8]~q ;
wire \reg_bank|registers[5][8]~q ;
wire \reg_bank|registers[4][8]~q ;
wire \reg_bank|registers[7][8]~q ;
wire \reg_bank|Mux55~7_combout ;
wire \reg_bank|registers[10][8]~feeder_combout ;
wire \reg_bank|registers[10][8]~q ;
wire \reg_bank|registers[8][8]~q ;
wire \reg_bank|registers[9][8]~q ;
wire \reg_bank|registers[11][8]~q ;
wire \reg_bank|Mux55~5_combout ;
wire \reg_bank|Mux55~9_combout ;
wire \reg_bank|Mux55~10_combout ;
wire \reg_bank|Mux23~2_combout ;
wire \reg_bank|Mux23~0_combout ;
wire \reg_bank|Mux23~3_combout ;
wire \reg_bank|Mux23~1_combout ;
wire \reg_bank|Mux23~4_combout ;
wire \ULA|Add0~30 ;
wire \ULA|Add0~33_sumout ;
wire \ULA|Mux23~0_combout ;
wire \reg_bank|registers[2][8]~q ;
wire \reg_bank|Mux23~8_combout ;
wire \reg_bank|Mux23~7_combout ;
wire \reg_bank|Mux23~6_combout ;
wire \reg_bank|Mux23~5_combout ;
wire \reg_bank|Mux23~9_combout ;
wire \reg_bank|Mux23~10_combout ;
wire \reg_bank|registers[11][9]~q ;
wire \reg_bank|registers[10][9]~q ;
wire \reg_bank|registers[8][9]~feeder_combout ;
wire \reg_bank|registers[8][9]~q ;
wire \reg_bank|registers[9][9]~q ;
wire \reg_bank|Mux54~5_combout ;
wire \reg_bank|registers[2][9]~q ;
wire \reg_bank|registers[1][9]~q ;
wire \reg_bank|registers[3][9]~q ;
wire \reg_bank|Mux54~8_combout ;
wire \reg_bank|registers[6][9]~q ;
wire \reg_bank|registers[4][9]~feeder_combout ;
wire \reg_bank|registers[4][9]~q ;
wire \reg_bank|registers[5][9]~feeder_combout ;
wire \reg_bank|registers[5][9]~q ;
wire \reg_bank|registers[7][9]~q ;
wire \reg_bank|Mux54~7_combout ;
wire \reg_bank|registers[12][9]~feeder_combout ;
wire \reg_bank|registers[12][9]~q ;
wire \reg_bank|registers[13][9]~q ;
wire \reg_bank|registers[15][9]~q ;
wire \reg_bank|registers[14][9]~q ;
wire \reg_bank|Mux54~6_combout ;
wire \reg_bank|Mux54~9_combout ;
wire \reg_bank|registers[18][9]~feeder_combout ;
wire \reg_bank|registers[18][9]~q ;
wire \reg_bank|registers[30][9]~feeder_combout ;
wire \reg_bank|registers[30][9]~q ;
wire \reg_bank|registers[22][9]~feeder_combout ;
wire \reg_bank|registers[22][9]~q ;
wire \reg_bank|registers[26][9]~feeder_combout ;
wire \reg_bank|registers[26][9]~q ;
wire \reg_bank|Mux54~2_combout ;
wire \reg_bank|registers[19][9]~q ;
wire \reg_bank|registers[31][9]~q ;
wire \reg_bank|registers[23][9]~q ;
wire \reg_bank|registers[27][9]~feeder_combout ;
wire \reg_bank|registers[27][9]~q ;
wire \reg_bank|Mux54~3_combout ;
wire \reg_bank|registers[25][9]~q ;
wire \reg_bank|registers[17][9]~q ;
wire \reg_bank|registers[21][9]~q ;
wire \reg_bank|registers[29][9]~q ;
wire \reg_bank|Mux54~1_combout ;
wire \reg_bank|registers[20][9]~q ;
wire \reg_bank|registers[16][9]~q ;
wire \reg_bank|registers[24][9]~feeder_combout ;
wire \reg_bank|registers[24][9]~q ;
wire \reg_bank|Mux54~0_combout ;
wire \reg_bank|Mux54~4_combout ;
wire \reg_bank|Mux54~10_combout ;
wire \reg_bank|Mux22~6_combout ;
wire \reg_bank|Mux22~8_combout ;
wire \reg_bank|Mux22~5_combout ;
wire \reg_bank|Mux22~7_combout ;
wire \reg_bank|Mux22~9_combout ;
wire \ULA|Add0~34 ;
wire \ULA|Add0~37_sumout ;
wire \ULA|Mux22~0_combout ;
wire \reg_bank|registers[28][9]~q ;
wire \reg_bank|Mux22~0_combout ;
wire \reg_bank|Mux22~1_combout ;
wire \reg_bank|Mux22~2_combout ;
wire \reg_bank|Mux22~3_combout ;
wire \reg_bank|Mux22~4_combout ;
wire \reg_bank|Mux22~10_combout ;
wire \reg_bank|registers[11][10]~q ;
wire \reg_bank|registers[10][10]~q ;
wire \reg_bank|registers[8][10]~q ;
wire \reg_bank|registers[9][10]~q ;
wire \reg_bank|Mux53~5_combout ;
wire \reg_bank|registers[6][10]~q ;
wire \reg_bank|registers[5][10]~q ;
wire \reg_bank|registers[4][10]~q ;
wire \reg_bank|registers[7][10]~q ;
wire \reg_bank|Mux53~7_combout ;
wire \reg_bank|registers[3][10]~q ;
wire \reg_bank|registers[1][10]~q ;
wire \reg_bank|registers[2][10]~q ;
wire \reg_bank|Mux53~8_combout ;
wire \reg_bank|registers[14][10]~q ;
wire \reg_bank|registers[12][10]~q ;
wire \reg_bank|registers[15][10]~q ;
wire \reg_bank|Mux53~6_combout ;
wire \reg_bank|Mux53~9_combout ;
wire \reg_bank|registers[28][10]~feeder_combout ;
wire \reg_bank|registers[28][10]~q ;
wire \reg_bank|registers[24][10]~feeder_combout ;
wire \reg_bank|registers[24][10]~q ;
wire \reg_bank|registers[16][10]~feeder_combout ;
wire \reg_bank|registers[16][10]~q ;
wire \reg_bank|registers[20][10]~feeder_combout ;
wire \reg_bank|registers[20][10]~q ;
wire \reg_bank|Mux53~0_combout ;
wire \reg_bank|registers[17][10]~feeder_combout ;
wire \reg_bank|registers[17][10]~q ;
wire \reg_bank|registers[21][10]~feeder_combout ;
wire \reg_bank|registers[21][10]~q ;
wire \reg_bank|registers[29][10]~feeder_combout ;
wire \reg_bank|registers[29][10]~q ;
wire \reg_bank|registers[25][10]~feeder_combout ;
wire \reg_bank|registers[25][10]~q ;
wire \reg_bank|Mux53~1_combout ;
wire \reg_bank|registers[18][10]~q ;
wire \reg_bank|registers[22][10]~q ;
wire \reg_bank|registers[26][10]~feeder_combout ;
wire \reg_bank|registers[26][10]~q ;
wire \reg_bank|registers[30][10]~q ;
wire \reg_bank|Mux53~2_combout ;
wire \reg_bank|registers[19][10]~feeder_combout ;
wire \reg_bank|registers[19][10]~q ;
wire \reg_bank|registers[31][10]~feeder_combout ;
wire \reg_bank|registers[31][10]~q ;
wire \reg_bank|registers[27][10]~feeder_combout ;
wire \reg_bank|registers[27][10]~q ;
wire \reg_bank|registers[23][10]~q ;
wire \reg_bank|Mux53~3_combout ;
wire \reg_bank|Mux53~4_combout ;
wire \reg_bank|Mux53~10_combout ;
wire \reg_bank|Mux21~0_combout ;
wire \reg_bank|Mux21~1_combout ;
wire \reg_bank|Mux21~3_combout ;
wire \reg_bank|Mux21~2_combout ;
wire \reg_bank|Mux21~4_combout ;
wire \ULA|Add0~38 ;
wire \ULA|Add0~41_sumout ;
wire \ULA|Mux21~0_combout ;
wire \reg_bank|registers[13][10]~q ;
wire \reg_bank|Mux21~7_combout ;
wire \reg_bank|Mux21~5_combout ;
wire \reg_bank|Mux21~6_combout ;
wire \reg_bank|Mux21~8_combout ;
wire \reg_bank|Mux21~9_combout ;
wire \reg_bank|Mux21~10_combout ;
wire \reg_bank|registers[1][11]~q ;
wire \reg_bank|registers[2][11]~q ;
wire \reg_bank|registers[3][11]~q ;
wire \reg_bank|Mux52~8_combout ;
wire \reg_bank|registers[6][11]~q ;
wire \reg_bank|registers[5][11]~q ;
wire \reg_bank|registers[7][11]~q ;
wire \reg_bank|registers[4][11]~q ;
wire \reg_bank|Mux52~7_combout ;
wire \reg_bank|registers[11][11]~q ;
wire \reg_bank|registers[10][11]~q ;
wire \reg_bank|registers[8][11]~q ;
wire \reg_bank|registers[9][11]~q ;
wire \reg_bank|Mux52~5_combout ;
wire \reg_bank|registers[13][11]~q ;
wire \reg_bank|registers[15][11]~q ;
wire \reg_bank|registers[12][11]~q ;
wire \reg_bank|registers[14][11]~feeder_combout ;
wire \reg_bank|registers[14][11]~q ;
wire \reg_bank|Mux52~6_combout ;
wire \reg_bank|Mux52~9_combout ;
wire \reg_bank|registers[29][11]~feeder_combout ;
wire \reg_bank|registers[29][11]~q ;
wire \reg_bank|registers[17][11]~feeder_combout ;
wire \reg_bank|registers[17][11]~q ;
wire \reg_bank|registers[21][11]~feeder_combout ;
wire \reg_bank|registers[21][11]~q ;
wire \reg_bank|registers[25][11]~feeder_combout ;
wire \reg_bank|registers[25][11]~q ;
wire \reg_bank|Mux52~1_combout ;
wire \reg_bank|registers[27][11]~q ;
wire \reg_bank|registers[23][11]~q ;
wire \reg_bank|registers[31][11]~q ;
wire \reg_bank|registers[19][11]~q ;
wire \reg_bank|Mux52~3_combout ;
wire \reg_bank|registers[22][11]~q ;
wire \reg_bank|registers[30][11]~q ;
wire \reg_bank|registers[26][11]~q ;
wire \reg_bank|registers[18][11]~q ;
wire \reg_bank|Mux52~2_combout ;
wire \reg_bank|registers[16][11]~q ;
wire \reg_bank|registers[24][11]~q ;
wire \reg_bank|registers[20][11]~feeder_combout ;
wire \reg_bank|registers[20][11]~q ;
wire \reg_bank|Mux52~0_combout ;
wire \reg_bank|Mux52~4_combout ;
wire \reg_bank|Mux52~10_combout ;
wire \reg_bank|Mux20~6_combout ;
wire \reg_bank|Mux20~8_combout ;
wire \reg_bank|Mux20~5_combout ;
wire \reg_bank|Mux20~7_combout ;
wire \reg_bank|Mux20~9_combout ;
wire \ULA|Add0~42 ;
wire \ULA|Add0~45_sumout ;
wire \ULA|Mux20~0_combout ;
wire \reg_bank|registers[28][11]~q ;
wire \reg_bank|Mux20~0_combout ;
wire \reg_bank|Mux20~2_combout ;
wire \reg_bank|Mux20~1_combout ;
wire \reg_bank|Mux20~3_combout ;
wire \reg_bank|Mux20~4_combout ;
wire \reg_bank|Mux20~10_combout ;
wire \reg_bank|registers[29][12]~feeder_combout ;
wire \reg_bank|registers[29][12]~q ;
wire \reg_bank|registers[25][12]~q ;
wire \reg_bank|registers[21][12]~q ;
wire \reg_bank|Mux51~1_combout ;
wire \reg_bank|registers[20][12]~q ;
wire \reg_bank|registers[28][12]~feeder_combout ;
wire \reg_bank|registers[28][12]~q ;
wire \reg_bank|registers[16][12]~q ;
wire \reg_bank|registers[24][12]~q ;
wire \reg_bank|Mux51~0_combout ;
wire \reg_bank|registers[31][12]~q ;
wire \reg_bank|registers[19][12]~q ;
wire \reg_bank|registers[23][12]~q ;
wire \reg_bank|registers[27][12]~q ;
wire \reg_bank|Mux51~3_combout ;
wire \reg_bank|registers[26][12]~q ;
wire \reg_bank|registers[22][12]~q ;
wire \reg_bank|registers[30][12]~q ;
wire \reg_bank|registers[18][12]~feeder_combout ;
wire \reg_bank|registers[18][12]~q ;
wire \reg_bank|Mux51~2_combout ;
wire \reg_bank|Mux51~4_combout ;
wire \reg_bank|registers[10][12]~q ;
wire \reg_bank|registers[11][12]~q ;
wire \reg_bank|registers[9][12]~q ;
wire \reg_bank|registers[8][12]~feeder_combout ;
wire \reg_bank|registers[8][12]~q ;
wire \reg_bank|Mux51~5_combout ;
wire \reg_bank|registers[3][12]~q ;
wire \reg_bank|registers[2][12]~q ;
wire \reg_bank|registers[1][12]~feeder_combout ;
wire \reg_bank|registers[1][12]~q ;
wire \reg_bank|Mux51~8_combout ;
wire \reg_bank|registers[6][12]~q ;
wire \reg_bank|registers[5][12]~feeder_combout ;
wire \reg_bank|registers[5][12]~q ;
wire \reg_bank|registers[4][12]~q ;
wire \reg_bank|registers[7][12]~q ;
wire \reg_bank|Mux51~7_combout ;
wire \reg_bank|registers[14][12]~q ;
wire \reg_bank|registers[15][12]~q ;
wire \reg_bank|registers[13][12]~q ;
wire \reg_bank|registers[12][12]~feeder_combout ;
wire \reg_bank|registers[12][12]~q ;
wire \reg_bank|Mux51~6_combout ;
wire \reg_bank|Mux51~9_combout ;
wire \reg_bank|Mux51~10_combout ;
wire \reg_bank|Mux19~7_combout ;
wire \reg_bank|Mux19~6_combout ;
wire \reg_bank|Mux19~8_combout ;
wire \reg_bank|Mux19~5_combout ;
wire \reg_bank|Mux19~9_combout ;
wire \ULA|Add0~46 ;
wire \ULA|Add0~49_sumout ;
wire \ULA|Mux19~0_combout ;
wire \reg_bank|registers[17][12]~q ;
wire \reg_bank|Mux19~1_combout ;
wire \reg_bank|Mux19~0_combout ;
wire \reg_bank|Mux19~2_combout ;
wire \reg_bank|Mux19~3_combout ;
wire \reg_bank|Mux19~4_combout ;
wire \reg_bank|Mux19~10_combout ;
wire \reg_bank|registers[24][13]~q ;
wire \reg_bank|registers[28][13]~q ;
wire \reg_bank|registers[20][13]~q ;
wire \reg_bank|registers[16][13]~q ;
wire \reg_bank|Mux50~0_combout ;
wire \reg_bank|registers[25][13]~q ;
wire \reg_bank|registers[29][13]~q ;
wire \reg_bank|registers[21][13]~q ;
wire \reg_bank|registers[17][13]~q ;
wire \reg_bank|Mux50~1_combout ;
wire \reg_bank|registers[18][13]~feeder_combout ;
wire \reg_bank|registers[18][13]~q ;
wire \reg_bank|registers[22][13]~feeder_combout ;
wire \reg_bank|registers[22][13]~q ;
wire \reg_bank|registers[30][13]~feeder_combout ;
wire \reg_bank|registers[30][13]~q ;
wire \reg_bank|registers[26][13]~q ;
wire \reg_bank|Mux50~2_combout ;
wire \reg_bank|registers[27][13]~q ;
wire \reg_bank|registers[31][13]~q ;
wire \reg_bank|registers[19][13]~q ;
wire \reg_bank|Mux50~3_combout ;
wire \reg_bank|Mux50~4_combout ;
wire \reg_bank|registers[13][13]~q ;
wire \reg_bank|registers[14][13]~q ;
wire \reg_bank|registers[12][13]~feeder_combout ;
wire \reg_bank|registers[12][13]~q ;
wire \reg_bank|registers[15][13]~q ;
wire \reg_bank|Mux50~6_combout ;
wire \reg_bank|registers[3][13]~q ;
wire \reg_bank|registers[1][13]~q ;
wire \reg_bank|registers[2][13]~q ;
wire \reg_bank|Mux50~8_combout ;
wire \reg_bank|registers[11][13]~q ;
wire \reg_bank|registers[10][13]~q ;
wire \reg_bank|registers[9][13]~feeder_combout ;
wire \reg_bank|registers[9][13]~q ;
wire \reg_bank|registers[8][13]~q ;
wire \reg_bank|Mux50~5_combout ;
wire \reg_bank|registers[5][13]~q ;
wire \reg_bank|registers[6][13]~q ;
wire \reg_bank|registers[4][13]~q ;
wire \reg_bank|registers[7][13]~q ;
wire \reg_bank|Mux50~7_combout ;
wire \reg_bank|Mux50~9_combout ;
wire \reg_bank|Mux50~10_combout ;
wire \reg_bank|Mux18~6_combout ;
wire \reg_bank|Mux18~5_combout ;
wire \reg_bank|Mux18~8_combout ;
wire \reg_bank|Mux18~7_combout ;
wire \reg_bank|Mux18~9_combout ;
wire \ULA|Add0~50 ;
wire \ULA|Add0~53_sumout ;
wire \ULA|Mux18~0_combout ;
wire \reg_bank|registers[23][13]~q ;
wire \reg_bank|Mux18~3_combout ;
wire \reg_bank|Mux18~1_combout ;
wire \reg_bank|Mux18~2_combout ;
wire \reg_bank|Mux18~0_combout ;
wire \reg_bank|Mux18~4_combout ;
wire \reg_bank|Mux18~10_combout ;
wire \reg_bank|registers[25][14]~q ;
wire \reg_bank|registers[21][14]~q ;
wire \reg_bank|registers[17][14]~feeder_combout ;
wire \reg_bank|registers[17][14]~q ;
wire \reg_bank|registers[29][14]~feeder_combout ;
wire \reg_bank|registers[29][14]~q ;
wire \reg_bank|Mux49~1_combout ;
wire \reg_bank|registers[31][14]~q ;
wire \reg_bank|registers[23][14]~feeder_combout ;
wire \reg_bank|registers[23][14]~q ;
wire \reg_bank|registers[19][14]~q ;
wire \reg_bank|registers[27][14]~feeder_combout ;
wire \reg_bank|registers[27][14]~q ;
wire \reg_bank|Mux49~3_combout ;
wire \reg_bank|registers[30][14]~q ;
wire \reg_bank|registers[26][14]~q ;
wire \reg_bank|registers[18][14]~feeder_combout ;
wire \reg_bank|registers[18][14]~q ;
wire \reg_bank|registers[22][14]~q ;
wire \reg_bank|Mux49~2_combout ;
wire \reg_bank|registers[28][14]~feeder_combout ;
wire \reg_bank|registers[28][14]~q ;
wire \reg_bank|registers[16][14]~q ;
wire \reg_bank|registers[24][14]~q ;
wire \reg_bank|registers[20][14]~feeder_combout ;
wire \reg_bank|registers[20][14]~q ;
wire \reg_bank|Mux49~0_combout ;
wire \reg_bank|Mux49~4_combout ;
wire \reg_bank|registers[10][14]~q ;
wire \reg_bank|registers[8][14]~q ;
wire \reg_bank|registers[11][14]~q ;
wire \reg_bank|registers[9][14]~q ;
wire \reg_bank|Mux49~5_combout ;
wire \reg_bank|registers[2][14]~q ;
wire \reg_bank|registers[1][14]~q ;
wire \reg_bank|Mux49~8_combout ;
wire \reg_bank|registers[14][14]~q ;
wire \reg_bank|registers[15][14]~q ;
wire \reg_bank|registers[12][14]~q ;
wire \reg_bank|registers[13][14]~q ;
wire \reg_bank|Mux49~6_combout ;
wire \reg_bank|registers[6][14]~q ;
wire \reg_bank|registers[5][14]~q ;
wire \reg_bank|registers[7][14]~q ;
wire \reg_bank|registers[4][14]~feeder_combout ;
wire \reg_bank|registers[4][14]~q ;
wire \reg_bank|Mux49~7_combout ;
wire \reg_bank|Mux49~9_combout ;
wire \reg_bank|Mux49~10_combout ;
wire \reg_bank|Mux17~2_combout ;
wire \reg_bank|Mux17~1_combout ;
wire \reg_bank|Mux17~3_combout ;
wire \reg_bank|Mux17~0_combout ;
wire \reg_bank|Mux17~4_combout ;
wire \ULA|Add0~54 ;
wire \ULA|Add0~57_sumout ;
wire \ULA|Mux17~0_combout ;
wire \reg_bank|registers[3][14]~q ;
wire \reg_bank|Mux17~6_combout ;
wire \reg_bank|Mux17~8_combout ;
wire \reg_bank|Mux17~5_combout ;
wire \reg_bank|Mux17~7_combout ;
wire \reg_bank|Mux17~9_combout ;
wire \reg_bank|Mux17~10_combout ;
wire \reg_bank|registers[14][15]~q ;
wire \reg_bank|registers[13][15]~q ;
wire \reg_bank|registers[15][15]~q ;
wire \reg_bank|registers[12][15]~feeder_combout ;
wire \reg_bank|registers[12][15]~q ;
wire \reg_bank|Mux48~7_combout ;
wire \reg_bank|registers[10][15]~q ;
wire \reg_bank|registers[8][15]~feeder_combout ;
wire \reg_bank|registers[8][15]~q ;
wire \reg_bank|registers[11][15]~q ;
wire \reg_bank|registers[9][15]~q ;
wire \reg_bank|Mux48~5_combout ;
wire \reg_bank|registers[1][15]~q ;
wire \reg_bank|registers[3][15]~q ;
wire \reg_bank|registers[2][15]~feeder_combout ;
wire \reg_bank|registers[2][15]~q ;
wire \reg_bank|Mux48~6_combout ;
wire \reg_bank|registers[6][15]~feeder_combout ;
wire \reg_bank|registers[6][15]~q ;
wire \reg_bank|registers[5][15]~feeder_combout ;
wire \reg_bank|registers[5][15]~q ;
wire \reg_bank|registers[4][15]~q ;
wire \reg_bank|registers[7][15]~q ;
wire \reg_bank|Mux48~8_combout ;
wire \reg_bank|Mux48~9_combout ;
wire \reg_bank|registers[30][15]~feeder_combout ;
wire \reg_bank|registers[30][15]~q ;
wire \reg_bank|registers[22][15]~feeder_combout ;
wire \reg_bank|registers[22][15]~q ;
wire \reg_bank|registers[18][15]~feeder_combout ;
wire \reg_bank|registers[18][15]~q ;
wire \reg_bank|registers[26][15]~q ;
wire \reg_bank|Mux48~2_combout ;
wire \reg_bank|registers[24][15]~q ;
wire \reg_bank|registers[28][15]~q ;
wire \reg_bank|registers[16][15]~q ;
wire \reg_bank|registers[20][15]~feeder_combout ;
wire \reg_bank|registers[20][15]~q ;
wire \reg_bank|Mux48~0_combout ;
wire \reg_bank|registers[25][15]~q ;
wire \reg_bank|registers[17][15]~q ;
wire \reg_bank|registers[21][15]~q ;
wire \reg_bank|Mux48~1_combout ;
wire \reg_bank|registers[19][15]~q ;
wire \reg_bank|registers[27][15]~q ;
wire \reg_bank|registers[31][15]~q ;
wire \reg_bank|registers[23][15]~q ;
wire \reg_bank|Mux48~3_combout ;
wire \reg_bank|Mux48~4_combout ;
wire \reg_bank|Mux48~10_combout ;
wire \reg_bank|Mux16~6_combout ;
wire \reg_bank|Mux16~5_combout ;
wire \reg_bank|Mux16~7_combout ;
wire \reg_bank|Mux16~8_combout ;
wire \reg_bank|Mux16~9_combout ;
wire \ULA|Add0~58 ;
wire \ULA|Add0~61_sumout ;
wire \ULA|Mux16~0_combout ;
wire \reg_bank|registers[29][15]~q ;
wire \reg_bank|Mux16~1_combout ;
wire \reg_bank|Mux16~0_combout ;
wire \reg_bank|Mux16~2_combout ;
wire \reg_bank|Mux16~3_combout ;
wire \reg_bank|Mux16~4_combout ;
wire \reg_bank|Mux16~10_combout ;
wire \reg_bank|registers[14][16]~q ;
wire \reg_bank|registers[13][16]~feeder_combout ;
wire \reg_bank|registers[13][16]~q ;
wire \reg_bank|registers[12][16]~feeder_combout ;
wire \reg_bank|registers[12][16]~q ;
wire \reg_bank|registers[15][16]~q ;
wire \reg_bank|Mux47~7_combout ;
wire \reg_bank|registers[6][16]~q ;
wire \reg_bank|registers[5][16]~feeder_combout ;
wire \reg_bank|registers[5][16]~q ;
wire \reg_bank|registers[4][16]~q ;
wire \reg_bank|registers[7][16]~q ;
wire \reg_bank|Mux47~8_combout ;
wire \reg_bank|registers[3][16]~feeder_combout ;
wire \reg_bank|registers[3][16]~q ;
wire \reg_bank|registers[2][16]~q ;
wire \reg_bank|registers[1][16]~q ;
wire \reg_bank|Mux47~6_combout ;
wire \reg_bank|registers[9][16]~feeder_combout ;
wire \reg_bank|registers[9][16]~q ;
wire \reg_bank|registers[10][16]~q ;
wire \reg_bank|registers[11][16]~feeder_combout ;
wire \reg_bank|registers[11][16]~q ;
wire \reg_bank|registers[8][16]~feeder_combout ;
wire \reg_bank|registers[8][16]~q ;
wire \reg_bank|Mux47~5_combout ;
wire \reg_bank|Mux47~9_combout ;
wire \reg_bank|registers[20][16]~feeder_combout ;
wire \reg_bank|registers[20][16]~q ;
wire \reg_bank|registers[28][16]~feeder_combout ;
wire \reg_bank|registers[28][16]~q ;
wire \reg_bank|registers[16][16]~feeder_combout ;
wire \reg_bank|registers[16][16]~q ;
wire \reg_bank|Mux47~0_combout ;
wire \reg_bank|registers[29][16]~feeder_combout ;
wire \reg_bank|registers[29][16]~q ;
wire \reg_bank|registers[25][16]~feeder_combout ;
wire \reg_bank|registers[25][16]~q ;
wire \reg_bank|registers[21][16]~feeder_combout ;
wire \reg_bank|registers[21][16]~q ;
wire \reg_bank|registers[17][16]~feeder_combout ;
wire \reg_bank|registers[17][16]~q ;
wire \reg_bank|Mux47~1_combout ;
wire \reg_bank|registers[19][16]~q ;
wire \reg_bank|registers[27][16]~q ;
wire \reg_bank|registers[31][16]~q ;
wire \reg_bank|registers[23][16]~q ;
wire \reg_bank|Mux47~3_combout ;
wire \reg_bank|registers[30][16]~feeder_combout ;
wire \reg_bank|registers[30][16]~q ;
wire \reg_bank|registers[22][16]~feeder_combout ;
wire \reg_bank|registers[22][16]~q ;
wire \reg_bank|registers[18][16]~feeder_combout ;
wire \reg_bank|registers[18][16]~q ;
wire \reg_bank|registers[26][16]~feeder_combout ;
wire \reg_bank|registers[26][16]~q ;
wire \reg_bank|Mux47~2_combout ;
wire \reg_bank|Mux47~4_combout ;
wire \reg_bank|Mux47~10_combout ;
wire \reg_bank|Mux15~5_combout ;
wire \reg_bank|Mux15~7_combout ;
wire \reg_bank|Mux15~8_combout ;
wire \reg_bank|Mux15~6_combout ;
wire \reg_bank|Mux15~9_combout ;
wire \ULA|Add0~62 ;
wire \ULA|Add0~65_sumout ;
wire \ULA|Mux15~0_combout ;
wire \reg_bank|registers[24][16]~q ;
wire \reg_bank|Mux15~0_combout ;
wire \reg_bank|Mux15~2_combout ;
wire \reg_bank|Mux15~3_combout ;
wire \reg_bank|Mux15~1_combout ;
wire \reg_bank|Mux15~4_combout ;
wire \reg_bank|Mux15~10_combout ;
wire \reg_bank|registers[7][17]~q ;
wire \reg_bank|registers[4][17]~q ;
wire \reg_bank|registers[5][17]~q ;
wire \reg_bank|registers[6][17]~q ;
wire \reg_bank|Mux46~8_combout ;
wire \reg_bank|registers[3][17]~q ;
wire \reg_bank|registers[2][17]~feeder_combout ;
wire \reg_bank|registers[2][17]~q ;
wire \reg_bank|Mux46~6_combout ;
wire \reg_bank|registers[8][17]~feeder_combout ;
wire \reg_bank|registers[8][17]~q ;
wire \reg_bank|registers[10][17]~q ;
wire \reg_bank|registers[9][17]~feeder_combout ;
wire \reg_bank|registers[9][17]~q ;
wire \reg_bank|registers[11][17]~feeder_combout ;
wire \reg_bank|registers[11][17]~q ;
wire \reg_bank|Mux46~5_combout ;
wire \reg_bank|registers[13][17]~q ;
wire \reg_bank|registers[14][17]~q ;
wire \reg_bank|registers[12][17]~q ;
wire \reg_bank|registers[15][17]~q ;
wire \reg_bank|Mux46~7_combout ;
wire \reg_bank|Mux46~9_combout ;
wire \reg_bank|registers[24][17]~feeder_combout ;
wire \reg_bank|registers[24][17]~q ;
wire \reg_bank|registers[28][17]~feeder_combout ;
wire \reg_bank|registers[28][17]~q ;
wire \reg_bank|registers[16][17]~feeder_combout ;
wire \reg_bank|registers[16][17]~q ;
wire \reg_bank|registers[20][17]~feeder_combout ;
wire \reg_bank|registers[20][17]~q ;
wire \reg_bank|Mux46~0_combout ;
wire \reg_bank|registers[22][17]~q ;
wire \reg_bank|registers[30][17]~feeder_combout ;
wire \reg_bank|registers[30][17]~q ;
wire \reg_bank|registers[18][17]~feeder_combout ;
wire \reg_bank|registers[18][17]~q ;
wire \reg_bank|registers[26][17]~feeder_combout ;
wire \reg_bank|registers[26][17]~q ;
wire \reg_bank|Mux46~2_combout ;
wire \reg_bank|registers[21][17]~feeder_combout ;
wire \reg_bank|registers[21][17]~q ;
wire \reg_bank|registers[29][17]~feeder_combout ;
wire \reg_bank|registers[29][17]~q ;
wire \reg_bank|registers[25][17]~feeder_combout ;
wire \reg_bank|registers[25][17]~q ;
wire \reg_bank|registers[17][17]~q ;
wire \reg_bank|Mux46~1_combout ;
wire \reg_bank|registers[27][17]~q ;
wire \reg_bank|registers[31][17]~q ;
wire \reg_bank|registers[23][17]~feeder_combout ;
wire \reg_bank|registers[23][17]~q ;
wire \reg_bank|registers[19][17]~feeder_combout ;
wire \reg_bank|registers[19][17]~q ;
wire \reg_bank|Mux46~3_combout ;
wire \reg_bank|Mux46~4_combout ;
wire \reg_bank|Mux46~10_combout ;
wire \reg_bank|Mux14~2_combout ;
wire \reg_bank|Mux14~3_combout ;
wire \reg_bank|Mux14~0_combout ;
wire \reg_bank|Mux14~1_combout ;
wire \reg_bank|Mux14~4_combout ;
wire \ULA|Add0~66 ;
wire \ULA|Add0~69_sumout ;
wire \ULA|Mux14~0_combout ;
wire \reg_bank|registers[1][17]~feeder_combout ;
wire \reg_bank|registers[1][17]~q ;
wire \reg_bank|Mux14~6_combout ;
wire \reg_bank|Mux14~8_combout ;
wire \reg_bank|Mux14~7_combout ;
wire \reg_bank|Mux14~5_combout ;
wire \reg_bank|Mux14~9_combout ;
wire \reg_bank|Mux14~10_combout ;
wire \reg_bank|registers[14][18]~q ;
wire \reg_bank|registers[15][18]~q ;
wire \reg_bank|registers[12][18]~q ;
wire \reg_bank|registers[13][18]~q ;
wire \reg_bank|Mux45~7_combout ;
wire \reg_bank|registers[11][18]~q ;
wire \reg_bank|registers[10][18]~q ;
wire \reg_bank|registers[9][18]~feeder_combout ;
wire \reg_bank|registers[9][18]~q ;
wire \reg_bank|registers[8][18]~feeder_combout ;
wire \reg_bank|registers[8][18]~q ;
wire \reg_bank|Mux45~5_combout ;
wire \reg_bank|registers[6][18]~q ;
wire \reg_bank|registers[7][18]~q ;
wire \reg_bank|registers[5][18]~q ;
wire \reg_bank|registers[4][18]~q ;
wire \reg_bank|Mux45~8_combout ;
wire \reg_bank|registers[3][18]~q ;
wire \reg_bank|registers[1][18]~feeder_combout ;
wire \reg_bank|registers[1][18]~q ;
wire \reg_bank|registers[2][18]~q ;
wire \reg_bank|Mux45~6_combout ;
wire \reg_bank|Mux45~9_combout ;
wire \reg_bank|registers[20][18]~feeder_combout ;
wire \reg_bank|registers[20][18]~q ;
wire \reg_bank|registers[24][18]~feeder_combout ;
wire \reg_bank|registers[24][18]~q ;
wire \reg_bank|registers[28][18]~q ;
wire \reg_bank|registers[16][18]~feeder_combout ;
wire \reg_bank|registers[16][18]~q ;
wire \reg_bank|Mux45~0_combout ;
wire \reg_bank|registers[23][18]~q ;
wire \reg_bank|registers[31][18]~q ;
wire \reg_bank|registers[27][18]~q ;
wire \reg_bank|registers[19][18]~q ;
wire \reg_bank|Mux45~3_combout ;
wire \reg_bank|registers[25][18]~feeder_combout ;
wire \reg_bank|registers[25][18]~q ;
wire \reg_bank|registers[29][18]~feeder_combout ;
wire \reg_bank|registers[29][18]~q ;
wire \reg_bank|registers[21][18]~feeder_combout ;
wire \reg_bank|registers[21][18]~q ;
wire \reg_bank|registers[17][18]~feeder_combout ;
wire \reg_bank|registers[17][18]~q ;
wire \reg_bank|Mux45~1_combout ;
wire \reg_bank|registers[30][18]~q ;
wire \reg_bank|registers[22][18]~q ;
wire \reg_bank|registers[18][18]~feeder_combout ;
wire \reg_bank|registers[18][18]~q ;
wire \reg_bank|Mux45~2_combout ;
wire \reg_bank|Mux45~4_combout ;
wire \reg_bank|Mux45~10_combout ;
wire \reg_bank|Mux13~8_combout ;
wire \reg_bank|Mux13~7_combout ;
wire \reg_bank|Mux13~6_combout ;
wire \reg_bank|Mux13~5_combout ;
wire \reg_bank|Mux13~9_combout ;
wire \ULA|Add0~70 ;
wire \ULA|Add0~73_sumout ;
wire \ULA|Mux13~0_combout ;
wire \reg_bank|registers[26][18]~q ;
wire \reg_bank|Mux13~2_combout ;
wire \reg_bank|Mux13~3_combout ;
wire \reg_bank|Mux13~0_combout ;
wire \reg_bank|Mux13~1_combout ;
wire \reg_bank|Mux13~4_combout ;
wire \reg_bank|Mux13~10_combout ;
wire \reg_bank|registers[19][19]~q ;
wire \reg_bank|registers[23][19]~feeder_combout ;
wire \reg_bank|registers[23][19]~q ;
wire \reg_bank|registers[27][19]~q ;
wire \reg_bank|Mux44~3_combout ;
wire \reg_bank|registers[20][19]~feeder_combout ;
wire \reg_bank|registers[20][19]~q ;
wire \reg_bank|registers[16][19]~feeder_combout ;
wire \reg_bank|registers[16][19]~q ;
wire \reg_bank|registers[24][19]~feeder_combout ;
wire \reg_bank|registers[24][19]~q ;
wire \reg_bank|registers[28][19]~q ;
wire \reg_bank|Mux44~0_combout ;
wire \reg_bank|registers[22][19]~q ;
wire \reg_bank|registers[26][19]~q ;
wire \reg_bank|registers[18][19]~feeder_combout ;
wire \reg_bank|registers[18][19]~q ;
wire \reg_bank|registers[30][19]~q ;
wire \reg_bank|Mux44~2_combout ;
wire \reg_bank|registers[29][19]~feeder_combout ;
wire \reg_bank|registers[29][19]~q ;
wire \reg_bank|registers[25][19]~q ;
wire \reg_bank|registers[21][19]~q ;
wire \reg_bank|registers[17][19]~feeder_combout ;
wire \reg_bank|registers[17][19]~q ;
wire \reg_bank|Mux44~1_combout ;
wire \reg_bank|Mux44~4_combout ;
wire \reg_bank|registers[1][19]~feeder_combout ;
wire \reg_bank|registers[1][19]~q ;
wire \reg_bank|registers[3][19]~feeder_combout ;
wire \reg_bank|registers[3][19]~q ;
wire \reg_bank|registers[2][19]~q ;
wire \reg_bank|Mux44~6_combout ;
wire \reg_bank|registers[12][19]~feeder_combout ;
wire \reg_bank|registers[12][19]~q ;
wire \reg_bank|registers[14][19]~q ;
wire \reg_bank|registers[13][19]~q ;
wire \reg_bank|registers[15][19]~q ;
wire \reg_bank|Mux44~7_combout ;
wire \reg_bank|registers[8][19]~q ;
wire \reg_bank|registers[11][19]~q ;
wire \reg_bank|registers[10][19]~q ;
wire \reg_bank|registers[9][19]~feeder_combout ;
wire \reg_bank|registers[9][19]~q ;
wire \reg_bank|Mux44~5_combout ;
wire \reg_bank|registers[4][19]~q ;
wire \reg_bank|registers[6][19]~q ;
wire \reg_bank|registers[5][19]~q ;
wire \reg_bank|registers[7][19]~q ;
wire \reg_bank|Mux44~8_combout ;
wire \reg_bank|Mux44~9_combout ;
wire \reg_bank|Mux44~10_combout ;
wire \reg_bank|Mux12~6_combout ;
wire \reg_bank|Mux12~8_combout ;
wire \reg_bank|Mux12~5_combout ;
wire \reg_bank|Mux12~7_combout ;
wire \reg_bank|Mux12~9_combout ;
wire \ULA|Add0~74 ;
wire \ULA|Add0~77_sumout ;
wire \ULA|Mux12~0_combout ;
wire \reg_bank|registers[31][19]~q ;
wire \reg_bank|Mux12~3_combout ;
wire \reg_bank|Mux12~2_combout ;
wire \reg_bank|Mux12~0_combout ;
wire \reg_bank|Mux12~1_combout ;
wire \reg_bank|Mux12~4_combout ;
wire \reg_bank|Mux12~10_combout ;
wire \reg_bank|registers[19][20]~feeder_combout ;
wire \reg_bank|registers[19][20]~q ;
wire \reg_bank|registers[27][20]~feeder_combout ;
wire \reg_bank|registers[27][20]~q ;
wire \reg_bank|registers[31][20]~feeder_combout ;
wire \reg_bank|registers[31][20]~q ;
wire \reg_bank|registers[23][20]~q ;
wire \reg_bank|Mux43~3_combout ;
wire \reg_bank|registers[16][20]~q ;
wire \reg_bank|registers[20][20]~q ;
wire \reg_bank|registers[28][20]~q ;
wire \reg_bank|registers[24][20]~feeder_combout ;
wire \reg_bank|registers[24][20]~q ;
wire \reg_bank|Mux43~0_combout ;
wire \reg_bank|registers[18][20]~q ;
wire \reg_bank|registers[26][20]~q ;
wire \reg_bank|registers[30][20]~q ;
wire \reg_bank|registers[22][20]~feeder_combout ;
wire \reg_bank|registers[22][20]~q ;
wire \reg_bank|Mux43~2_combout ;
wire \reg_bank|registers[25][20]~q ;
wire \reg_bank|registers[29][20]~q ;
wire \reg_bank|registers[21][20]~q ;
wire \reg_bank|registers[17][20]~q ;
wire \reg_bank|Mux43~1_combout ;
wire \reg_bank|Mux43~4_combout ;
wire \reg_bank|registers[10][20]~feeder_combout ;
wire \reg_bank|registers[10][20]~q ;
wire \reg_bank|registers[11][20]~feeder_combout ;
wire \reg_bank|registers[11][20]~q ;
wire \reg_bank|registers[9][20]~feeder_combout ;
wire \reg_bank|registers[9][20]~q ;
wire \reg_bank|registers[8][20]~feeder_combout ;
wire \reg_bank|registers[8][20]~q ;
wire \reg_bank|Mux43~5_combout ;
wire \reg_bank|registers[5][20]~q ;
wire \reg_bank|registers[4][20]~q ;
wire \reg_bank|registers[6][20]~q ;
wire \reg_bank|registers[7][20]~q ;
wire \reg_bank|Mux43~8_combout ;
wire \reg_bank|registers[14][20]~q ;
wire \reg_bank|registers[15][20]~q ;
wire \reg_bank|registers[12][20]~q ;
wire \reg_bank|Mux43~7_combout ;
wire \reg_bank|registers[2][20]~q ;
wire \reg_bank|registers[1][20]~q ;
wire \reg_bank|registers[3][20]~q ;
wire \reg_bank|Mux43~6_combout ;
wire \reg_bank|Mux43~9_combout ;
wire \reg_bank|Mux43~10_combout ;
wire \reg_bank|Mux11~1_combout ;
wire \reg_bank|Mux11~3_combout ;
wire \reg_bank|Mux11~0_combout ;
wire \reg_bank|Mux11~2_combout ;
wire \reg_bank|Mux11~4_combout ;
wire \ULA|Add0~78 ;
wire \ULA|Add0~81_sumout ;
wire \ULA|Mux11~0_combout ;
wire \reg_bank|registers[13][20]~feeder_combout ;
wire \reg_bank|registers[13][20]~q ;
wire \reg_bank|Mux11~7_combout ;
wire \reg_bank|Mux11~6_combout ;
wire \reg_bank|Mux11~8_combout ;
wire \reg_bank|Mux11~5_combout ;
wire \reg_bank|Mux11~9_combout ;
wire \reg_bank|Mux11~10_combout ;
wire \reg_bank|registers[18][21]~feeder_combout ;
wire \reg_bank|registers[18][21]~q ;
wire \reg_bank|registers[30][21]~feeder_combout ;
wire \reg_bank|registers[30][21]~q ;
wire \reg_bank|registers[26][21]~feeder_combout ;
wire \reg_bank|registers[26][21]~q ;
wire \reg_bank|registers[22][21]~feeder_combout ;
wire \reg_bank|registers[22][21]~q ;
wire \reg_bank|Mux10~2_combout ;
wire \reg_bank|registers[31][21]~feeder_combout ;
wire \reg_bank|registers[31][21]~q ;
wire \reg_bank|registers[19][21]~feeder_combout ;
wire \reg_bank|registers[19][21]~q ;
wire \reg_bank|registers[27][21]~feeder_combout ;
wire \reg_bank|registers[27][21]~q ;
wire \reg_bank|registers[23][21]~q ;
wire \reg_bank|Mux10~3_combout ;
wire \reg_bank|registers[25][21]~feeder_combout ;
wire \reg_bank|registers[25][21]~q ;
wire \reg_bank|registers[17][21]~feeder_combout ;
wire \reg_bank|registers[17][21]~q ;
wire \reg_bank|registers[21][21]~feeder_combout ;
wire \reg_bank|registers[21][21]~q ;
wire \reg_bank|registers[29][21]~feeder_combout ;
wire \reg_bank|registers[29][21]~q ;
wire \reg_bank|Mux10~1_combout ;
wire \reg_bank|registers[24][21]~q ;
wire \reg_bank|registers[16][21]~q ;
wire \reg_bank|registers[28][21]~q ;
wire \reg_bank|registers[20][21]~q ;
wire \reg_bank|Mux10~0_combout ;
wire \reg_bank|Mux10~4_combout ;
wire \reg_bank|registers[4][21]~q ;
wire \reg_bank|registers[5][21]~q ;
wire \reg_bank|registers[7][21]~q ;
wire \reg_bank|registers[6][21]~q ;
wire \reg_bank|Mux42~8_combout ;
wire \reg_bank|registers[11][21]~q ;
wire \reg_bank|registers[9][21]~feeder_combout ;
wire \reg_bank|registers[9][21]~q ;
wire \reg_bank|registers[10][21]~q ;
wire \reg_bank|registers[8][21]~feeder_combout ;
wire \reg_bank|registers[8][21]~q ;
wire \reg_bank|Mux42~5_combout ;
wire \reg_bank|registers[14][21]~q ;
wire \reg_bank|registers[15][21]~q ;
wire \reg_bank|registers[12][21]~q ;
wire \reg_bank|registers[13][21]~feeder_combout ;
wire \reg_bank|registers[13][21]~q ;
wire \reg_bank|Mux42~7_combout ;
wire \reg_bank|registers[3][21]~q ;
wire \reg_bank|registers[1][21]~q ;
wire \reg_bank|Mux42~6_combout ;
wire \reg_bank|Mux42~9_combout ;
wire \reg_bank|Mux42~3_combout ;
wire \reg_bank|Mux42~1_combout ;
wire \reg_bank|Mux42~0_combout ;
wire \reg_bank|Mux42~2_combout ;
wire \reg_bank|Mux42~4_combout ;
wire \reg_bank|Mux42~10_combout ;
wire \ULA|Add0~82 ;
wire \ULA|Add0~85_sumout ;
wire \ULA|Mux10~0_combout ;
wire \reg_bank|registers[2][21]~q ;
wire \reg_bank|Mux10~6_combout ;
wire \reg_bank|Mux10~7_combout ;
wire \reg_bank|Mux10~5_combout ;
wire \reg_bank|Mux10~8_combout ;
wire \reg_bank|Mux10~9_combout ;
wire \reg_bank|Mux10~10_combout ;
wire \reg_bank|registers[21][22]~feeder_combout ;
wire \reg_bank|registers[21][22]~q ;
wire \reg_bank|registers[29][22]~feeder_combout ;
wire \reg_bank|registers[29][22]~q ;
wire \reg_bank|registers[17][22]~feeder_combout ;
wire \reg_bank|registers[17][22]~q ;
wire \reg_bank|registers[25][22]~feeder_combout ;
wire \reg_bank|registers[25][22]~q ;
wire \reg_bank|Mux41~1_combout ;
wire \reg_bank|registers[26][22]~feeder_combout ;
wire \reg_bank|registers[26][22]~q ;
wire \reg_bank|registers[30][22]~q ;
wire \reg_bank|registers[22][22]~feeder_combout ;
wire \reg_bank|registers[22][22]~q ;
wire \reg_bank|registers[18][22]~feeder_combout ;
wire \reg_bank|registers[18][22]~q ;
wire \reg_bank|Mux41~2_combout ;
wire \reg_bank|registers[20][22]~q ;
wire \reg_bank|registers[24][22]~feeder_combout ;
wire \reg_bank|registers[24][22]~q ;
wire \reg_bank|registers[28][22]~q ;
wire \reg_bank|registers[16][22]~feeder_combout ;
wire \reg_bank|registers[16][22]~q ;
wire \reg_bank|Mux41~0_combout ;
wire \reg_bank|registers[31][22]~feeder_combout ;
wire \reg_bank|registers[31][22]~q ;
wire \reg_bank|registers[27][22]~feeder_combout ;
wire \reg_bank|registers[27][22]~q ;
wire \reg_bank|registers[23][22]~q ;
wire \reg_bank|registers[19][22]~feeder_combout ;
wire \reg_bank|registers[19][22]~q ;
wire \reg_bank|Mux41~3_combout ;
wire \reg_bank|Mux41~4_combout ;
wire \reg_bank|registers[10][22]~feeder_combout ;
wire \reg_bank|registers[10][22]~q ;
wire \reg_bank|registers[11][22]~q ;
wire \reg_bank|registers[9][22]~feeder_combout ;
wire \reg_bank|registers[9][22]~q ;
wire \reg_bank|registers[8][22]~feeder_combout ;
wire \reg_bank|registers[8][22]~q ;
wire \reg_bank|Mux41~5_combout ;
wire \reg_bank|registers[5][22]~feeder_combout ;
wire \reg_bank|registers[5][22]~q ;
wire \reg_bank|registers[4][22]~feeder_combout ;
wire \reg_bank|registers[4][22]~q ;
wire \reg_bank|registers[6][22]~feeder_combout ;
wire \reg_bank|registers[6][22]~q ;
wire \reg_bank|registers[7][22]~feeder_combout ;
wire \reg_bank|registers[7][22]~q ;
wire \reg_bank|Mux41~8_combout ;
wire \reg_bank|registers[13][22]~feeder_combout ;
wire \reg_bank|registers[13][22]~q ;
wire \reg_bank|registers[12][22]~q ;
wire \reg_bank|registers[15][22]~feeder_combout ;
wire \reg_bank|registers[15][22]~q ;
wire \reg_bank|Mux41~7_combout ;
wire \reg_bank|registers[1][22]~q ;
wire \reg_bank|registers[3][22]~q ;
wire \reg_bank|registers[2][22]~q ;
wire \reg_bank|Mux41~6_combout ;
wire \reg_bank|Mux41~9_combout ;
wire \reg_bank|Mux41~10_combout ;
wire \reg_bank|Mux9~2_combout ;
wire \reg_bank|Mux9~3_combout ;
wire \reg_bank|Mux9~0_combout ;
wire \reg_bank|Mux9~1_combout ;
wire \reg_bank|Mux9~4_combout ;
wire \ULA|Add0~86 ;
wire \ULA|Add0~89_sumout ;
wire \ULA|Mux9~0_combout ;
wire \reg_bank|registers[14][22]~q ;
wire \reg_bank|Mux9~7_combout ;
wire \reg_bank|Mux9~6_combout ;
wire \reg_bank|Mux9~5_combout ;
wire \reg_bank|Mux9~8_combout ;
wire \reg_bank|Mux9~9_combout ;
wire \reg_bank|Mux9~10_combout ;
wire \reg_bank|registers[2][23]~q ;
wire \reg_bank|registers[1][23]~q ;
wire \reg_bank|registers[3][23]~q ;
wire \reg_bank|Mux40~6_combout ;
wire \reg_bank|registers[10][23]~q ;
wire \reg_bank|registers[11][23]~q ;
wire \reg_bank|registers[9][23]~q ;
wire \reg_bank|registers[8][23]~q ;
wire \reg_bank|Mux40~5_combout ;
wire \reg_bank|registers[4][23]~feeder_combout ;
wire \reg_bank|registers[4][23]~q ;
wire \reg_bank|registers[5][23]~feeder_combout ;
wire \reg_bank|registers[5][23]~q ;
wire \reg_bank|registers[6][23]~q ;
wire \reg_bank|registers[7][23]~q ;
wire \reg_bank|Mux40~8_combout ;
wire \reg_bank|registers[14][23]~q ;
wire \reg_bank|registers[15][23]~q ;
wire \reg_bank|registers[13][23]~q ;
wire \reg_bank|Mux40~7_combout ;
wire \reg_bank|Mux40~9_combout ;
wire \reg_bank|registers[22][23]~feeder_combout ;
wire \reg_bank|registers[22][23]~q ;
wire \reg_bank|registers[30][23]~q ;
wire \reg_bank|registers[26][23]~feeder_combout ;
wire \reg_bank|registers[26][23]~q ;
wire \reg_bank|registers[18][23]~feeder_combout ;
wire \reg_bank|registers[18][23]~q ;
wire \reg_bank|Mux40~2_combout ;
wire \reg_bank|registers[27][23]~feeder_combout ;
wire \reg_bank|registers[27][23]~q ;
wire \reg_bank|registers[19][23]~feeder_combout ;
wire \reg_bank|registers[19][23]~q ;
wire \reg_bank|registers[31][23]~feeder_combout ;
wire \reg_bank|registers[31][23]~q ;
wire \reg_bank|registers[23][23]~feeder_combout ;
wire \reg_bank|registers[23][23]~q ;
wire \reg_bank|Mux40~3_combout ;
wire \reg_bank|registers[16][23]~q ;
wire \reg_bank|registers[20][23]~feeder_combout ;
wire \reg_bank|registers[20][23]~q ;
wire \reg_bank|registers[28][23]~feeder_combout ;
wire \reg_bank|registers[28][23]~q ;
wire \reg_bank|registers[24][23]~q ;
wire \reg_bank|Mux40~0_combout ;
wire \reg_bank|registers[25][23]~feeder_combout ;
wire \reg_bank|registers[25][23]~q ;
wire \reg_bank|registers[29][23]~feeder_combout ;
wire \reg_bank|registers[29][23]~q ;
wire \reg_bank|registers[21][23]~feeder_combout ;
wire \reg_bank|registers[21][23]~q ;
wire \reg_bank|registers[17][23]~feeder_combout ;
wire \reg_bank|registers[17][23]~q ;
wire \reg_bank|Mux40~1_combout ;
wire \reg_bank|Mux40~4_combout ;
wire \reg_bank|Mux40~10_combout ;
wire \reg_bank|Mux8~0_combout ;
wire \reg_bank|Mux8~3_combout ;
wire \reg_bank|Mux8~1_combout ;
wire \reg_bank|Mux8~2_combout ;
wire \reg_bank|Mux8~4_combout ;
wire \ULA|Add0~90 ;
wire \ULA|Add0~93_sumout ;
wire \ULA|Mux8~0_combout ;
wire \reg_bank|registers[12][23]~feeder_combout ;
wire \reg_bank|registers[12][23]~q ;
wire \reg_bank|Mux8~7_combout ;
wire \reg_bank|Mux8~8_combout ;
wire \reg_bank|Mux8~6_combout ;
wire \reg_bank|Mux8~5_combout ;
wire \reg_bank|Mux8~9_combout ;
wire \reg_bank|Mux8~10_combout ;
wire \reg_bank|registers[14][24]~q ;
wire \reg_bank|registers[12][24]~q ;
wire \reg_bank|registers[13][24]~q ;
wire \reg_bank|Mux39~7_combout ;
wire \reg_bank|registers[1][24]~q ;
wire \reg_bank|registers[3][24]~q ;
wire \reg_bank|registers[2][24]~q ;
wire \reg_bank|Mux39~6_combout ;
wire \reg_bank|registers[9][24]~feeder_combout ;
wire \reg_bank|registers[9][24]~q ;
wire \reg_bank|registers[11][24]~q ;
wire \reg_bank|registers[8][24]~feeder_combout ;
wire \reg_bank|registers[8][24]~q ;
wire \reg_bank|registers[10][24]~q ;
wire \reg_bank|Mux39~5_combout ;
wire \reg_bank|registers[4][24]~feeder_combout ;
wire \reg_bank|registers[4][24]~q ;
wire \reg_bank|registers[5][24]~q ;
wire \reg_bank|registers[6][24]~feeder_combout ;
wire \reg_bank|registers[6][24]~q ;
wire \reg_bank|registers[7][24]~q ;
wire \reg_bank|Mux39~8_combout ;
wire \reg_bank|Mux39~9_combout ;
wire \reg_bank|registers[31][24]~q ;
wire \reg_bank|registers[27][24]~q ;
wire \reg_bank|registers[19][24]~q ;
wire \reg_bank|registers[23][24]~feeder_combout ;
wire \reg_bank|registers[23][24]~q ;
wire \reg_bank|Mux39~3_combout ;
wire \reg_bank|registers[20][24]~q ;
wire \reg_bank|registers[16][24]~q ;
wire \reg_bank|registers[24][24]~q ;
wire \reg_bank|registers[28][24]~q ;
wire \reg_bank|Mux39~0_combout ;
wire \reg_bank|registers[22][24]~feeder_combout ;
wire \reg_bank|registers[22][24]~q ;
wire \reg_bank|registers[30][24]~feeder_combout ;
wire \reg_bank|registers[30][24]~q ;
wire \reg_bank|registers[18][24]~q ;
wire \reg_bank|registers[26][24]~q ;
wire \reg_bank|Mux39~2_combout ;
wire \reg_bank|registers[29][24]~q ;
wire \reg_bank|registers[21][24]~feeder_combout ;
wire \reg_bank|registers[21][24]~q ;
wire \reg_bank|registers[17][24]~q ;
wire \reg_bank|registers[25][24]~q ;
wire \reg_bank|Mux39~1_combout ;
wire \reg_bank|Mux39~4_combout ;
wire \reg_bank|Mux39~10_combout ;
wire \reg_bank|Mux7~1_combout ;
wire \reg_bank|Mux7~3_combout ;
wire \reg_bank|Mux7~2_combout ;
wire \reg_bank|Mux7~0_combout ;
wire \reg_bank|Mux7~4_combout ;
wire \ULA|Add0~94 ;
wire \ULA|Add0~97_sumout ;
wire \ULA|Mux7~0_combout ;
wire \reg_bank|registers[15][24]~q ;
wire \reg_bank|Mux7~7_combout ;
wire \reg_bank|Mux7~6_combout ;
wire \reg_bank|Mux7~8_combout ;
wire \reg_bank|Mux7~5_combout ;
wire \reg_bank|Mux7~9_combout ;
wire \reg_bank|Mux7~10_combout ;
wire \reg_bank|registers[11][25]~q ;
wire \reg_bank|registers[10][25]~q ;
wire \reg_bank|registers[9][25]~feeder_combout ;
wire \reg_bank|registers[9][25]~q ;
wire \reg_bank|registers[8][25]~feeder_combout ;
wire \reg_bank|registers[8][25]~q ;
wire \reg_bank|Mux38~5_combout ;
wire \reg_bank|registers[7][25]~q ;
wire \reg_bank|registers[6][25]~feeder_combout ;
wire \reg_bank|registers[6][25]~q ;
wire \reg_bank|registers[4][25]~q ;
wire \reg_bank|registers[5][25]~q ;
wire \reg_bank|Mux38~8_combout ;
wire \reg_bank|registers[3][25]~feeder_combout ;
wire \reg_bank|registers[3][25]~q ;
wire \reg_bank|registers[2][25]~feeder_combout ;
wire \reg_bank|registers[2][25]~q ;
wire \reg_bank|registers[1][25]~feeder_combout ;
wire \reg_bank|registers[1][25]~q ;
wire \reg_bank|Mux38~6_combout ;
wire \reg_bank|registers[14][25]~feeder_combout ;
wire \reg_bank|registers[14][25]~q ;
wire \reg_bank|registers[12][25]~q ;
wire \reg_bank|registers[15][25]~feeder_combout ;
wire \reg_bank|registers[15][25]~q ;
wire \reg_bank|registers[13][25]~q ;
wire \reg_bank|Mux38~7_combout ;
wire \reg_bank|Mux38~9_combout ;
wire \reg_bank|registers[23][25]~feeder_combout ;
wire \reg_bank|registers[23][25]~q ;
wire \reg_bank|registers[27][25]~q ;
wire \reg_bank|registers[19][25]~q ;
wire \reg_bank|registers[31][25]~q ;
wire \reg_bank|Mux38~3_combout ;
wire \reg_bank|registers[28][25]~q ;
wire \reg_bank|registers[24][25]~feeder_combout ;
wire \reg_bank|registers[24][25]~q ;
wire \reg_bank|registers[16][25]~q ;
wire \reg_bank|Mux38~0_combout ;
wire \reg_bank|registers[29][25]~q ;
wire \reg_bank|registers[21][25]~q ;
wire \reg_bank|registers[25][25]~feeder_combout ;
wire \reg_bank|registers[25][25]~q ;
wire \reg_bank|registers[17][25]~q ;
wire \reg_bank|Mux38~1_combout ;
wire \reg_bank|registers[30][25]~feeder_combout ;
wire \reg_bank|registers[30][25]~q ;
wire \reg_bank|registers[26][25]~q ;
wire \reg_bank|registers[18][25]~feeder_combout ;
wire \reg_bank|registers[18][25]~q ;
wire \reg_bank|registers[22][25]~feeder_combout ;
wire \reg_bank|registers[22][25]~q ;
wire \reg_bank|Mux38~2_combout ;
wire \reg_bank|Mux38~4_combout ;
wire \reg_bank|Mux38~10_combout ;
wire \reg_bank|Mux6~5_combout ;
wire \reg_bank|Mux6~8_combout ;
wire \reg_bank|Mux6~7_combout ;
wire \reg_bank|Mux6~6_combout ;
wire \reg_bank|Mux6~9_combout ;
wire \ULA|Add0~98 ;
wire \ULA|Add0~101_sumout ;
wire \ULA|Mux6~0_combout ;
wire \reg_bank|registers[20][25]~q ;
wire \reg_bank|Mux6~0_combout ;
wire \reg_bank|Mux6~2_combout ;
wire \reg_bank|Mux6~3_combout ;
wire \reg_bank|Mux6~1_combout ;
wire \reg_bank|Mux6~4_combout ;
wire \reg_bank|Mux6~10_combout ;
wire \reg_bank|registers[1][26]~q ;
wire \reg_bank|registers[2][26]~q ;
wire \reg_bank|Mux37~6_combout ;
wire \reg_bank|registers[15][26]~q ;
wire \reg_bank|registers[13][26]~q ;
wire \reg_bank|registers[12][26]~feeder_combout ;
wire \reg_bank|registers[12][26]~q ;
wire \reg_bank|registers[14][26]~q ;
wire \reg_bank|Mux37~7_combout ;
wire \reg_bank|registers[10][26]~feeder_combout ;
wire \reg_bank|registers[10][26]~q ;
wire \reg_bank|registers[8][26]~feeder_combout ;
wire \reg_bank|registers[8][26]~q ;
wire \reg_bank|registers[11][26]~feeder_combout ;
wire \reg_bank|registers[11][26]~q ;
wire \reg_bank|registers[9][26]~feeder_combout ;
wire \reg_bank|registers[9][26]~q ;
wire \reg_bank|Mux37~5_combout ;
wire \reg_bank|registers[4][26]~feeder_combout ;
wire \reg_bank|registers[4][26]~q ;
wire \reg_bank|registers[6][26]~feeder_combout ;
wire \reg_bank|registers[6][26]~q ;
wire \reg_bank|registers[5][26]~q ;
wire \reg_bank|registers[7][26]~q ;
wire \reg_bank|Mux37~8_combout ;
wire \reg_bank|Mux37~9_combout ;
wire \reg_bank|registers[28][26]~q ;
wire \reg_bank|registers[20][26]~q ;
wire \reg_bank|registers[24][26]~q ;
wire \reg_bank|registers[16][26]~q ;
wire \reg_bank|Mux37~0_combout ;
wire \reg_bank|registers[25][26]~feeder_combout ;
wire \reg_bank|registers[25][26]~q ;
wire \reg_bank|registers[17][26]~q ;
wire \reg_bank|registers[21][26]~feeder_combout ;
wire \reg_bank|registers[21][26]~q ;
wire \reg_bank|registers[29][26]~q ;
wire \reg_bank|Mux37~1_combout ;
wire \reg_bank|registers[19][26]~feeder_combout ;
wire \reg_bank|registers[19][26]~q ;
wire \reg_bank|registers[31][26]~q ;
wire \reg_bank|registers[23][26]~q ;
wire \reg_bank|registers[27][26]~q ;
wire \reg_bank|Mux37~3_combout ;
wire \reg_bank|registers[22][26]~feeder_combout ;
wire \reg_bank|registers[22][26]~q ;
wire \reg_bank|registers[30][26]~q ;
wire \reg_bank|registers[18][26]~q ;
wire \reg_bank|registers[26][26]~q ;
wire \reg_bank|Mux37~2_combout ;
wire \reg_bank|Mux37~4_combout ;
wire \reg_bank|Mux37~10_combout ;
wire \reg_bank|Mux5~0_combout ;
wire \reg_bank|Mux5~2_combout ;
wire \reg_bank|Mux5~3_combout ;
wire \reg_bank|Mux5~1_combout ;
wire \reg_bank|Mux5~4_combout ;
wire \ULA|Add0~102 ;
wire \ULA|Add0~105_sumout ;
wire \ULA|Mux5~0_combout ;
wire \reg_bank|registers[3][26]~q ;
wire \reg_bank|Mux5~6_combout ;
wire \reg_bank|Mux5~5_combout ;
wire \reg_bank|Mux5~7_combout ;
wire \reg_bank|Mux5~8_combout ;
wire \reg_bank|Mux5~9_combout ;
wire \reg_bank|Mux5~10_combout ;
wire \reg_bank|registers[23][27]~feeder_combout ;
wire \reg_bank|registers[23][27]~q ;
wire \reg_bank|registers[31][27]~q ;
wire \reg_bank|registers[19][27]~feeder_combout ;
wire \reg_bank|registers[19][27]~q ;
wire \reg_bank|registers[27][27]~q ;
wire \reg_bank|Mux36~3_combout ;
wire \reg_bank|registers[25][27]~q ;
wire \reg_bank|registers[29][27]~q ;
wire \reg_bank|registers[17][27]~q ;
wire \reg_bank|registers[21][27]~q ;
wire \reg_bank|Mux36~1_combout ;
wire \reg_bank|registers[16][27]~q ;
wire \reg_bank|registers[20][27]~q ;
wire \reg_bank|registers[28][27]~q ;
wire \reg_bank|registers[24][27]~q ;
wire \reg_bank|Mux36~0_combout ;
wire \reg_bank|registers[22][27]~feeder_combout ;
wire \reg_bank|registers[22][27]~q ;
wire \reg_bank|registers[26][27]~q ;
wire \reg_bank|registers[18][27]~q ;
wire \reg_bank|registers[30][27]~q ;
wire \reg_bank|Mux36~2_combout ;
wire \reg_bank|Mux36~4_combout ;
wire \reg_bank|registers[7][27]~q ;
wire \reg_bank|registers[5][27]~q ;
wire \reg_bank|registers[4][27]~feeder_combout ;
wire \reg_bank|registers[4][27]~q ;
wire \reg_bank|registers[6][27]~feeder_combout ;
wire \reg_bank|registers[6][27]~q ;
wire \reg_bank|Mux36~8_combout ;
wire \reg_bank|registers[9][27]~feeder_combout ;
wire \reg_bank|registers[9][27]~q ;
wire \reg_bank|registers[10][27]~feeder_combout ;
wire \reg_bank|registers[10][27]~q ;
wire \reg_bank|registers[8][27]~feeder_combout ;
wire \reg_bank|registers[8][27]~q ;
wire \reg_bank|registers[11][27]~q ;
wire \reg_bank|Mux36~5_combout ;
wire \reg_bank|registers[13][27]~q ;
wire \reg_bank|registers[12][27]~q ;
wire \reg_bank|registers[14][27]~q ;
wire \reg_bank|Mux36~7_combout ;
wire \reg_bank|registers[2][27]~q ;
wire \reg_bank|registers[3][27]~q ;
wire \reg_bank|registers[1][27]~q ;
wire \reg_bank|Mux36~6_combout ;
wire \reg_bank|Mux36~9_combout ;
wire \reg_bank|Mux36~10_combout ;
wire \reg_bank|Mux4~3_combout ;
wire \reg_bank|Mux4~2_combout ;
wire \reg_bank|Mux4~0_combout ;
wire \reg_bank|Mux4~1_combout ;
wire \reg_bank|Mux4~4_combout ;
wire \ULA|Add0~106 ;
wire \ULA|Add0~109_sumout ;
wire \ULA|Mux4~0_combout ;
wire \reg_bank|registers[15][27]~q ;
wire \reg_bank|Mux4~7_combout ;
wire \reg_bank|Mux4~5_combout ;
wire \reg_bank|Mux4~6_combout ;
wire \reg_bank|Mux4~8_combout ;
wire \reg_bank|Mux4~9_combout ;
wire \reg_bank|Mux4~10_combout ;
wire \reg_bank|registers[26][28]~feeder_combout ;
wire \reg_bank|registers[26][28]~q ;
wire \reg_bank|registers[30][28]~q ;
wire \reg_bank|registers[22][28]~feeder_combout ;
wire \reg_bank|registers[22][28]~q ;
wire \reg_bank|registers[18][28]~q ;
wire \reg_bank|Mux35~2_combout ;
wire \reg_bank|registers[24][28]~q ;
wire \reg_bank|registers[28][28]~q ;
wire \reg_bank|registers[20][28]~q ;
wire \reg_bank|registers[16][28]~q ;
wire \reg_bank|Mux35~0_combout ;
wire \reg_bank|registers[17][28]~q ;
wire \reg_bank|registers[21][28]~feeder_combout ;
wire \reg_bank|registers[21][28]~q ;
wire \reg_bank|registers[25][28]~feeder_combout ;
wire \reg_bank|registers[25][28]~q ;
wire \reg_bank|registers[29][28]~feeder_combout ;
wire \reg_bank|registers[29][28]~q ;
wire \reg_bank|Mux35~1_combout ;
wire \reg_bank|registers[31][28]~q ;
wire \reg_bank|registers[19][28]~q ;
wire \reg_bank|registers[23][28]~q ;
wire \reg_bank|registers[27][28]~q ;
wire \reg_bank|Mux35~3_combout ;
wire \reg_bank|Mux35~4_combout ;
wire \reg_bank|registers[8][28]~q ;
wire \reg_bank|registers[10][28]~feeder_combout ;
wire \reg_bank|registers[10][28]~q ;
wire \reg_bank|registers[9][28]~feeder_combout ;
wire \reg_bank|registers[9][28]~q ;
wire \reg_bank|Mux35~5_combout ;
wire \reg_bank|registers[12][28]~feeder_combout ;
wire \reg_bank|registers[12][28]~q ;
wire \reg_bank|registers[13][28]~q ;
wire \reg_bank|registers[15][28]~q ;
wire \reg_bank|registers[14][28]~q ;
wire \reg_bank|Mux35~7_combout ;
wire \reg_bank|registers[2][28]~feeder_combout ;
wire \reg_bank|registers[2][28]~q ;
wire \reg_bank|registers[3][28]~feeder_combout ;
wire \reg_bank|registers[3][28]~q ;
wire \reg_bank|registers[1][28]~q ;
wire \reg_bank|Mux35~6_combout ;
wire \reg_bank|registers[4][28]~q ;
wire \reg_bank|registers[5][28]~q ;
wire \reg_bank|registers[7][28]~q ;
wire \reg_bank|registers[6][28]~q ;
wire \reg_bank|Mux35~8_combout ;
wire \reg_bank|Mux35~9_combout ;
wire \reg_bank|Mux35~10_combout ;
wire \reg_bank|Mux3~2_combout ;
wire \reg_bank|Mux3~1_combout ;
wire \reg_bank|Mux3~0_combout ;
wire \reg_bank|Mux3~3_combout ;
wire \reg_bank|Mux3~4_combout ;
wire \ULA|Add0~110 ;
wire \ULA|Add0~113_sumout ;
wire \ULA|Mux3~0_combout ;
wire \reg_bank|registers[11][28]~q ;
wire \reg_bank|Mux3~5_combout ;
wire \reg_bank|Mux3~7_combout ;
wire \reg_bank|Mux3~6_combout ;
wire \reg_bank|Mux3~8_combout ;
wire \reg_bank|Mux3~9_combout ;
wire \reg_bank|Mux3~10_combout ;
wire \reg_bank|registers[4][29]~feeder_combout ;
wire \reg_bank|registers[4][29]~q ;
wire \reg_bank|registers[5][29]~q ;
wire \reg_bank|registers[6][29]~q ;
wire \reg_bank|registers[7][29]~q ;
wire \reg_bank|Mux34~8_combout ;
wire \reg_bank|registers[15][29]~q ;
wire \reg_bank|registers[13][29]~q ;
wire \reg_bank|registers[12][29]~feeder_combout ;
wire \reg_bank|registers[12][29]~q ;
wire \reg_bank|registers[14][29]~feeder_combout ;
wire \reg_bank|registers[14][29]~q ;
wire \reg_bank|Mux34~7_combout ;
wire \reg_bank|registers[2][29]~q ;
wire \reg_bank|registers[3][29]~q ;
wire \reg_bank|registers[1][29]~q ;
wire \reg_bank|Mux34~6_combout ;
wire \reg_bank|registers[8][29]~q ;
wire \reg_bank|registers[10][29]~feeder_combout ;
wire \reg_bank|registers[10][29]~q ;
wire \reg_bank|registers[11][29]~q ;
wire \reg_bank|registers[9][29]~q ;
wire \reg_bank|Mux34~5_combout ;
wire \reg_bank|Mux34~9_combout ;
wire \reg_bank|registers[30][29]~q ;
wire \reg_bank|registers[18][29]~q ;
wire \reg_bank|registers[26][29]~q ;
wire \reg_bank|registers[22][29]~q ;
wire \reg_bank|Mux34~2_combout ;
wire \reg_bank|registers[27][29]~feeder_combout ;
wire \reg_bank|registers[27][29]~q ;
wire \reg_bank|registers[31][29]~feeder_combout ;
wire \reg_bank|registers[31][29]~q ;
wire \reg_bank|registers[23][29]~q ;
wire \reg_bank|Mux34~3_combout ;
wire \reg_bank|registers[29][29]~q ;
wire \reg_bank|registers[21][29]~feeder_combout ;
wire \reg_bank|registers[21][29]~q ;
wire \reg_bank|registers[25][29]~feeder_combout ;
wire \reg_bank|registers[25][29]~q ;
wire \reg_bank|registers[17][29]~feeder_combout ;
wire \reg_bank|registers[17][29]~q ;
wire \reg_bank|Mux34~1_combout ;
wire \reg_bank|registers[16][29]~q ;
wire \reg_bank|registers[28][29]~q ;
wire \reg_bank|registers[24][29]~q ;
wire \reg_bank|registers[20][29]~q ;
wire \reg_bank|Mux34~0_combout ;
wire \reg_bank|Mux34~4_combout ;
wire \reg_bank|Mux34~10_combout ;
wire \reg_bank|Mux2~5_combout ;
wire \reg_bank|Mux2~8_combout ;
wire \reg_bank|Mux2~6_combout ;
wire \reg_bank|Mux2~7_combout ;
wire \reg_bank|Mux2~9_combout ;
wire \ULA|Add0~114 ;
wire \ULA|Add0~117_sumout ;
wire \ULA|Mux2~0_combout ;
wire \reg_bank|registers[19][29]~feeder_combout ;
wire \reg_bank|registers[19][29]~q ;
wire \reg_bank|Mux2~3_combout ;
wire \reg_bank|Mux2~0_combout ;
wire \reg_bank|Mux2~1_combout ;
wire \reg_bank|Mux2~2_combout ;
wire \reg_bank|Mux2~4_combout ;
wire \reg_bank|Mux2~10_combout ;
wire \reg_bank|registers[1][30]~q ;
wire \reg_bank|registers[3][30]~q ;
wire \reg_bank|registers[2][30]~q ;
wire \reg_bank|Mux33~6_combout ;
wire \reg_bank|registers[6][30]~q ;
wire \reg_bank|registers[7][30]~q ;
wire \reg_bank|registers[4][30]~feeder_combout ;
wire \reg_bank|registers[4][30]~q ;
wire \reg_bank|registers[5][30]~q ;
wire \reg_bank|Mux33~8_combout ;
wire \reg_bank|registers[15][30]~q ;
wire \reg_bank|registers[13][30]~q ;
wire \reg_bank|registers[14][30]~q ;
wire \reg_bank|registers[12][30]~q ;
wire \reg_bank|Mux33~7_combout ;
wire \reg_bank|registers[9][30]~feeder_combout ;
wire \reg_bank|registers[9][30]~q ;
wire \reg_bank|registers[11][30]~feeder_combout ;
wire \reg_bank|registers[11][30]~q ;
wire \reg_bank|registers[10][30]~feeder_combout ;
wire \reg_bank|registers[10][30]~q ;
wire \reg_bank|registers[8][30]~feeder_combout ;
wire \reg_bank|registers[8][30]~q ;
wire \reg_bank|Mux33~5_combout ;
wire \reg_bank|Mux33~9_combout ;
wire \reg_bank|registers[24][30]~q ;
wire \reg_bank|registers[16][30]~q ;
wire \reg_bank|registers[20][30]~q ;
wire \reg_bank|registers[28][30]~q ;
wire \reg_bank|Mux33~0_combout ;
wire \reg_bank|registers[19][30]~q ;
wire \reg_bank|registers[23][30]~feeder_combout ;
wire \reg_bank|registers[23][30]~q ;
wire \reg_bank|registers[31][30]~q ;
wire \reg_bank|Mux33~3_combout ;
wire \reg_bank|registers[26][30]~feeder_combout ;
wire \reg_bank|registers[26][30]~q ;
wire \reg_bank|registers[22][30]~feeder_combout ;
wire \reg_bank|registers[22][30]~q ;
wire \reg_bank|registers[30][30]~feeder_combout ;
wire \reg_bank|registers[30][30]~q ;
wire \reg_bank|registers[18][30]~q ;
wire \reg_bank|Mux33~2_combout ;
wire \reg_bank|registers[29][30]~q ;
wire \reg_bank|registers[25][30]~q ;
wire \reg_bank|registers[17][30]~q ;
wire \reg_bank|registers[21][30]~q ;
wire \reg_bank|Mux33~1_combout ;
wire \reg_bank|Mux33~4_combout ;
wire \reg_bank|Mux33~10_combout ;
wire \reg_bank|Mux1~5_combout ;
wire \reg_bank|Mux1~8_combout ;
wire \reg_bank|Mux1~6_combout ;
wire \reg_bank|Mux1~7_combout ;
wire \reg_bank|Mux1~9_combout ;
wire \ULA|Add0~118 ;
wire \ULA|Add0~121_sumout ;
wire \ULA|Mux1~0_combout ;
wire \reg_bank|registers[27][30]~q ;
wire \reg_bank|Mux1~3_combout ;
wire \reg_bank|Mux1~0_combout ;
wire \reg_bank|Mux1~1_combout ;
wire \reg_bank|Mux1~2_combout ;
wire \reg_bank|Mux1~4_combout ;
wire \reg_bank|Mux1~10_combout ;
wire \reg_bank|registers[30][31]~q ;
wire \reg_bank|registers[26][31]~q ;
wire \reg_bank|registers[22][31]~feeder_combout ;
wire \reg_bank|registers[22][31]~q ;
wire \reg_bank|registers[18][31]~q ;
wire \reg_bank|Mux32~2_combout ;
wire \reg_bank|registers[20][31]~q ;
wire \reg_bank|registers[28][31]~q ;
wire \reg_bank|registers[24][31]~q ;
wire \reg_bank|registers[16][31]~q ;
wire \reg_bank|Mux32~0_combout ;
wire \reg_bank|registers[17][31]~q ;
wire \reg_bank|registers[25][31]~q ;
wire \reg_bank|registers[21][31]~q ;
wire \reg_bank|registers[29][31]~q ;
wire \reg_bank|Mux32~1_combout ;
wire \reg_bank|registers[27][31]~q ;
wire \reg_bank|registers[23][31]~feeder_combout ;
wire \reg_bank|registers[23][31]~q ;
wire \reg_bank|registers[31][31]~q ;
wire \reg_bank|Mux32~3_combout ;
wire \reg_bank|Mux32~4_combout ;
wire \reg_bank|registers[1][31]~q ;
wire \reg_bank|registers[2][31]~q ;
wire \reg_bank|registers[3][31]~q ;
wire \reg_bank|Mux32~6_combout ;
wire \reg_bank|registers[13][31]~feeder_combout ;
wire \reg_bank|registers[13][31]~q ;
wire \reg_bank|registers[15][31]~q ;
wire \reg_bank|registers[14][31]~q ;
wire \reg_bank|registers[12][31]~feeder_combout ;
wire \reg_bank|registers[12][31]~q ;
wire \reg_bank|Mux32~7_combout ;
wire \reg_bank|registers[10][31]~feeder_combout ;
wire \reg_bank|registers[10][31]~q ;
wire \reg_bank|registers[9][31]~q ;
wire \reg_bank|registers[8][31]~feeder_combout ;
wire \reg_bank|registers[8][31]~q ;
wire \reg_bank|registers[11][31]~q ;
wire \reg_bank|Mux32~5_combout ;
wire \reg_bank|registers[4][31]~q ;
wire \reg_bank|registers[5][31]~feeder_combout ;
wire \reg_bank|registers[5][31]~q ;
wire \reg_bank|registers[6][31]~q ;
wire \reg_bank|registers[7][31]~q ;
wire \reg_bank|Mux32~8_combout ;
wire \reg_bank|Mux32~9_combout ;
wire \reg_bank|Mux32~10_combout ;
wire \reg_bank|Mux0~6_combout ;
wire \reg_bank|Mux0~5_combout ;
wire \reg_bank|Mux0~8_combout ;
wire \reg_bank|Mux0~7_combout ;
wire \reg_bank|Mux0~9_combout ;
wire \ULA|Add0~122 ;
wire \ULA|Add0~125_sumout ;
wire \ULA|Mux0~0_combout ;
wire \reg_bank|registers[19][31]~q ;
wire \reg_bank|Mux0~3_combout ;
wire \reg_bank|Mux0~1_combout ;
wire \reg_bank|Mux0~2_combout ;
wire \reg_bank|Mux0~0_combout ;
wire \reg_bank|Mux0~4_combout ;
wire \reg_bank|Mux0~10_combout ;


// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \out_read_A[0]~output (
	.i(\reg_bank|Mux31~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[0]),
	.obar());
// synopsys translate_off
defparam \out_read_A[0]~output .bus_hold = "false";
defparam \out_read_A[0]~output .open_drain_output = "false";
defparam \out_read_A[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \out_read_A[1]~output (
	.i(\reg_bank|Mux30~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[1]),
	.obar());
// synopsys translate_off
defparam \out_read_A[1]~output .bus_hold = "false";
defparam \out_read_A[1]~output .open_drain_output = "false";
defparam \out_read_A[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \out_read_A[2]~output (
	.i(\reg_bank|Mux29~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[2]),
	.obar());
// synopsys translate_off
defparam \out_read_A[2]~output .bus_hold = "false";
defparam \out_read_A[2]~output .open_drain_output = "false";
defparam \out_read_A[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \out_read_A[3]~output (
	.i(\reg_bank|Mux28~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[3]),
	.obar());
// synopsys translate_off
defparam \out_read_A[3]~output .bus_hold = "false";
defparam \out_read_A[3]~output .open_drain_output = "false";
defparam \out_read_A[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \out_read_A[4]~output (
	.i(\reg_bank|Mux27~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[4]),
	.obar());
// synopsys translate_off
defparam \out_read_A[4]~output .bus_hold = "false";
defparam \out_read_A[4]~output .open_drain_output = "false";
defparam \out_read_A[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \out_read_A[5]~output (
	.i(\reg_bank|Mux26~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[5]),
	.obar());
// synopsys translate_off
defparam \out_read_A[5]~output .bus_hold = "false";
defparam \out_read_A[5]~output .open_drain_output = "false";
defparam \out_read_A[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \out_read_A[6]~output (
	.i(\reg_bank|Mux25~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[6]),
	.obar());
// synopsys translate_off
defparam \out_read_A[6]~output .bus_hold = "false";
defparam \out_read_A[6]~output .open_drain_output = "false";
defparam \out_read_A[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \out_read_A[7]~output (
	.i(\reg_bank|Mux24~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[7]),
	.obar());
// synopsys translate_off
defparam \out_read_A[7]~output .bus_hold = "false";
defparam \out_read_A[7]~output .open_drain_output = "false";
defparam \out_read_A[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \out_read_A[8]~output (
	.i(\reg_bank|Mux23~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[8]),
	.obar());
// synopsys translate_off
defparam \out_read_A[8]~output .bus_hold = "false";
defparam \out_read_A[8]~output .open_drain_output = "false";
defparam \out_read_A[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \out_read_A[9]~output (
	.i(\reg_bank|Mux22~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[9]),
	.obar());
// synopsys translate_off
defparam \out_read_A[9]~output .bus_hold = "false";
defparam \out_read_A[9]~output .open_drain_output = "false";
defparam \out_read_A[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \out_read_A[10]~output (
	.i(\reg_bank|Mux21~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[10]),
	.obar());
// synopsys translate_off
defparam \out_read_A[10]~output .bus_hold = "false";
defparam \out_read_A[10]~output .open_drain_output = "false";
defparam \out_read_A[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \out_read_A[11]~output (
	.i(\reg_bank|Mux20~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[11]),
	.obar());
// synopsys translate_off
defparam \out_read_A[11]~output .bus_hold = "false";
defparam \out_read_A[11]~output .open_drain_output = "false";
defparam \out_read_A[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \out_read_A[12]~output (
	.i(\reg_bank|Mux19~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[12]),
	.obar());
// synopsys translate_off
defparam \out_read_A[12]~output .bus_hold = "false";
defparam \out_read_A[12]~output .open_drain_output = "false";
defparam \out_read_A[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \out_read_A[13]~output (
	.i(\reg_bank|Mux18~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[13]),
	.obar());
// synopsys translate_off
defparam \out_read_A[13]~output .bus_hold = "false";
defparam \out_read_A[13]~output .open_drain_output = "false";
defparam \out_read_A[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \out_read_A[14]~output (
	.i(\reg_bank|Mux17~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[14]),
	.obar());
// synopsys translate_off
defparam \out_read_A[14]~output .bus_hold = "false";
defparam \out_read_A[14]~output .open_drain_output = "false";
defparam \out_read_A[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N19
cyclonev_io_obuf \out_read_A[15]~output (
	.i(\reg_bank|Mux16~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[15]),
	.obar());
// synopsys translate_off
defparam \out_read_A[15]~output .bus_hold = "false";
defparam \out_read_A[15]~output .open_drain_output = "false";
defparam \out_read_A[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \out_read_A[16]~output (
	.i(\reg_bank|Mux15~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[16]),
	.obar());
// synopsys translate_off
defparam \out_read_A[16]~output .bus_hold = "false";
defparam \out_read_A[16]~output .open_drain_output = "false";
defparam \out_read_A[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \out_read_A[17]~output (
	.i(\reg_bank|Mux14~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[17]),
	.obar());
// synopsys translate_off
defparam \out_read_A[17]~output .bus_hold = "false";
defparam \out_read_A[17]~output .open_drain_output = "false";
defparam \out_read_A[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \out_read_A[18]~output (
	.i(\reg_bank|Mux13~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[18]),
	.obar());
// synopsys translate_off
defparam \out_read_A[18]~output .bus_hold = "false";
defparam \out_read_A[18]~output .open_drain_output = "false";
defparam \out_read_A[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \out_read_A[19]~output (
	.i(\reg_bank|Mux12~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[19]),
	.obar());
// synopsys translate_off
defparam \out_read_A[19]~output .bus_hold = "false";
defparam \out_read_A[19]~output .open_drain_output = "false";
defparam \out_read_A[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N42
cyclonev_io_obuf \out_read_A[20]~output (
	.i(\reg_bank|Mux11~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[20]),
	.obar());
// synopsys translate_off
defparam \out_read_A[20]~output .bus_hold = "false";
defparam \out_read_A[20]~output .open_drain_output = "false";
defparam \out_read_A[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \out_read_A[21]~output (
	.i(\reg_bank|Mux10~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[21]),
	.obar());
// synopsys translate_off
defparam \out_read_A[21]~output .bus_hold = "false";
defparam \out_read_A[21]~output .open_drain_output = "false";
defparam \out_read_A[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \out_read_A[22]~output (
	.i(\reg_bank|Mux9~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[22]),
	.obar());
// synopsys translate_off
defparam \out_read_A[22]~output .bus_hold = "false";
defparam \out_read_A[22]~output .open_drain_output = "false";
defparam \out_read_A[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \out_read_A[23]~output (
	.i(\reg_bank|Mux8~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[23]),
	.obar());
// synopsys translate_off
defparam \out_read_A[23]~output .bus_hold = "false";
defparam \out_read_A[23]~output .open_drain_output = "false";
defparam \out_read_A[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \out_read_A[24]~output (
	.i(\reg_bank|Mux7~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[24]),
	.obar());
// synopsys translate_off
defparam \out_read_A[24]~output .bus_hold = "false";
defparam \out_read_A[24]~output .open_drain_output = "false";
defparam \out_read_A[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \out_read_A[25]~output (
	.i(\reg_bank|Mux6~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[25]),
	.obar());
// synopsys translate_off
defparam \out_read_A[25]~output .bus_hold = "false";
defparam \out_read_A[25]~output .open_drain_output = "false";
defparam \out_read_A[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \out_read_A[26]~output (
	.i(\reg_bank|Mux5~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[26]),
	.obar());
// synopsys translate_off
defparam \out_read_A[26]~output .bus_hold = "false";
defparam \out_read_A[26]~output .open_drain_output = "false";
defparam \out_read_A[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \out_read_A[27]~output (
	.i(\reg_bank|Mux4~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[27]),
	.obar());
// synopsys translate_off
defparam \out_read_A[27]~output .bus_hold = "false";
defparam \out_read_A[27]~output .open_drain_output = "false";
defparam \out_read_A[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \out_read_A[28]~output (
	.i(\reg_bank|Mux3~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[28]),
	.obar());
// synopsys translate_off
defparam \out_read_A[28]~output .bus_hold = "false";
defparam \out_read_A[28]~output .open_drain_output = "false";
defparam \out_read_A[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \out_read_A[29]~output (
	.i(\reg_bank|Mux2~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[29]),
	.obar());
// synopsys translate_off
defparam \out_read_A[29]~output .bus_hold = "false";
defparam \out_read_A[29]~output .open_drain_output = "false";
defparam \out_read_A[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \out_read_A[30]~output (
	.i(\reg_bank|Mux1~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[30]),
	.obar());
// synopsys translate_off
defparam \out_read_A[30]~output .bus_hold = "false";
defparam \out_read_A[30]~output .open_drain_output = "false";
defparam \out_read_A[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \out_read_A[31]~output (
	.i(\reg_bank|Mux0~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_A[31]),
	.obar());
// synopsys translate_off
defparam \out_read_A[31]~output .bus_hold = "false";
defparam \out_read_A[31]~output .open_drain_output = "false";
defparam \out_read_A[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N76
cyclonev_io_obuf \out_read_B[0]~output (
	.i(\reg_bank|Mux63~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[0]),
	.obar());
// synopsys translate_off
defparam \out_read_B[0]~output .bus_hold = "false";
defparam \out_read_B[0]~output .open_drain_output = "false";
defparam \out_read_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \out_read_B[1]~output (
	.i(\reg_bank|Mux62~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[1]),
	.obar());
// synopsys translate_off
defparam \out_read_B[1]~output .bus_hold = "false";
defparam \out_read_B[1]~output .open_drain_output = "false";
defparam \out_read_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \out_read_B[2]~output (
	.i(\reg_bank|Mux61~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[2]),
	.obar());
// synopsys translate_off
defparam \out_read_B[2]~output .bus_hold = "false";
defparam \out_read_B[2]~output .open_drain_output = "false";
defparam \out_read_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \out_read_B[3]~output (
	.i(\reg_bank|Mux60~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[3]),
	.obar());
// synopsys translate_off
defparam \out_read_B[3]~output .bus_hold = "false";
defparam \out_read_B[3]~output .open_drain_output = "false";
defparam \out_read_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \out_read_B[4]~output (
	.i(\reg_bank|Mux59~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[4]),
	.obar());
// synopsys translate_off
defparam \out_read_B[4]~output .bus_hold = "false";
defparam \out_read_B[4]~output .open_drain_output = "false";
defparam \out_read_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \out_read_B[5]~output (
	.i(\reg_bank|Mux58~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[5]),
	.obar());
// synopsys translate_off
defparam \out_read_B[5]~output .bus_hold = "false";
defparam \out_read_B[5]~output .open_drain_output = "false";
defparam \out_read_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \out_read_B[6]~output (
	.i(\reg_bank|Mux57~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[6]),
	.obar());
// synopsys translate_off
defparam \out_read_B[6]~output .bus_hold = "false";
defparam \out_read_B[6]~output .open_drain_output = "false";
defparam \out_read_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \out_read_B[7]~output (
	.i(\reg_bank|Mux56~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[7]),
	.obar());
// synopsys translate_off
defparam \out_read_B[7]~output .bus_hold = "false";
defparam \out_read_B[7]~output .open_drain_output = "false";
defparam \out_read_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \out_read_B[8]~output (
	.i(\reg_bank|Mux55~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[8]),
	.obar());
// synopsys translate_off
defparam \out_read_B[8]~output .bus_hold = "false";
defparam \out_read_B[8]~output .open_drain_output = "false";
defparam \out_read_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N53
cyclonev_io_obuf \out_read_B[9]~output (
	.i(\reg_bank|Mux54~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[9]),
	.obar());
// synopsys translate_off
defparam \out_read_B[9]~output .bus_hold = "false";
defparam \out_read_B[9]~output .open_drain_output = "false";
defparam \out_read_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \out_read_B[10]~output (
	.i(\reg_bank|Mux53~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[10]),
	.obar());
// synopsys translate_off
defparam \out_read_B[10]~output .bus_hold = "false";
defparam \out_read_B[10]~output .open_drain_output = "false";
defparam \out_read_B[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \out_read_B[11]~output (
	.i(\reg_bank|Mux52~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[11]),
	.obar());
// synopsys translate_off
defparam \out_read_B[11]~output .bus_hold = "false";
defparam \out_read_B[11]~output .open_drain_output = "false";
defparam \out_read_B[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \out_read_B[12]~output (
	.i(\reg_bank|Mux51~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[12]),
	.obar());
// synopsys translate_off
defparam \out_read_B[12]~output .bus_hold = "false";
defparam \out_read_B[12]~output .open_drain_output = "false";
defparam \out_read_B[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \out_read_B[13]~output (
	.i(\reg_bank|Mux50~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[13]),
	.obar());
// synopsys translate_off
defparam \out_read_B[13]~output .bus_hold = "false";
defparam \out_read_B[13]~output .open_drain_output = "false";
defparam \out_read_B[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \out_read_B[14]~output (
	.i(\reg_bank|Mux49~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[14]),
	.obar());
// synopsys translate_off
defparam \out_read_B[14]~output .bus_hold = "false";
defparam \out_read_B[14]~output .open_drain_output = "false";
defparam \out_read_B[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \out_read_B[15]~output (
	.i(\reg_bank|Mux48~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[15]),
	.obar());
// synopsys translate_off
defparam \out_read_B[15]~output .bus_hold = "false";
defparam \out_read_B[15]~output .open_drain_output = "false";
defparam \out_read_B[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \out_read_B[16]~output (
	.i(\reg_bank|Mux47~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[16]),
	.obar());
// synopsys translate_off
defparam \out_read_B[16]~output .bus_hold = "false";
defparam \out_read_B[16]~output .open_drain_output = "false";
defparam \out_read_B[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \out_read_B[17]~output (
	.i(\reg_bank|Mux46~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[17]),
	.obar());
// synopsys translate_off
defparam \out_read_B[17]~output .bus_hold = "false";
defparam \out_read_B[17]~output .open_drain_output = "false";
defparam \out_read_B[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \out_read_B[18]~output (
	.i(\reg_bank|Mux45~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[18]),
	.obar());
// synopsys translate_off
defparam \out_read_B[18]~output .bus_hold = "false";
defparam \out_read_B[18]~output .open_drain_output = "false";
defparam \out_read_B[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \out_read_B[19]~output (
	.i(\reg_bank|Mux44~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[19]),
	.obar());
// synopsys translate_off
defparam \out_read_B[19]~output .bus_hold = "false";
defparam \out_read_B[19]~output .open_drain_output = "false";
defparam \out_read_B[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \out_read_B[20]~output (
	.i(\reg_bank|Mux43~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[20]),
	.obar());
// synopsys translate_off
defparam \out_read_B[20]~output .bus_hold = "false";
defparam \out_read_B[20]~output .open_drain_output = "false";
defparam \out_read_B[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \out_read_B[21]~output (
	.i(\reg_bank|Mux42~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[21]),
	.obar());
// synopsys translate_off
defparam \out_read_B[21]~output .bus_hold = "false";
defparam \out_read_B[21]~output .open_drain_output = "false";
defparam \out_read_B[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \out_read_B[22]~output (
	.i(\reg_bank|Mux41~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[22]),
	.obar());
// synopsys translate_off
defparam \out_read_B[22]~output .bus_hold = "false";
defparam \out_read_B[22]~output .open_drain_output = "false";
defparam \out_read_B[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \out_read_B[23]~output (
	.i(\reg_bank|Mux40~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[23]),
	.obar());
// synopsys translate_off
defparam \out_read_B[23]~output .bus_hold = "false";
defparam \out_read_B[23]~output .open_drain_output = "false";
defparam \out_read_B[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \out_read_B[24]~output (
	.i(\reg_bank|Mux39~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[24]),
	.obar());
// synopsys translate_off
defparam \out_read_B[24]~output .bus_hold = "false";
defparam \out_read_B[24]~output .open_drain_output = "false";
defparam \out_read_B[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \out_read_B[25]~output (
	.i(\reg_bank|Mux38~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[25]),
	.obar());
// synopsys translate_off
defparam \out_read_B[25]~output .bus_hold = "false";
defparam \out_read_B[25]~output .open_drain_output = "false";
defparam \out_read_B[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \out_read_B[26]~output (
	.i(\reg_bank|Mux37~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[26]),
	.obar());
// synopsys translate_off
defparam \out_read_B[26]~output .bus_hold = "false";
defparam \out_read_B[26]~output .open_drain_output = "false";
defparam \out_read_B[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \out_read_B[27]~output (
	.i(\reg_bank|Mux36~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[27]),
	.obar());
// synopsys translate_off
defparam \out_read_B[27]~output .bus_hold = "false";
defparam \out_read_B[27]~output .open_drain_output = "false";
defparam \out_read_B[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \out_read_B[28]~output (
	.i(\reg_bank|Mux35~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[28]),
	.obar());
// synopsys translate_off
defparam \out_read_B[28]~output .bus_hold = "false";
defparam \out_read_B[28]~output .open_drain_output = "false";
defparam \out_read_B[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \out_read_B[29]~output (
	.i(\reg_bank|Mux34~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[29]),
	.obar());
// synopsys translate_off
defparam \out_read_B[29]~output .bus_hold = "false";
defparam \out_read_B[29]~output .open_drain_output = "false";
defparam \out_read_B[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \out_read_B[30]~output (
	.i(\reg_bank|Mux33~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[30]),
	.obar());
// synopsys translate_off
defparam \out_read_B[30]~output .bus_hold = "false";
defparam \out_read_B[30]~output .open_drain_output = "false";
defparam \out_read_B[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \out_read_B[31]~output (
	.i(\reg_bank|Mux32~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_read_B[31]),
	.obar());
// synopsys translate_off
defparam \out_read_B[31]~output .bus_hold = "false";
defparam \out_read_B[31]~output .open_drain_output = "false";
defparam \out_read_B[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \out_ULA_C[0]~output (
	.i(\ULA|Mux31~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[0]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[0]~output .bus_hold = "false";
defparam \out_ULA_C[0]~output .open_drain_output = "false";
defparam \out_ULA_C[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \out_ULA_C[1]~output (
	.i(\ULA|Mux30~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[1]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[1]~output .bus_hold = "false";
defparam \out_ULA_C[1]~output .open_drain_output = "false";
defparam \out_ULA_C[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \out_ULA_C[2]~output (
	.i(\ULA|Mux29~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[2]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[2]~output .bus_hold = "false";
defparam \out_ULA_C[2]~output .open_drain_output = "false";
defparam \out_ULA_C[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \out_ULA_C[3]~output (
	.i(\ULA|Mux28~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[3]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[3]~output .bus_hold = "false";
defparam \out_ULA_C[3]~output .open_drain_output = "false";
defparam \out_ULA_C[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \out_ULA_C[4]~output (
	.i(\ULA|Mux27~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[4]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[4]~output .bus_hold = "false";
defparam \out_ULA_C[4]~output .open_drain_output = "false";
defparam \out_ULA_C[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \out_ULA_C[5]~output (
	.i(\ULA|Mux26~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[5]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[5]~output .bus_hold = "false";
defparam \out_ULA_C[5]~output .open_drain_output = "false";
defparam \out_ULA_C[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \out_ULA_C[6]~output (
	.i(\ULA|Mux25~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[6]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[6]~output .bus_hold = "false";
defparam \out_ULA_C[6]~output .open_drain_output = "false";
defparam \out_ULA_C[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \out_ULA_C[7]~output (
	.i(\ULA|Mux24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[7]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[7]~output .bus_hold = "false";
defparam \out_ULA_C[7]~output .open_drain_output = "false";
defparam \out_ULA_C[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \out_ULA_C[8]~output (
	.i(\ULA|Mux23~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[8]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[8]~output .bus_hold = "false";
defparam \out_ULA_C[8]~output .open_drain_output = "false";
defparam \out_ULA_C[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \out_ULA_C[9]~output (
	.i(\ULA|Mux22~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[9]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[9]~output .bus_hold = "false";
defparam \out_ULA_C[9]~output .open_drain_output = "false";
defparam \out_ULA_C[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \out_ULA_C[10]~output (
	.i(\ULA|Mux21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[10]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[10]~output .bus_hold = "false";
defparam \out_ULA_C[10]~output .open_drain_output = "false";
defparam \out_ULA_C[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \out_ULA_C[11]~output (
	.i(\ULA|Mux20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[11]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[11]~output .bus_hold = "false";
defparam \out_ULA_C[11]~output .open_drain_output = "false";
defparam \out_ULA_C[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \out_ULA_C[12]~output (
	.i(\ULA|Mux19~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[12]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[12]~output .bus_hold = "false";
defparam \out_ULA_C[12]~output .open_drain_output = "false";
defparam \out_ULA_C[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \out_ULA_C[13]~output (
	.i(\ULA|Mux18~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[13]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[13]~output .bus_hold = "false";
defparam \out_ULA_C[13]~output .open_drain_output = "false";
defparam \out_ULA_C[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \out_ULA_C[14]~output (
	.i(\ULA|Mux17~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[14]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[14]~output .bus_hold = "false";
defparam \out_ULA_C[14]~output .open_drain_output = "false";
defparam \out_ULA_C[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \out_ULA_C[15]~output (
	.i(\ULA|Mux16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[15]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[15]~output .bus_hold = "false";
defparam \out_ULA_C[15]~output .open_drain_output = "false";
defparam \out_ULA_C[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \out_ULA_C[16]~output (
	.i(\ULA|Mux15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[16]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[16]~output .bus_hold = "false";
defparam \out_ULA_C[16]~output .open_drain_output = "false";
defparam \out_ULA_C[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \out_ULA_C[17]~output (
	.i(\ULA|Mux14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[17]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[17]~output .bus_hold = "false";
defparam \out_ULA_C[17]~output .open_drain_output = "false";
defparam \out_ULA_C[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \out_ULA_C[18]~output (
	.i(\ULA|Mux13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[18]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[18]~output .bus_hold = "false";
defparam \out_ULA_C[18]~output .open_drain_output = "false";
defparam \out_ULA_C[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \out_ULA_C[19]~output (
	.i(\ULA|Mux12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[19]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[19]~output .bus_hold = "false";
defparam \out_ULA_C[19]~output .open_drain_output = "false";
defparam \out_ULA_C[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \out_ULA_C[20]~output (
	.i(\ULA|Mux11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[20]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[20]~output .bus_hold = "false";
defparam \out_ULA_C[20]~output .open_drain_output = "false";
defparam \out_ULA_C[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \out_ULA_C[21]~output (
	.i(\ULA|Mux10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[21]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[21]~output .bus_hold = "false";
defparam \out_ULA_C[21]~output .open_drain_output = "false";
defparam \out_ULA_C[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \out_ULA_C[22]~output (
	.i(\ULA|Mux9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[22]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[22]~output .bus_hold = "false";
defparam \out_ULA_C[22]~output .open_drain_output = "false";
defparam \out_ULA_C[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \out_ULA_C[23]~output (
	.i(\ULA|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[23]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[23]~output .bus_hold = "false";
defparam \out_ULA_C[23]~output .open_drain_output = "false";
defparam \out_ULA_C[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \out_ULA_C[24]~output (
	.i(\ULA|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[24]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[24]~output .bus_hold = "false";
defparam \out_ULA_C[24]~output .open_drain_output = "false";
defparam \out_ULA_C[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \out_ULA_C[25]~output (
	.i(\ULA|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[25]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[25]~output .bus_hold = "false";
defparam \out_ULA_C[25]~output .open_drain_output = "false";
defparam \out_ULA_C[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \out_ULA_C[26]~output (
	.i(\ULA|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[26]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[26]~output .bus_hold = "false";
defparam \out_ULA_C[26]~output .open_drain_output = "false";
defparam \out_ULA_C[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \out_ULA_C[27]~output (
	.i(\ULA|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[27]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[27]~output .bus_hold = "false";
defparam \out_ULA_C[27]~output .open_drain_output = "false";
defparam \out_ULA_C[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \out_ULA_C[28]~output (
	.i(\ULA|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[28]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[28]~output .bus_hold = "false";
defparam \out_ULA_C[28]~output .open_drain_output = "false";
defparam \out_ULA_C[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \out_ULA_C[29]~output (
	.i(\ULA|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[29]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[29]~output .bus_hold = "false";
defparam \out_ULA_C[29]~output .open_drain_output = "false";
defparam \out_ULA_C[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \out_ULA_C[30]~output (
	.i(\ULA|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[30]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[30]~output .bus_hold = "false";
defparam \out_ULA_C[30]~output .open_drain_output = "false";
defparam \out_ULA_C[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \out_ULA_C[31]~output (
	.i(\ULA|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ULA_C[31]),
	.obar());
// synopsys translate_off
defparam \out_ULA_C[31]~output .bus_hold = "false";
defparam \out_ULA_C[31]~output .open_drain_output = "false";
defparam \out_ULA_C[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \rs1[4]~input (
	.i(rs1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rs1[4]~input_o ));
// synopsys translate_off
defparam \rs1[4]~input .bus_hold = "false";
defparam \rs1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \sel[1]~input (
	.i(sel[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sel[1]~input_o ));
// synopsys translate_off
defparam \sel[1]~input .bus_hold = "false";
defparam \sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \sel[0]~input (
	.i(sel[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sel[0]~input_o ));
// synopsys translate_off
defparam \sel[0]~input .bus_hold = "false";
defparam \sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \rs2[3]~input (
	.i(rs2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rs2[3]~input_o ));
// synopsys translate_off
defparam \rs2[3]~input .bus_hold = "false";
defparam \rs2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \rs2[2]~input (
	.i(rs2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rs2[2]~input_o ));
// synopsys translate_off
defparam \rs2[2]~input .bus_hold = "false";
defparam \rs2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \rs2[1]~input (
	.i(rs2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rs2[1]~input_o ));
// synopsys translate_off
defparam \rs2[1]~input .bus_hold = "false";
defparam \rs2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \rs2[0]~input (
	.i(rs2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rs2[0]~input_o ));
// synopsys translate_off
defparam \rs2[0]~input .bus_hold = "false";
defparam \rs2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \reset~inputCLKENA0 (
	.inclk(\reset~input_o ),
	.ena(vcc),
	.outclk(\reset~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset~inputCLKENA0 .clock_type = "global clock";
defparam \reset~inputCLKENA0 .disable_mode = "low";
defparam \reset~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \rd[0]~input (
	.i(rd[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rd[0]~input_o ));
// synopsys translate_off
defparam \rd[0]~input .bus_hold = "false";
defparam \rd[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \rd[2]~input (
	.i(rd[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rd[2]~input_o ));
// synopsys translate_off
defparam \rd[2]~input .bus_hold = "false";
defparam \rd[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \rd[3]~input (
	.i(rd[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rd[3]~input_o ));
// synopsys translate_off
defparam \rd[3]~input .bus_hold = "false";
defparam \rd[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \rd[4]~input (
	.i(rd[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rd[4]~input_o ));
// synopsys translate_off
defparam \rd[4]~input .bus_hold = "false";
defparam \rd[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \rd[1]~input (
	.i(rd[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rd[1]~input_o ));
// synopsys translate_off
defparam \rd[1]~input .bus_hold = "false";
defparam \rd[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \RegWrite~input (
	.i(RegWrite),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RegWrite~input_o ));
// synopsys translate_off
defparam \RegWrite~input .bus_hold = "false";
defparam \RegWrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N45
cyclonev_lcell_comb \reg_bank|Decoder0~18 (
// Equation(s):
// \reg_bank|Decoder0~18_combout  = ( \rd[1]~input_o  & ( \RegWrite~input_o  & ( (!\rd[0]~input_o  & (!\rd[2]~input_o  & (\rd[3]~input_o  & !\rd[4]~input_o ))) ) ) )

	.dataa(!\rd[0]~input_o ),
	.datab(!\rd[2]~input_o ),
	.datac(!\rd[3]~input_o ),
	.datad(!\rd[4]~input_o ),
	.datae(!\rd[1]~input_o ),
	.dataf(!\RegWrite~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~18 .extended_lut = "off";
defparam \reg_bank|Decoder0~18 .lut_mask = 64'h0000000000000800;
defparam \reg_bank|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N14
dffeas \reg_bank|registers[10][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N27
cyclonev_lcell_comb \reg_bank|Decoder0~17 (
// Equation(s):
// \reg_bank|Decoder0~17_combout  = ( \rd[0]~input_o  & ( !\rd[2]~input_o  & ( (!\rd[4]~input_o  & (\RegWrite~input_o  & (!\rd[1]~input_o  & \rd[3]~input_o ))) ) ) )

	.dataa(!\rd[4]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[1]~input_o ),
	.datad(!\rd[3]~input_o ),
	.datae(!\rd[0]~input_o ),
	.dataf(!\rd[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~17 .extended_lut = "off";
defparam \reg_bank|Decoder0~17 .lut_mask = 64'h0000002000000000;
defparam \reg_bank|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N29
dffeas \reg_bank|registers[9][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \reg_bank|Decoder0~19 (
// Equation(s):
// \reg_bank|Decoder0~19_combout  = ( !\rd[2]~input_o  & ( !\rd[4]~input_o  & ( (\rd[3]~input_o  & (\RegWrite~input_o  & (\rd[0]~input_o  & \rd[1]~input_o ))) ) ) )

	.dataa(!\rd[3]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[0]~input_o ),
	.datad(!\rd[1]~input_o ),
	.datae(!\rd[2]~input_o ),
	.dataf(!\rd[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~19 .extended_lut = "off";
defparam \reg_bank|Decoder0~19 .lut_mask = 64'h0001000000000000;
defparam \reg_bank|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N20
dffeas \reg_bank|registers[11][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N15
cyclonev_lcell_comb \reg_bank|Mux63~5 (
// Equation(s):
// \reg_bank|Mux63~5_combout  = ( \reg_bank|registers[9][0]~q  & ( \reg_bank|registers[11][0]~q  & ( ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][0]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][0]~q ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[9][0]~q  & ( \reg_bank|registers[11][0]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[8][0]~q )))) # (\rs2[1]~input_o  & (((\reg_bank|registers[10][0]~q )) # (\rs2[0]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[9][0]~q  & ( !\reg_bank|registers[11][0]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[8][0]~q )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[10][0]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][0]~q  & ( !\reg_bank|registers[11][0]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][0]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][0]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[10][0]~q ),
	.datad(!\reg_bank|registers[8][0]~q ),
	.datae(!\reg_bank|registers[9][0]~q ),
	.dataf(!\reg_bank|registers[11][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux63~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux63~5 .extended_lut = "off";
defparam \reg_bank|Mux63~5 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg_bank|Mux63~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N9
cyclonev_lcell_comb \reg_bank|registers[4][0]~feeder (
// Equation(s):
// \reg_bank|registers[4][0]~feeder_combout  = ( \ULA|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[4][0]~feeder .extended_lut = "off";
defparam \reg_bank|registers[4][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \reg_bank|Decoder0~24 (
// Equation(s):
// \reg_bank|Decoder0~24_combout  = ( !\rd[3]~input_o  & ( !\rd[0]~input_o  & ( (\RegWrite~input_o  & (\rd[2]~input_o  & (!\rd[4]~input_o  & !\rd[1]~input_o ))) ) ) )

	.dataa(!\RegWrite~input_o ),
	.datab(!\rd[2]~input_o ),
	.datac(!\rd[4]~input_o ),
	.datad(!\rd[1]~input_o ),
	.datae(!\rd[3]~input_o ),
	.dataf(!\rd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~24 .extended_lut = "off";
defparam \reg_bank|Decoder0~24 .lut_mask = 64'h1000000000000000;
defparam \reg_bank|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N11
dffeas \reg_bank|registers[4][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N24
cyclonev_lcell_comb \reg_bank|registers[5][0]~feeder (
// Equation(s):
// \reg_bank|registers[5][0]~feeder_combout  = ( \ULA|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[5][0]~feeder .extended_lut = "off";
defparam \reg_bank|registers[5][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \reg_bank|Decoder0~25 (
// Equation(s):
// \reg_bank|Decoder0~25_combout  = ( \rd[0]~input_o  & ( !\rd[1]~input_o  & ( (\rd[2]~input_o  & (!\rd[3]~input_o  & (!\rd[4]~input_o  & \RegWrite~input_o ))) ) ) )

	.dataa(!\rd[2]~input_o ),
	.datab(!\rd[3]~input_o ),
	.datac(!\rd[4]~input_o ),
	.datad(!\RegWrite~input_o ),
	.datae(!\rd[0]~input_o ),
	.dataf(!\rd[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~25 .extended_lut = "off";
defparam \reg_bank|Decoder0~25 .lut_mask = 64'h0000004000000000;
defparam \reg_bank|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N26
dffeas \reg_bank|registers[5][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N48
cyclonev_lcell_comb \reg_bank|registers[7][0]~feeder (
// Equation(s):
// \reg_bank|registers[7][0]~feeder_combout  = ( \ULA|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[7][0]~feeder .extended_lut = "off";
defparam \reg_bank|registers[7][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \reg_bank|Decoder0~27 (
// Equation(s):
// \reg_bank|Decoder0~27_combout  = ( !\rd[3]~input_o  & ( \rd[1]~input_o  & ( (\rd[0]~input_o  & (\rd[2]~input_o  & (!\rd[4]~input_o  & \RegWrite~input_o ))) ) ) )

	.dataa(!\rd[0]~input_o ),
	.datab(!\rd[2]~input_o ),
	.datac(!\rd[4]~input_o ),
	.datad(!\RegWrite~input_o ),
	.datae(!\rd[3]~input_o ),
	.dataf(!\rd[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~27 .extended_lut = "off";
defparam \reg_bank|Decoder0~27 .lut_mask = 64'h0000000000100000;
defparam \reg_bank|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N50
dffeas \reg_bank|registers[7][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N33
cyclonev_lcell_comb \reg_bank|Decoder0~26 (
// Equation(s):
// \reg_bank|Decoder0~26_combout  = ( \rd[1]~input_o  & ( !\rd[0]~input_o  & ( (\rd[2]~input_o  & (!\rd[3]~input_o  & (\RegWrite~input_o  & !\rd[4]~input_o ))) ) ) )

	.dataa(!\rd[2]~input_o ),
	.datab(!\rd[3]~input_o ),
	.datac(!\RegWrite~input_o ),
	.datad(!\rd[4]~input_o ),
	.datae(!\rd[1]~input_o ),
	.dataf(!\rd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~26 .extended_lut = "off";
defparam \reg_bank|Decoder0~26 .lut_mask = 64'h0000040000000000;
defparam \reg_bank|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N50
dffeas \reg_bank|registers[6][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N51
cyclonev_lcell_comb \reg_bank|Mux63~7 (
// Equation(s):
// \reg_bank|Mux63~7_combout  = ( \reg_bank|registers[7][0]~q  & ( \reg_bank|registers[6][0]~q  & ( ((!\rs2[0]~input_o  & (\reg_bank|registers[4][0]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[5][0]~q )))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[7][0]~q  & ( \reg_bank|registers[6][0]~q  & ( (!\rs2[0]~input_o  & (((\reg_bank|registers[4][0]~q )) # (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|registers[5][0]~q )))) ) ) ) # ( 
// \reg_bank|registers[7][0]~q  & ( !\reg_bank|registers[6][0]~q  & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|registers[4][0]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][0]~q )) # (\rs2[1]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[7][0]~q  & ( !\reg_bank|registers[6][0]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[4][0]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[5][0]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[4][0]~q ),
	.datad(!\reg_bank|registers[5][0]~q ),
	.datae(!\reg_bank|registers[7][0]~q ),
	.dataf(!\reg_bank|registers[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux63~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux63~7 .extended_lut = "off";
defparam \reg_bank|Mux63~7 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux63~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N54
cyclonev_lcell_comb \reg_bank|Decoder0~30 (
// Equation(s):
// \reg_bank|Decoder0~30_combout  = ( !\rd[3]~input_o  & ( \rd[0]~input_o  & ( (!\rd[4]~input_o  & (!\rd[2]~input_o  & (\RegWrite~input_o  & \rd[1]~input_o ))) ) ) )

	.dataa(!\rd[4]~input_o ),
	.datab(!\rd[2]~input_o ),
	.datac(!\RegWrite~input_o ),
	.datad(!\rd[1]~input_o ),
	.datae(!\rd[3]~input_o ),
	.dataf(!\rd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~30 .extended_lut = "off";
defparam \reg_bank|Decoder0~30 .lut_mask = 64'h0000000000080000;
defparam \reg_bank|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N35
dffeas \reg_bank|registers[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N15
cyclonev_lcell_comb \reg_bank|Decoder0~28 (
// Equation(s):
// \reg_bank|Decoder0~28_combout  = ( !\rd[4]~input_o  & ( !\rd[1]~input_o  & ( (\rd[0]~input_o  & (!\rd[2]~input_o  & (\RegWrite~input_o  & !\rd[3]~input_o ))) ) ) )

	.dataa(!\rd[0]~input_o ),
	.datab(!\rd[2]~input_o ),
	.datac(!\RegWrite~input_o ),
	.datad(!\rd[3]~input_o ),
	.datae(!\rd[4]~input_o ),
	.dataf(!\rd[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~28 .extended_lut = "off";
defparam \reg_bank|Decoder0~28 .lut_mask = 64'h0400000000000000;
defparam \reg_bank|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \reg_bank|registers[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \reg_bank|Decoder0~29 (
// Equation(s):
// \reg_bank|Decoder0~29_combout  = ( \rd[1]~input_o  & ( \RegWrite~input_o  & ( (!\rd[2]~input_o  & (!\rd[3]~input_o  & (!\rd[4]~input_o  & !\rd[0]~input_o ))) ) ) )

	.dataa(!\rd[2]~input_o ),
	.datab(!\rd[3]~input_o ),
	.datac(!\rd[4]~input_o ),
	.datad(!\rd[0]~input_o ),
	.datae(!\rd[1]~input_o ),
	.dataf(!\RegWrite~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~29 .extended_lut = "off";
defparam \reg_bank|Decoder0~29 .lut_mask = 64'h0000000000008000;
defparam \reg_bank|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N26
dffeas \reg_bank|registers[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N36
cyclonev_lcell_comb \reg_bank|Mux63~8 (
// Equation(s):
// \reg_bank|Mux63~8_combout  = ( \reg_bank|registers[2][0]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o )) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[1][0]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[3][0]~q )))) ) ) # ( 
// !\reg_bank|registers[2][0]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[1][0]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[3][0]~q )))) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[3][0]~q ),
	.datad(!\reg_bank|registers[1][0]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux63~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux63~8 .extended_lut = "off";
defparam \reg_bank|Mux63~8 .lut_mask = 64'h0145014523672367;
defparam \reg_bank|Mux63~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N39
cyclonev_lcell_comb \reg_bank|registers[13][0]~feeder (
// Equation(s):
// \reg_bank|registers[13][0]~feeder_combout  = ( \ULA|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[13][0]~feeder .extended_lut = "off";
defparam \reg_bank|registers[13][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \reg_bank|Decoder0~21 (
// Equation(s):
// \reg_bank|Decoder0~21_combout  = ( \rd[0]~input_o  & ( !\rd[1]~input_o  & ( (\rd[2]~input_o  & (\rd[3]~input_o  & (!\rd[4]~input_o  & \RegWrite~input_o ))) ) ) )

	.dataa(!\rd[2]~input_o ),
	.datab(!\rd[3]~input_o ),
	.datac(!\rd[4]~input_o ),
	.datad(!\RegWrite~input_o ),
	.datae(!\rd[0]~input_o ),
	.dataf(!\rd[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~21 .extended_lut = "off";
defparam \reg_bank|Decoder0~21 .lut_mask = 64'h0000001000000000;
defparam \reg_bank|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N41
dffeas \reg_bank|registers[13][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \reg_bank|Decoder0~22 (
// Equation(s):
// \reg_bank|Decoder0~22_combout  = ( \rd[1]~input_o  & ( !\rd[0]~input_o  & ( (\rd[2]~input_o  & (\rd[3]~input_o  & (\RegWrite~input_o  & !\rd[4]~input_o ))) ) ) )

	.dataa(!\rd[2]~input_o ),
	.datab(!\rd[3]~input_o ),
	.datac(!\RegWrite~input_o ),
	.datad(!\rd[4]~input_o ),
	.datae(!\rd[1]~input_o ),
	.dataf(!\rd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~22 .extended_lut = "off";
defparam \reg_bank|Decoder0~22 .lut_mask = 64'h0000010000000000;
defparam \reg_bank|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N14
dffeas \reg_bank|registers[14][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N51
cyclonev_lcell_comb \reg_bank|registers[12][0]~feeder (
// Equation(s):
// \reg_bank|registers[12][0]~feeder_combout  = ( \ULA|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][0]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \reg_bank|Decoder0~20 (
// Equation(s):
// \reg_bank|Decoder0~20_combout  = ( \rd[2]~input_o  & ( !\rd[0]~input_o  & ( (!\rd[4]~input_o  & (\RegWrite~input_o  & (\rd[3]~input_o  & !\rd[1]~input_o ))) ) ) )

	.dataa(!\rd[4]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[3]~input_o ),
	.datad(!\rd[1]~input_o ),
	.datae(!\rd[2]~input_o ),
	.dataf(!\rd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~20 .extended_lut = "off";
defparam \reg_bank|Decoder0~20 .lut_mask = 64'h0000020000000000;
defparam \reg_bank|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N52
dffeas \reg_bank|registers[12][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N9
cyclonev_lcell_comb \reg_bank|Decoder0~23 (
// Equation(s):
// \reg_bank|Decoder0~23_combout  = ( !\rd[4]~input_o  & ( \rd[2]~input_o  & ( (\rd[3]~input_o  & (\RegWrite~input_o  & (\rd[1]~input_o  & \rd[0]~input_o ))) ) ) )

	.dataa(!\rd[3]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[1]~input_o ),
	.datad(!\rd[0]~input_o ),
	.datae(!\rd[4]~input_o ),
	.dataf(!\rd[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~23 .extended_lut = "off";
defparam \reg_bank|Decoder0~23 .lut_mask = 64'h0000000000010000;
defparam \reg_bank|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N50
dffeas \reg_bank|registers[15][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N0
cyclonev_lcell_comb \reg_bank|Mux63~6 (
// Equation(s):
// \reg_bank|Mux63~6_combout  = ( \reg_bank|registers[12][0]~q  & ( \reg_bank|registers[15][0]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|registers[14][0]~q )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o )) # (\reg_bank|registers[13][0]~q 
// ))) ) ) ) # ( !\reg_bank|registers[12][0]~q  & ( \reg_bank|registers[15][0]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o  & \reg_bank|registers[14][0]~q )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o )) # (\reg_bank|registers[13][0]~q ))) ) ) ) # ( 
// \reg_bank|registers[12][0]~q  & ( !\reg_bank|registers[15][0]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|registers[14][0]~q )))) # (\rs2[0]~input_o  & (\reg_bank|registers[13][0]~q  & (!\rs2[1]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[12][0]~q  & ( !\reg_bank|registers[15][0]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o  & \reg_bank|registers[14][0]~q )))) # (\rs2[0]~input_o  & (\reg_bank|registers[13][0]~q  & (!\rs2[1]~input_o ))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[13][0]~q ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[14][0]~q ),
	.datae(!\reg_bank|registers[12][0]~q ),
	.dataf(!\reg_bank|registers[15][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux63~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux63~6 .extended_lut = "off";
defparam \reg_bank|Mux63~6 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \reg_bank|Mux63~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N21
cyclonev_lcell_comb \reg_bank|Mux63~9 (
// Equation(s):
// \reg_bank|Mux63~9_combout  = ( \reg_bank|Mux63~8_combout  & ( \reg_bank|Mux63~6_combout  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux63~7_combout )))) # (\rs2[3]~input_o  & (((\reg_bank|Mux63~5_combout )) # (\rs2[2]~input_o ))) ) ) ) # 
// ( !\reg_bank|Mux63~8_combout  & ( \reg_bank|Mux63~6_combout  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|Mux63~7_combout )))) # (\rs2[3]~input_o  & (((\reg_bank|Mux63~5_combout )) # (\rs2[2]~input_o ))) ) ) ) # ( \reg_bank|Mux63~8_combout  & 
// ( !\reg_bank|Mux63~6_combout  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux63~7_combout )))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|Mux63~5_combout ))) ) ) ) # ( !\reg_bank|Mux63~8_combout  & ( !\reg_bank|Mux63~6_combout  
// & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|Mux63~7_combout )))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|Mux63~5_combout ))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux63~5_combout ),
	.datad(!\reg_bank|Mux63~7_combout ),
	.datae(!\reg_bank|Mux63~8_combout ),
	.dataf(!\reg_bank|Mux63~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux63~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux63~9 .extended_lut = "off";
defparam \reg_bank|Mux63~9 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_bank|Mux63~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \rs2[4]~input (
	.i(rs2[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rs2[4]~input_o ));
// synopsys translate_off
defparam \rs2[4]~input .bus_hold = "false";
defparam \rs2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N45
cyclonev_lcell_comb \reg_bank|Decoder0~14 (
// Equation(s):
// \reg_bank|Decoder0~14_combout  = ( !\rd[2]~input_o  & ( \rd[0]~input_o  & ( (\rd[1]~input_o  & (\RegWrite~input_o  & (\rd[3]~input_o  & \rd[4]~input_o ))) ) ) )

	.dataa(!\rd[1]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[3]~input_o ),
	.datad(!\rd[4]~input_o ),
	.datae(!\rd[2]~input_o ),
	.dataf(!\rd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~14 .extended_lut = "off";
defparam \reg_bank|Decoder0~14 .lut_mask = 64'h0000000000010000;
defparam \reg_bank|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N20
dffeas \reg_bank|registers[27][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N27
cyclonev_lcell_comb \reg_bank|registers[31][0]~feeder (
// Equation(s):
// \reg_bank|registers[31][0]~feeder_combout  = ( \ULA|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[31][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[31][0]~feeder .extended_lut = "off";
defparam \reg_bank|registers[31][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[31][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \reg_bank|Decoder0~15 (
// Equation(s):
// \reg_bank|Decoder0~15_combout  = ( \rd[3]~input_o  & ( \rd[0]~input_o  & ( (\rd[4]~input_o  & (\rd[2]~input_o  & (\RegWrite~input_o  & \rd[1]~input_o ))) ) ) )

	.dataa(!\rd[4]~input_o ),
	.datab(!\rd[2]~input_o ),
	.datac(!\RegWrite~input_o ),
	.datad(!\rd[1]~input_o ),
	.datae(!\rd[3]~input_o ),
	.dataf(!\rd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~15 .extended_lut = "off";
defparam \reg_bank|Decoder0~15 .lut_mask = 64'h0000000000000001;
defparam \reg_bank|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \reg_bank|registers[31][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[31][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \reg_bank|Decoder0~13 (
// Equation(s):
// \reg_bank|Decoder0~13_combout  = ( !\rd[3]~input_o  & ( \rd[1]~input_o  & ( (\rd[4]~input_o  & (\RegWrite~input_o  & (\rd[2]~input_o  & \rd[0]~input_o ))) ) ) )

	.dataa(!\rd[4]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[2]~input_o ),
	.datad(!\rd[0]~input_o ),
	.datae(!\rd[3]~input_o ),
	.dataf(!\rd[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~13 .extended_lut = "off";
defparam \reg_bank|Decoder0~13 .lut_mask = 64'h0000000000010000;
defparam \reg_bank|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \reg_bank|registers[23][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N39
cyclonev_lcell_comb \reg_bank|registers[19][0]~feeder (
// Equation(s):
// \reg_bank|registers[19][0]~feeder_combout  = ( \ULA|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[19][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[19][0]~feeder .extended_lut = "off";
defparam \reg_bank|registers[19][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[19][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N33
cyclonev_lcell_comb \reg_bank|Decoder0~12 (
// Equation(s):
// \reg_bank|Decoder0~12_combout  = ( \rd[1]~input_o  & ( \rd[0]~input_o  & ( (\rd[4]~input_o  & (!\rd[3]~input_o  & (!\rd[2]~input_o  & \RegWrite~input_o ))) ) ) )

	.dataa(!\rd[4]~input_o ),
	.datab(!\rd[3]~input_o ),
	.datac(!\rd[2]~input_o ),
	.datad(!\RegWrite~input_o ),
	.datae(!\rd[1]~input_o ),
	.dataf(!\rd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~12 .extended_lut = "off";
defparam \reg_bank|Decoder0~12 .lut_mask = 64'h0000000000000040;
defparam \reg_bank|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N41
dffeas \reg_bank|registers[19][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[19][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N12
cyclonev_lcell_comb \reg_bank|Mux63~3 (
// Equation(s):
// \reg_bank|Mux63~3_combout  = ( \reg_bank|registers[23][0]~q  & ( \reg_bank|registers[19][0]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[27][0]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][0]~q )))) ) ) ) # ( 
// !\reg_bank|registers[23][0]~q  & ( \reg_bank|registers[19][0]~q  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[27][0]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][0]~q ))))) ) ) 
// ) # ( \reg_bank|registers[23][0]~q  & ( !\reg_bank|registers[19][0]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[27][0]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][0]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[23][0]~q  & ( !\reg_bank|registers[19][0]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[27][0]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][0]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[27][0]~q ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[31][0]~q ),
	.datad(!\rs2[2]~input_o ),
	.datae(!\reg_bank|registers[23][0]~q ),
	.dataf(!\reg_bank|registers[19][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux63~3 .extended_lut = "off";
defparam \reg_bank|Mux63~3 .lut_mask = 64'h110311CFDD03DDCF;
defparam \reg_bank|Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \reg_bank|Decoder0~6 (
// Equation(s):
// \reg_bank|Decoder0~6_combout  = ( \rd[3]~input_o  & ( !\rd[2]~input_o  & ( (\rd[4]~input_o  & (\RegWrite~input_o  & (!\rd[1]~input_o  & \rd[0]~input_o ))) ) ) )

	.dataa(!\rd[4]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[1]~input_o ),
	.datad(!\rd[0]~input_o ),
	.datae(!\rd[3]~input_o ),
	.dataf(!\rd[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~6 .extended_lut = "off";
defparam \reg_bank|Decoder0~6 .lut_mask = 64'h0000001000000000;
defparam \reg_bank|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N32
dffeas \reg_bank|registers[25][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \reg_bank|Decoder0~7 (
// Equation(s):
// \reg_bank|Decoder0~7_combout  = ( !\rd[1]~input_o  & ( \rd[3]~input_o  & ( (\rd[4]~input_o  & (\RegWrite~input_o  & (\rd[0]~input_o  & \rd[2]~input_o ))) ) ) )

	.dataa(!\rd[4]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[0]~input_o ),
	.datad(!\rd[2]~input_o ),
	.datae(!\rd[1]~input_o ),
	.dataf(!\rd[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~7 .extended_lut = "off";
defparam \reg_bank|Decoder0~7 .lut_mask = 64'h0000000000010000;
defparam \reg_bank|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N56
dffeas \reg_bank|registers[29][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \reg_bank|Decoder0~4 (
// Equation(s):
// \reg_bank|Decoder0~4_combout  = ( !\rd[2]~input_o  & ( \rd[0]~input_o  & ( (!\rd[1]~input_o  & (\RegWrite~input_o  & (\rd[4]~input_o  & !\rd[3]~input_o ))) ) ) )

	.dataa(!\rd[1]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[4]~input_o ),
	.datad(!\rd[3]~input_o ),
	.datae(!\rd[2]~input_o ),
	.dataf(!\rd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~4 .extended_lut = "off";
defparam \reg_bank|Decoder0~4 .lut_mask = 64'h0000000002000000;
defparam \reg_bank|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \reg_bank|registers[17][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N51
cyclonev_lcell_comb \reg_bank|registers[21][0]~feeder (
// Equation(s):
// \reg_bank|registers[21][0]~feeder_combout  = ( \ULA|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][0]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \reg_bank|Decoder0~5 (
// Equation(s):
// \reg_bank|Decoder0~5_combout  = ( \rd[2]~input_o  & ( !\rd[3]~input_o  & ( (\rd[4]~input_o  & (\RegWrite~input_o  & (\rd[0]~input_o  & !\rd[1]~input_o ))) ) ) )

	.dataa(!\rd[4]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[0]~input_o ),
	.datad(!\rd[1]~input_o ),
	.datae(!\rd[2]~input_o ),
	.dataf(!\rd[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~5 .extended_lut = "off";
defparam \reg_bank|Decoder0~5 .lut_mask = 64'h0000010000000000;
defparam \reg_bank|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N52
dffeas \reg_bank|registers[21][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N57
cyclonev_lcell_comb \reg_bank|Mux63~1 (
// Equation(s):
// \reg_bank|Mux63~1_combout  = ( \reg_bank|registers[17][0]~q  & ( \reg_bank|registers[21][0]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[25][0]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[29][0]~q )))) ) ) ) # ( 
// !\reg_bank|registers[17][0]~q  & ( \reg_bank|registers[21][0]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & (\reg_bank|registers[25][0]~q ))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[29][0]~q )))) ) ) ) # ( 
// \reg_bank|registers[17][0]~q  & ( !\reg_bank|registers[21][0]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[25][0]~q )))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[29][0]~q )))) ) ) ) # ( 
// !\reg_bank|registers[17][0]~q  & ( !\reg_bank|registers[21][0]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[25][0]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[29][0]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[25][0]~q ),
	.datad(!\reg_bank|registers[29][0]~q ),
	.datae(!\reg_bank|registers[17][0]~q ),
	.dataf(!\reg_bank|registers[21][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux63~1 .extended_lut = "off";
defparam \reg_bank|Mux63~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N3
cyclonev_lcell_comb \reg_bank|Decoder0~8 (
// Equation(s):
// \reg_bank|Decoder0~8_combout  = ( \RegWrite~input_o  & ( \rd[4]~input_o  & ( (\rd[1]~input_o  & (!\rd[3]~input_o  & (!\rd[2]~input_o  & !\rd[0]~input_o ))) ) ) )

	.dataa(!\rd[1]~input_o ),
	.datab(!\rd[3]~input_o ),
	.datac(!\rd[2]~input_o ),
	.datad(!\rd[0]~input_o ),
	.datae(!\RegWrite~input_o ),
	.dataf(!\rd[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~8 .extended_lut = "off";
defparam \reg_bank|Decoder0~8 .lut_mask = 64'h0000000000004000;
defparam \reg_bank|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N59
dffeas \reg_bank|registers[18][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \reg_bank|Decoder0~9 (
// Equation(s):
// \reg_bank|Decoder0~9_combout  = ( \RegWrite~input_o  & ( \rd[4]~input_o  & ( (!\rd[3]~input_o  & (\rd[2]~input_o  & (!\rd[0]~input_o  & \rd[1]~input_o ))) ) ) )

	.dataa(!\rd[3]~input_o ),
	.datab(!\rd[2]~input_o ),
	.datac(!\rd[0]~input_o ),
	.datad(!\rd[1]~input_o ),
	.datae(!\RegWrite~input_o ),
	.dataf(!\rd[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~9 .extended_lut = "off";
defparam \reg_bank|Decoder0~9 .lut_mask = 64'h0000000000000020;
defparam \reg_bank|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N23
dffeas \reg_bank|registers[22][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N48
cyclonev_lcell_comb \reg_bank|Decoder0~11 (
// Equation(s):
// \reg_bank|Decoder0~11_combout  = ( \rd[2]~input_o  & ( !\rd[0]~input_o  & ( (\rd[4]~input_o  & (\RegWrite~input_o  & (\rd[1]~input_o  & \rd[3]~input_o ))) ) ) )

	.dataa(!\rd[4]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[1]~input_o ),
	.datad(!\rd[3]~input_o ),
	.datae(!\rd[2]~input_o ),
	.dataf(!\rd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~11 .extended_lut = "off";
defparam \reg_bank|Decoder0~11 .lut_mask = 64'h0000000100000000;
defparam \reg_bank|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N38
dffeas \reg_bank|registers[30][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \reg_bank|Decoder0~10 (
// Equation(s):
// \reg_bank|Decoder0~10_combout  = ( \RegWrite~input_o  & ( \rd[4]~input_o  & ( (\rd[3]~input_o  & (!\rd[2]~input_o  & (!\rd[0]~input_o  & \rd[1]~input_o ))) ) ) )

	.dataa(!\rd[3]~input_o ),
	.datab(!\rd[2]~input_o ),
	.datac(!\rd[0]~input_o ),
	.datad(!\rd[1]~input_o ),
	.datae(!\RegWrite~input_o ),
	.dataf(!\rd[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~10 .extended_lut = "off";
defparam \reg_bank|Decoder0~10 .lut_mask = 64'h0000000000000040;
defparam \reg_bank|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N2
dffeas \reg_bank|registers[26][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N39
cyclonev_lcell_comb \reg_bank|Mux63~2 (
// Equation(s):
// \reg_bank|Mux63~2_combout  = ( \reg_bank|registers[30][0]~q  & ( \reg_bank|registers[26][0]~q  & ( ((!\rs2[2]~input_o  & (\reg_bank|registers[18][0]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[22][0]~q )))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[30][0]~q  & ( \reg_bank|registers[26][0]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[18][0]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[22][0]~q ))))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o )) ) ) ) # 
// ( \reg_bank|registers[30][0]~q  & ( !\reg_bank|registers[26][0]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[18][0]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[22][0]~q ))))) # (\rs2[3]~input_o  & (\rs2[2]~input_o )) ) ) ) # 
// ( !\reg_bank|registers[30][0]~q  & ( !\reg_bank|registers[26][0]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[18][0]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[22][0]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[18][0]~q ),
	.datad(!\reg_bank|registers[22][0]~q ),
	.datae(!\reg_bank|registers[30][0]~q ),
	.dataf(!\reg_bank|registers[26][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux63~2 .extended_lut = "off";
defparam \reg_bank|Mux63~2 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_bank|Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N51
cyclonev_lcell_comb \reg_bank|registers[16][0]~feeder (
// Equation(s):
// \reg_bank|registers[16][0]~feeder_combout  = ( \ULA|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[16][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[16][0]~feeder .extended_lut = "off";
defparam \reg_bank|registers[16][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[16][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \reg_bank|Decoder0~0 (
// Equation(s):
// \reg_bank|Decoder0~0_combout  = ( \rd[4]~input_o  & ( !\rd[3]~input_o  & ( (!\rd[0]~input_o  & (\RegWrite~input_o  & (!\rd[1]~input_o  & !\rd[2]~input_o ))) ) ) )

	.dataa(!\rd[0]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[1]~input_o ),
	.datad(!\rd[2]~input_o ),
	.datae(!\rd[4]~input_o ),
	.dataf(!\rd[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~0 .extended_lut = "off";
defparam \reg_bank|Decoder0~0 .lut_mask = 64'h0000200000000000;
defparam \reg_bank|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N53
dffeas \reg_bank|registers[16][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N57
cyclonev_lcell_comb \reg_bank|registers[20][0]~feeder (
// Equation(s):
// \reg_bank|registers[20][0]~feeder_combout  = ( \ULA|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][0]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \reg_bank|Decoder0~1 (
// Equation(s):
// \reg_bank|Decoder0~1_combout  = ( !\rd[0]~input_o  & ( \rd[2]~input_o  & ( (!\rd[1]~input_o  & (\RegWrite~input_o  & (!\rd[3]~input_o  & \rd[4]~input_o ))) ) ) )

	.dataa(!\rd[1]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[3]~input_o ),
	.datad(!\rd[4]~input_o ),
	.datae(!\rd[0]~input_o ),
	.dataf(!\rd[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~1 .extended_lut = "off";
defparam \reg_bank|Decoder0~1 .lut_mask = 64'h0000000000200000;
defparam \reg_bank|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N59
dffeas \reg_bank|registers[20][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N15
cyclonev_lcell_comb \reg_bank|Decoder0~3 (
// Equation(s):
// \reg_bank|Decoder0~3_combout  = ( \rd[4]~input_o  & ( \rd[2]~input_o  & ( (\rd[3]~input_o  & (\RegWrite~input_o  & (!\rd[1]~input_o  & !\rd[0]~input_o ))) ) ) )

	.dataa(!\rd[3]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[1]~input_o ),
	.datad(!\rd[0]~input_o ),
	.datae(!\rd[4]~input_o ),
	.dataf(!\rd[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~3 .extended_lut = "off";
defparam \reg_bank|Decoder0~3 .lut_mask = 64'h0000000000001000;
defparam \reg_bank|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N50
dffeas \reg_bank|registers[28][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N39
cyclonev_lcell_comb \reg_bank|Decoder0~2 (
// Equation(s):
// \reg_bank|Decoder0~2_combout  = ( \rd[3]~input_o  & ( \rd[4]~input_o  & ( (!\rd[1]~input_o  & (!\rd[2]~input_o  & (\RegWrite~input_o  & !\rd[0]~input_o ))) ) ) )

	.dataa(!\rd[1]~input_o ),
	.datab(!\rd[2]~input_o ),
	.datac(!\RegWrite~input_o ),
	.datad(!\rd[0]~input_o ),
	.datae(!\rd[3]~input_o ),
	.dataf(!\rd[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~2 .extended_lut = "off";
defparam \reg_bank|Decoder0~2 .lut_mask = 64'h0000000000000800;
defparam \reg_bank|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N38
dffeas \reg_bank|registers[24][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N30
cyclonev_lcell_comb \reg_bank|Mux63~0 (
// Equation(s):
// \reg_bank|Mux63~0_combout  = ( \reg_bank|registers[28][0]~q  & ( \reg_bank|registers[24][0]~q  & ( ((!\rs2[2]~input_o  & (\reg_bank|registers[16][0]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[20][0]~q )))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[28][0]~q  & ( \reg_bank|registers[24][0]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[16][0]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[20][0]~q ))))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o )) ) ) ) # 
// ( \reg_bank|registers[28][0]~q  & ( !\reg_bank|registers[24][0]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[16][0]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[20][0]~q ))))) # (\rs2[3]~input_o  & (\rs2[2]~input_o )) ) ) ) # 
// ( !\reg_bank|registers[28][0]~q  & ( !\reg_bank|registers[24][0]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[16][0]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[20][0]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[16][0]~q ),
	.datad(!\reg_bank|registers[20][0]~q ),
	.datae(!\reg_bank|registers[28][0]~q ),
	.dataf(!\reg_bank|registers[24][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux63~0 .extended_lut = "off";
defparam \reg_bank|Mux63~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_bank|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N0
cyclonev_lcell_comb \reg_bank|Mux63~4 (
// Equation(s):
// \reg_bank|Mux63~4_combout  = ( \reg_bank|Mux63~2_combout  & ( \reg_bank|Mux63~0_combout  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & ((\reg_bank|Mux63~1_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux63~3_combout ))) ) ) ) # ( 
// !\reg_bank|Mux63~2_combout  & ( \reg_bank|Mux63~0_combout  & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o )) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux63~1_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux63~3_combout )))) ) ) ) # ( 
// \reg_bank|Mux63~2_combout  & ( !\reg_bank|Mux63~0_combout  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o )) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux63~1_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux63~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux63~2_combout  & ( !\reg_bank|Mux63~0_combout  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux63~1_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux63~3_combout )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux63~3_combout ),
	.datad(!\reg_bank|Mux63~1_combout ),
	.datae(!\reg_bank|Mux63~2_combout ),
	.dataf(!\reg_bank|Mux63~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux63~4 .extended_lut = "off";
defparam \reg_bank|Mux63~4 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_bank|Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N18
cyclonev_lcell_comb \reg_bank|Mux63~10 (
// Equation(s):
// \reg_bank|Mux63~10_combout  = ( \rs2[4]~input_o  & ( \reg_bank|Mux63~4_combout  ) ) # ( !\rs2[4]~input_o  & ( \reg_bank|Mux63~4_combout  & ( \reg_bank|Mux63~9_combout  ) ) ) # ( !\rs2[4]~input_o  & ( !\reg_bank|Mux63~4_combout  & ( 
// \reg_bank|Mux63~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_bank|Mux63~9_combout ),
	.datae(!\rs2[4]~input_o ),
	.dataf(!\reg_bank|Mux63~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux63~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux63~10 .extended_lut = "off";
defparam \reg_bank|Mux63~10 .lut_mask = 64'h00FF000000FFFFFF;
defparam \reg_bank|Mux63~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \rs1[1]~input (
	.i(rs1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rs1[1]~input_o ));
// synopsys translate_off
defparam \rs1[1]~input .bus_hold = "false";
defparam \rs1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \rs1[0]~input (
	.i(rs1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rs1[0]~input_o ));
// synopsys translate_off
defparam \rs1[0]~input .bus_hold = "false";
defparam \rs1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \rs1[2]~input (
	.i(rs1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rs1[2]~input_o ));
// synopsys translate_off
defparam \rs1[2]~input .bus_hold = "false";
defparam \rs1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \rs1[3]~input (
	.i(rs1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rs1[3]~input_o ));
// synopsys translate_off
defparam \rs1[3]~input .bus_hold = "false";
defparam \rs1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N33
cyclonev_lcell_comb \reg_bank|Mux31~1 (
// Equation(s):
// \reg_bank|Mux31~1_combout  = ( \reg_bank|registers[17][0]~q  & ( \reg_bank|registers[21][0]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[25][0]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][0]~q )))) ) ) ) # ( 
// !\reg_bank|registers[17][0]~q  & ( \reg_bank|registers[21][0]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[25][0]~q ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[29][0]~q )))) ) ) ) # ( 
// \reg_bank|registers[17][0]~q  & ( !\reg_bank|registers[21][0]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[25][0]~q )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[29][0]~q )))) ) ) ) # ( 
// !\reg_bank|registers[17][0]~q  & ( !\reg_bank|registers[21][0]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[25][0]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][0]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[25][0]~q ),
	.datad(!\reg_bank|registers[29][0]~q ),
	.datae(!\reg_bank|registers[17][0]~q ),
	.dataf(!\reg_bank|registers[21][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux31~1 .extended_lut = "off";
defparam \reg_bank|Mux31~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N39
cyclonev_lcell_comb \reg_bank|Mux31~0 (
// Equation(s):
// \reg_bank|Mux31~0_combout  = ( \reg_bank|registers[16][0]~q  & ( \reg_bank|registers[28][0]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[20][0]~q )))) # (\rs1[3]~input_o  & (((\reg_bank|registers[24][0]~q )) # (\rs1[2]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[16][0]~q  & ( \reg_bank|registers[28][0]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & (\reg_bank|registers[20][0]~q ))) # (\rs1[3]~input_o  & (((\reg_bank|registers[24][0]~q )) # (\rs1[2]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[16][0]~q  & ( !\reg_bank|registers[28][0]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[20][0]~q )))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & ((\reg_bank|registers[24][0]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][0]~q  & ( !\reg_bank|registers[28][0]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & (\reg_bank|registers[20][0]~q ))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & ((\reg_bank|registers[24][0]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[20][0]~q ),
	.datad(!\reg_bank|registers[24][0]~q ),
	.datae(!\reg_bank|registers[16][0]~q ),
	.dataf(!\reg_bank|registers[28][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux31~0 .extended_lut = "off";
defparam \reg_bank|Mux31~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_bank|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N3
cyclonev_lcell_comb \reg_bank|Mux31~2 (
// Equation(s):
// \reg_bank|Mux31~2_combout  = ( \reg_bank|registers[22][0]~q  & ( \reg_bank|registers[30][0]~q  & ( ((!\rs1[3]~input_o  & ((\reg_bank|registers[18][0]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[26][0]~q ))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[22][0]~q  & ( \reg_bank|registers[30][0]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[18][0]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[26][0]~q )))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o )))) ) ) ) 
// # ( \reg_bank|registers[22][0]~q  & ( !\reg_bank|registers[30][0]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[18][0]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[26][0]~q )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[22][0]~q  & ( !\reg_bank|registers[30][0]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[18][0]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[26][0]~q )))) ) ) )

	.dataa(!\reg_bank|registers[26][0]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[18][0]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[22][0]~q ),
	.dataf(!\reg_bank|registers[30][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux31~2 .extended_lut = "off";
defparam \reg_bank|Mux31~2 .lut_mask = 64'h0C443F440C773F77;
defparam \reg_bank|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N21
cyclonev_lcell_comb \reg_bank|Mux31~3 (
// Equation(s):
// \reg_bank|Mux31~3_combout  = ( \reg_bank|registers[23][0]~q  & ( \reg_bank|registers[19][0]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[27][0]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[31][0]~q )))) ) ) ) # ( 
// !\reg_bank|registers[23][0]~q  & ( \reg_bank|registers[19][0]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|registers[27][0]~q ))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o  & \reg_bank|registers[31][0]~q )))) ) ) ) # ( 
// \reg_bank|registers[23][0]~q  & ( !\reg_bank|registers[19][0]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[27][0]~q  & (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # (\reg_bank|registers[31][0]~q )))) ) ) ) # ( 
// !\reg_bank|registers[23][0]~q  & ( !\reg_bank|registers[19][0]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[27][0]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[31][0]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[27][0]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|registers[31][0]~q ),
	.datae(!\reg_bank|registers[23][0]~q ),
	.dataf(!\reg_bank|registers[19][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux31~3 .extended_lut = "off";
defparam \reg_bank|Mux31~3 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_bank|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N24
cyclonev_lcell_comb \reg_bank|Mux31~4 (
// Equation(s):
// \reg_bank|Mux31~4_combout  = ( \reg_bank|Mux31~2_combout  & ( \reg_bank|Mux31~3_combout  & ( ((!\rs1[0]~input_o  & ((\reg_bank|Mux31~0_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux31~1_combout ))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux31~2_combout  & ( \reg_bank|Mux31~3_combout  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|Mux31~0_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux31~1_combout )))) # (\rs1[1]~input_o  & (\rs1[0]~input_o )) ) ) ) # ( 
// \reg_bank|Mux31~2_combout  & ( !\reg_bank|Mux31~3_combout  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|Mux31~0_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux31~1_combout )))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o )) ) ) ) # ( 
// !\reg_bank|Mux31~2_combout  & ( !\reg_bank|Mux31~3_combout  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|Mux31~0_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux31~1_combout )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux31~1_combout ),
	.datad(!\reg_bank|Mux31~0_combout ),
	.datae(!\reg_bank|Mux31~2_combout ),
	.dataf(!\reg_bank|Mux31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux31~4 .extended_lut = "off";
defparam \reg_bank|Mux31~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_bank|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N30
cyclonev_lcell_comb \ULA|Add0~1 (
// Equation(s):
// \ULA|Add0~1_sumout  = SUM(( (!\rs1[4]~input_o  & ((\reg_bank|Mux31~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux31~4_combout )) ) + ( \reg_bank|Mux63~10_combout  ) + ( !VCC ))
// \ULA|Add0~2  = CARRY(( (!\rs1[4]~input_o  & ((\reg_bank|Mux31~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux31~4_combout )) ) + ( \reg_bank|Mux63~10_combout  ) + ( !VCC ))

	.dataa(!\reg_bank|Mux31~4_combout ),
	.datab(!\rs1[4]~input_o ),
	.datac(!\reg_bank|Mux63~10_combout ),
	.datad(!\reg_bank|Mux31~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~1_sumout ),
	.cout(\ULA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~1 .extended_lut = "off";
defparam \ULA|Add0~1 .lut_mask = 64'h0000F0F0000011DD;
defparam \ULA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N33
cyclonev_lcell_comb \ULA|Mux31~0 (
// Equation(s):
// \ULA|Mux31~0_combout  = ( \ULA|Add0~1_sumout  & ( (!\reg_bank|Mux63~10_combout  & ((!\sel[1]~input_o  & (!\sel[0]~input_o )) # (\sel[1]~input_o  & ((\reg_bank|Mux31~10_combout ))))) # (\reg_bank|Mux63~10_combout  & (((!\sel[0]~input_o ) # 
// (\reg_bank|Mux31~10_combout )))) ) ) # ( !\ULA|Add0~1_sumout  & ( (!\reg_bank|Mux63~10_combout  & (\sel[1]~input_o  & ((\reg_bank|Mux31~10_combout )))) # (\reg_bank|Mux63~10_combout  & ((!\sel[0]~input_o  & (\sel[1]~input_o )) # (\sel[0]~input_o  & 
// ((\reg_bank|Mux31~10_combout ))))) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\reg_bank|Mux63~10_combout ),
	.datad(!\reg_bank|Mux31~10_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux31~0 .extended_lut = "off";
defparam \ULA|Mux31~0 .lut_mask = 64'h045704578CDF8CDF;
defparam \ULA|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \reg_bank|Decoder0~16 (
// Equation(s):
// \reg_bank|Decoder0~16_combout  = ( \rd[3]~input_o  & ( !\rd[4]~input_o  & ( (!\rd[0]~input_o  & (\RegWrite~input_o  & (!\rd[2]~input_o  & !\rd[1]~input_o ))) ) ) )

	.dataa(!\rd[0]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\rd[2]~input_o ),
	.datad(!\rd[1]~input_o ),
	.datae(!\rd[3]~input_o ),
	.dataf(!\rd[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Decoder0~16 .extended_lut = "off";
defparam \reg_bank|Decoder0~16 .lut_mask = 64'h0000200000000000;
defparam \reg_bank|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N35
dffeas \reg_bank|registers[8][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][0] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N21
cyclonev_lcell_comb \reg_bank|Mux31~5 (
// Equation(s):
// \reg_bank|Mux31~5_combout  = ( \reg_bank|registers[11][0]~q  & ( \reg_bank|registers[10][0]~q  & ( ((!\rs1[0]~input_o  & (\reg_bank|registers[8][0]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][0]~q )))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[11][0]~q  & ( \reg_bank|registers[10][0]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[8][0]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][0]~q ))))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )))) ) ) ) 
// # ( \reg_bank|registers[11][0]~q  & ( !\reg_bank|registers[10][0]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[8][0]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][0]~q ))))) # (\rs1[1]~input_o  & (((\rs1[0]~input_o )))) ) ) 
// ) # ( !\reg_bank|registers[11][0]~q  & ( !\reg_bank|registers[10][0]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[8][0]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][0]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[8][0]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[9][0]~q ),
	.datae(!\reg_bank|registers[11][0]~q ),
	.dataf(!\reg_bank|registers[10][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux31~5 .extended_lut = "off";
defparam \reg_bank|Mux31~5 .lut_mask = 64'h404C434F707C737F;
defparam \reg_bank|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N27
cyclonev_lcell_comb \reg_bank|Mux31~8 (
// Equation(s):
// \reg_bank|Mux31~8_combout  = ( \reg_bank|registers[3][0]~q  & ( \reg_bank|registers[1][0]~q  & ( ((\rs1[1]~input_o  & \reg_bank|registers[2][0]~q )) # (\rs1[0]~input_o ) ) ) ) # ( !\reg_bank|registers[3][0]~q  & ( \reg_bank|registers[1][0]~q  & ( 
// (!\rs1[0]~input_o  & (\rs1[1]~input_o  & \reg_bank|registers[2][0]~q )) # (\rs1[0]~input_o  & (!\rs1[1]~input_o )) ) ) ) # ( \reg_bank|registers[3][0]~q  & ( !\reg_bank|registers[1][0]~q  & ( (\rs1[1]~input_o  & ((\reg_bank|registers[2][0]~q ) # 
// (\rs1[0]~input_o ))) ) ) ) # ( !\reg_bank|registers[3][0]~q  & ( !\reg_bank|registers[1][0]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & \reg_bank|registers[2][0]~q )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(gnd),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[2][0]~q ),
	.datae(!\reg_bank|registers[3][0]~q ),
	.dataf(!\reg_bank|registers[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux31~8 .extended_lut = "off";
defparam \reg_bank|Mux31~8 .lut_mask = 64'h000A050F505A555F;
defparam \reg_bank|Mux31~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N6
cyclonev_lcell_comb \reg_bank|Mux31~7 (
// Equation(s):
// \reg_bank|Mux31~7_combout  = ( \reg_bank|registers[5][0]~q  & ( \reg_bank|registers[6][0]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o ) # (\reg_bank|registers[4][0]~q )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|registers[7][0]~q ))) 
// ) ) ) # ( !\reg_bank|registers[5][0]~q  & ( \reg_bank|registers[6][0]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[4][0]~q  & !\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|registers[7][0]~q ))) ) ) ) # ( 
// \reg_bank|registers[5][0]~q  & ( !\reg_bank|registers[6][0]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o ) # (\reg_bank|registers[4][0]~q )))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][0]~q  & ((\rs1[0]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[5][0]~q  & ( !\reg_bank|registers[6][0]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[4][0]~q  & !\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][0]~q  & ((\rs1[0]~input_o )))) ) ) )

	.dataa(!\reg_bank|registers[7][0]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[4][0]~q ),
	.datad(!\rs1[0]~input_o ),
	.datae(!\reg_bank|registers[5][0]~q ),
	.dataf(!\reg_bank|registers[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux31~7 .extended_lut = "off";
defparam \reg_bank|Mux31~7 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \reg_bank|Mux31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N51
cyclonev_lcell_comb \reg_bank|Mux31~6 (
// Equation(s):
// \reg_bank|Mux31~6_combout  = ( \rs1[1]~input_o  & ( \reg_bank|registers[14][0]~q  & ( (!\rs1[0]~input_o ) # (\reg_bank|registers[15][0]~q ) ) ) ) # ( !\rs1[1]~input_o  & ( \reg_bank|registers[14][0]~q  & ( (!\rs1[0]~input_o  & 
// (\reg_bank|registers[12][0]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[13][0]~q ))) ) ) ) # ( \rs1[1]~input_o  & ( !\reg_bank|registers[14][0]~q  & ( (\reg_bank|registers[15][0]~q  & \rs1[0]~input_o ) ) ) ) # ( !\rs1[1]~input_o  & ( 
// !\reg_bank|registers[14][0]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[12][0]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[13][0]~q ))) ) ) )

	.dataa(!\reg_bank|registers[15][0]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[12][0]~q ),
	.datad(!\reg_bank|registers[13][0]~q ),
	.datae(!\rs1[1]~input_o ),
	.dataf(!\reg_bank|registers[14][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux31~6 .extended_lut = "off";
defparam \reg_bank|Mux31~6 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \reg_bank|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N24
cyclonev_lcell_comb \reg_bank|Mux31~9 (
// Equation(s):
// \reg_bank|Mux31~9_combout  = ( \reg_bank|Mux31~7_combout  & ( \reg_bank|Mux31~6_combout  & ( ((!\rs1[3]~input_o  & ((\reg_bank|Mux31~8_combout ))) # (\rs1[3]~input_o  & (\reg_bank|Mux31~5_combout ))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux31~7_combout  & ( \reg_bank|Mux31~6_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|Mux31~8_combout ))) # (\rs1[3]~input_o  & (\reg_bank|Mux31~5_combout )))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o )))) ) ) ) # ( 
// \reg_bank|Mux31~7_combout  & ( !\reg_bank|Mux31~6_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|Mux31~8_combout ))) # (\rs1[3]~input_o  & (\reg_bank|Mux31~5_combout )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) ) ) ) # ( 
// !\reg_bank|Mux31~7_combout  & ( !\reg_bank|Mux31~6_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|Mux31~8_combout ))) # (\rs1[3]~input_o  & (\reg_bank|Mux31~5_combout )))) ) ) )

	.dataa(!\reg_bank|Mux31~5_combout ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|Mux31~8_combout ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|Mux31~7_combout ),
	.dataf(!\reg_bank|Mux31~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux31~9 .extended_lut = "off";
defparam \reg_bank|Mux31~9 .lut_mask = 64'h0C443F440C773F77;
defparam \reg_bank|Mux31~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N24
cyclonev_lcell_comb \reg_bank|Mux31~10 (
// Equation(s):
// \reg_bank|Mux31~10_combout  = ( \reg_bank|Mux31~9_combout  & ( \reg_bank|Mux31~4_combout  ) ) # ( !\reg_bank|Mux31~9_combout  & ( \reg_bank|Mux31~4_combout  & ( \rs1[4]~input_o  ) ) ) # ( \reg_bank|Mux31~9_combout  & ( !\reg_bank|Mux31~4_combout  & ( 
// !\rs1[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\rs1[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_bank|Mux31~9_combout ),
	.dataf(!\reg_bank|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux31~10 .extended_lut = "off";
defparam \reg_bank|Mux31~10 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \reg_bank|Mux31~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N2
dffeas \reg_bank|registers[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N8
dffeas \reg_bank|registers[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N39
cyclonev_lcell_comb \reg_bank|Mux62~8 (
// Equation(s):
// \reg_bank|Mux62~8_combout  = ( \reg_bank|registers[3][1]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|registers[2][1]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[1][1]~q )) # (\rs2[1]~input_o ))) ) ) # ( !\reg_bank|registers[3][1]~q  
// & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|registers[2][1]~q ))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|registers[1][1]~q )))) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[2][1]~q ),
	.datad(!\reg_bank|registers[1][1]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux62~8 .extended_lut = "off";
defparam \reg_bank|Mux62~8 .lut_mask = 64'h0246024613571357;
defparam \reg_bank|Mux62~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N2
dffeas \reg_bank|registers[10][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N38
dffeas \reg_bank|registers[8][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N8
dffeas \reg_bank|registers[11][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N35
dffeas \reg_bank|registers[9][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N3
cyclonev_lcell_comb \reg_bank|Mux62~5 (
// Equation(s):
// \reg_bank|Mux62~5_combout  = ( \reg_bank|registers[11][1]~q  & ( \reg_bank|registers[9][1]~q  & ( ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][1]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][1]~q ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[11][1]~q  & ( \reg_bank|registers[9][1]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][1]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][1]~q )))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o )))) ) ) ) 
// # ( \reg_bank|registers[11][1]~q  & ( !\reg_bank|registers[9][1]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][1]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][1]~q )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o )))) ) ) 
// ) # ( !\reg_bank|registers[11][1]~q  & ( !\reg_bank|registers[9][1]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][1]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][1]~q )))) ) ) )

	.dataa(!\reg_bank|registers[10][1]~q ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[8][1]~q ),
	.datae(!\reg_bank|registers[11][1]~q ),
	.dataf(!\reg_bank|registers[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux62~5 .extended_lut = "off";
defparam \reg_bank|Mux62~5 .lut_mask = 64'h04C407C734F437F7;
defparam \reg_bank|Mux62~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N29
dffeas \reg_bank|registers[5][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N38
dffeas \reg_bank|registers[6][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N7
dffeas \reg_bank|registers[4][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N20
dffeas \reg_bank|registers[7][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N39
cyclonev_lcell_comb \reg_bank|Mux62~7 (
// Equation(s):
// \reg_bank|Mux62~7_combout  = ( \reg_bank|registers[4][1]~q  & ( \reg_bank|registers[7][1]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o )) # (\reg_bank|registers[5][1]~q ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[6][1]~q ) # (\rs2[0]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[4][1]~q  & ( \reg_bank|registers[7][1]~q  & ( (!\rs2[1]~input_o  & (\reg_bank|registers[5][1]~q  & (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[6][1]~q ) # (\rs2[0]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[4][1]~q  & ( !\reg_bank|registers[7][1]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o )) # (\reg_bank|registers[5][1]~q ))) # (\rs2[1]~input_o  & (((!\rs2[0]~input_o  & \reg_bank|registers[6][1]~q )))) ) ) ) # ( 
// !\reg_bank|registers[4][1]~q  & ( !\reg_bank|registers[7][1]~q  & ( (!\rs2[1]~input_o  & (\reg_bank|registers[5][1]~q  & (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (((!\rs2[0]~input_o  & \reg_bank|registers[6][1]~q )))) ) ) )

	.dataa(!\reg_bank|registers[5][1]~q ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[6][1]~q ),
	.datae(!\reg_bank|registers[4][1]~q ),
	.dataf(!\reg_bank|registers[7][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux62~7 .extended_lut = "off";
defparam \reg_bank|Mux62~7 .lut_mask = 64'h0434C4F40737C7F7;
defparam \reg_bank|Mux62~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N44
dffeas \reg_bank|registers[12][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \reg_bank|registers[13][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N56
dffeas \reg_bank|registers[14][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N38
dffeas \reg_bank|registers[15][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N57
cyclonev_lcell_comb \reg_bank|Mux62~6 (
// Equation(s):
// \reg_bank|Mux62~6_combout  = ( \reg_bank|registers[14][1]~q  & ( \reg_bank|registers[15][1]~q  & ( ((!\rs2[0]~input_o  & (\reg_bank|registers[12][1]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[13][1]~q )))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[14][1]~q  & ( \reg_bank|registers[15][1]~q  & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|registers[12][1]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[13][1]~q )) # (\rs2[1]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[14][1]~q  & ( !\reg_bank|registers[15][1]~q  & ( (!\rs2[0]~input_o  & (((\reg_bank|registers[12][1]~q )) # (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|registers[13][1]~q )))) ) ) ) # ( 
// !\reg_bank|registers[14][1]~q  & ( !\reg_bank|registers[15][1]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[12][1]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[13][1]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[12][1]~q ),
	.datad(!\reg_bank|registers[13][1]~q ),
	.datae(!\reg_bank|registers[14][1]~q ),
	.dataf(!\reg_bank|registers[15][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux62~6 .extended_lut = "off";
defparam \reg_bank|Mux62~6 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N54
cyclonev_lcell_comb \reg_bank|Mux62~9 (
// Equation(s):
// \reg_bank|Mux62~9_combout  = ( \reg_bank|Mux62~7_combout  & ( \reg_bank|Mux62~6_combout  & ( ((!\rs2[3]~input_o  & (\reg_bank|Mux62~8_combout )) # (\rs2[3]~input_o  & ((\reg_bank|Mux62~5_combout )))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux62~7_combout  & ( \reg_bank|Mux62~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|Mux62~8_combout )) # (\rs2[3]~input_o  & ((\reg_bank|Mux62~5_combout ))))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o )))) ) ) ) # ( 
// \reg_bank|Mux62~7_combout  & ( !\reg_bank|Mux62~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|Mux62~8_combout )) # (\rs2[3]~input_o  & ((\reg_bank|Mux62~5_combout ))))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o )))) ) ) ) # ( 
// !\reg_bank|Mux62~7_combout  & ( !\reg_bank|Mux62~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|Mux62~8_combout )) # (\rs2[3]~input_o  & ((\reg_bank|Mux62~5_combout ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|Mux62~8_combout ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|Mux62~5_combout ),
	.datae(!\reg_bank|Mux62~7_combout ),
	.dataf(!\reg_bank|Mux62~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux62~9 .extended_lut = "off";
defparam \reg_bank|Mux62~9 .lut_mask = 64'h202A707A252F757F;
defparam \reg_bank|Mux62~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N14
dffeas \reg_bank|registers[23][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N38
dffeas \reg_bank|registers[27][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N2
dffeas \reg_bank|registers[31][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N30
cyclonev_lcell_comb \reg_bank|registers[19][1]~feeder (
// Equation(s):
// \reg_bank|registers[19][1]~feeder_combout  = ( \ULA|Mux30~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[19][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[19][1]~feeder .extended_lut = "off";
defparam \reg_bank|registers[19][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[19][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N32
dffeas \reg_bank|registers[19][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[19][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N3
cyclonev_lcell_comb \reg_bank|Mux62~3 (
// Equation(s):
// \reg_bank|Mux62~3_combout  = ( \reg_bank|registers[31][1]~q  & ( \reg_bank|registers[19][1]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[27][1]~q )))) # (\rs2[2]~input_o  & (((\reg_bank|registers[23][1]~q )) # (\rs2[3]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[31][1]~q  & ( \reg_bank|registers[19][1]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[27][1]~q )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[23][1]~q ))) ) ) ) # ( 
// \reg_bank|registers[31][1]~q  & ( !\reg_bank|registers[19][1]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[27][1]~q )))) # (\rs2[2]~input_o  & (((\reg_bank|registers[23][1]~q )) # (\rs2[3]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[31][1]~q  & ( !\reg_bank|registers[19][1]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[27][1]~q )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[23][1]~q ))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[23][1]~q ),
	.datad(!\reg_bank|registers[27][1]~q ),
	.datae(!\reg_bank|registers[31][1]~q ),
	.dataf(!\reg_bank|registers[19][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux62~3 .extended_lut = "off";
defparam \reg_bank|Mux62~3 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N14
dffeas \reg_bank|registers[18][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N20
dffeas \reg_bank|registers[22][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N2
dffeas \reg_bank|registers[30][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N8
dffeas \reg_bank|registers[26][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N3
cyclonev_lcell_comb \reg_bank|Mux62~2 (
// Equation(s):
// \reg_bank|Mux62~2_combout  = ( \reg_bank|registers[30][1]~q  & ( \reg_bank|registers[26][1]~q  & ( ((!\rs2[2]~input_o  & (\reg_bank|registers[18][1]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[22][1]~q )))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[30][1]~q  & ( \reg_bank|registers[26][1]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[18][1]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[22][1]~q ))))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o )) ) ) ) # 
// ( \reg_bank|registers[30][1]~q  & ( !\reg_bank|registers[26][1]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[18][1]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[22][1]~q ))))) # (\rs2[3]~input_o  & (\rs2[2]~input_o )) ) ) ) # 
// ( !\reg_bank|registers[30][1]~q  & ( !\reg_bank|registers[26][1]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[18][1]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[22][1]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[18][1]~q ),
	.datad(!\reg_bank|registers[22][1]~q ),
	.datae(!\reg_bank|registers[30][1]~q ),
	.dataf(!\reg_bank|registers[26][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux62~2 .extended_lut = "off";
defparam \reg_bank|Mux62~2 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_bank|Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N8
dffeas \reg_bank|registers[29][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N50
dffeas \reg_bank|registers[21][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N36
cyclonev_lcell_comb \reg_bank|registers[17][1]~feeder (
// Equation(s):
// \reg_bank|registers[17][1]~feeder_combout  = ( \ULA|Mux30~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[17][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[17][1]~feeder .extended_lut = "off";
defparam \reg_bank|registers[17][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[17][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N37
dffeas \reg_bank|registers[17][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[17][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N44
dffeas \reg_bank|registers[25][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N9
cyclonev_lcell_comb \reg_bank|Mux62~1 (
// Equation(s):
// \reg_bank|Mux62~1_combout  = ( \reg_bank|registers[17][1]~q  & ( \reg_bank|registers[25][1]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][1]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][1]~q ))) ) ) ) # ( 
// !\reg_bank|registers[17][1]~q  & ( \reg_bank|registers[25][1]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o )) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][1]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][1]~q )))) ) ) ) # ( 
// \reg_bank|registers[17][1]~q  & ( !\reg_bank|registers[25][1]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o )) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][1]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][1]~q )))) ) ) ) # 
// ( !\reg_bank|registers[17][1]~q  & ( !\reg_bank|registers[25][1]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][1]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][1]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[29][1]~q ),
	.datad(!\reg_bank|registers[21][1]~q ),
	.datae(!\reg_bank|registers[17][1]~q ),
	.dataf(!\reg_bank|registers[25][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux62~1 .extended_lut = "off";
defparam \reg_bank|Mux62~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_bank|Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N56
dffeas \reg_bank|registers[20][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N8
dffeas \reg_bank|registers[16][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N29
dffeas \reg_bank|registers[28][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N32
dffeas \reg_bank|registers[24][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N24
cyclonev_lcell_comb \reg_bank|Mux62~0 (
// Equation(s):
// \reg_bank|Mux62~0_combout  = ( \reg_bank|registers[28][1]~q  & ( \reg_bank|registers[24][1]~q  & ( ((!\rs2[2]~input_o  & ((\reg_bank|registers[16][1]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[20][1]~q ))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[28][1]~q  & ( \reg_bank|registers[24][1]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[16][1]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[20][1]~q )))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o )) ) ) ) # 
// ( \reg_bank|registers[28][1]~q  & ( !\reg_bank|registers[24][1]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[16][1]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[20][1]~q )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o )) ) ) ) # 
// ( !\reg_bank|registers[28][1]~q  & ( !\reg_bank|registers[24][1]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[16][1]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[20][1]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[20][1]~q ),
	.datad(!\reg_bank|registers[16][1]~q ),
	.datae(!\reg_bank|registers[28][1]~q ),
	.dataf(!\reg_bank|registers[24][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux62~0 .extended_lut = "off";
defparam \reg_bank|Mux62~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_bank|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N24
cyclonev_lcell_comb \reg_bank|Mux62~4 (
// Equation(s):
// \reg_bank|Mux62~4_combout  = ( \reg_bank|Mux62~1_combout  & ( \reg_bank|Mux62~0_combout  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & ((\reg_bank|Mux62~2_combout ))) # (\rs2[0]~input_o  & (\reg_bank|Mux62~3_combout ))) ) ) ) # ( 
// !\reg_bank|Mux62~1_combout  & ( \reg_bank|Mux62~0_combout  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|Mux62~2_combout )))) # (\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|Mux62~3_combout ))) ) ) ) # ( \reg_bank|Mux62~1_combout  & ( 
// !\reg_bank|Mux62~0_combout  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|Mux62~2_combout )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|Mux62~3_combout )))) ) ) ) # ( !\reg_bank|Mux62~1_combout  & ( !\reg_bank|Mux62~0_combout  & 
// ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|Mux62~2_combout ))) # (\rs2[0]~input_o  & (\reg_bank|Mux62~3_combout )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux62~3_combout ),
	.datad(!\reg_bank|Mux62~2_combout ),
	.datae(!\reg_bank|Mux62~1_combout ),
	.dataf(!\reg_bank|Mux62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux62~4 .extended_lut = "off";
defparam \reg_bank|Mux62~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg_bank|Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N3
cyclonev_lcell_comb \reg_bank|Mux62~10 (
// Equation(s):
// \reg_bank|Mux62~10_combout  = ( \reg_bank|Mux62~9_combout  & ( \reg_bank|Mux62~4_combout  ) ) # ( !\reg_bank|Mux62~9_combout  & ( \reg_bank|Mux62~4_combout  & ( \rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux62~9_combout  & ( !\reg_bank|Mux62~4_combout  & ( 
// !\rs2[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux62~9_combout ),
	.dataf(!\reg_bank|Mux62~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux62~10 .extended_lut = "off";
defparam \reg_bank|Mux62~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \reg_bank|Mux62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N33
cyclonev_lcell_comb \reg_bank|Mux30~0 (
// Equation(s):
// \reg_bank|Mux30~0_combout  = ( \reg_bank|registers[16][1]~q  & ( \reg_bank|registers[28][1]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[20][1]~q )))) # (\rs1[3]~input_o  & (((\reg_bank|registers[24][1]~q )) # (\rs1[2]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[16][1]~q  & ( \reg_bank|registers[28][1]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & ((\reg_bank|registers[20][1]~q )))) # (\rs1[3]~input_o  & (((\reg_bank|registers[24][1]~q )) # (\rs1[2]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[16][1]~q  & ( !\reg_bank|registers[28][1]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[20][1]~q )))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|registers[24][1]~q ))) ) ) ) # ( 
// !\reg_bank|registers[16][1]~q  & ( !\reg_bank|registers[28][1]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & ((\reg_bank|registers[20][1]~q )))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|registers[24][1]~q ))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[24][1]~q ),
	.datad(!\reg_bank|registers[20][1]~q ),
	.datae(!\reg_bank|registers[16][1]~q ),
	.dataf(!\reg_bank|registers[28][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux30~0 .extended_lut = "off";
defparam \reg_bank|Mux30~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_bank|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N9
cyclonev_lcell_comb \reg_bank|Mux30~2 (
// Equation(s):
// \reg_bank|Mux30~2_combout  = ( \reg_bank|registers[18][1]~q  & ( \reg_bank|registers[30][1]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[22][1]~q )))) # (\rs1[3]~input_o  & (((\reg_bank|registers[26][1]~q )) # (\rs1[2]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[18][1]~q  & ( \reg_bank|registers[30][1]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & ((\reg_bank|registers[22][1]~q )))) # (\rs1[3]~input_o  & (((\reg_bank|registers[26][1]~q )) # (\rs1[2]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[18][1]~q  & ( !\reg_bank|registers[30][1]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[22][1]~q )))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|registers[26][1]~q ))) ) ) ) # ( 
// !\reg_bank|registers[18][1]~q  & ( !\reg_bank|registers[30][1]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & ((\reg_bank|registers[22][1]~q )))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|registers[26][1]~q ))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[26][1]~q ),
	.datad(!\reg_bank|registers[22][1]~q ),
	.datae(!\reg_bank|registers[18][1]~q ),
	.dataf(!\reg_bank|registers[30][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux30~2 .extended_lut = "off";
defparam \reg_bank|Mux30~2 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_bank|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N45
cyclonev_lcell_comb \reg_bank|Mux30~1 (
// Equation(s):
// \reg_bank|Mux30~1_combout  = ( \reg_bank|registers[29][1]~q  & ( \reg_bank|registers[17][1]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|registers[25][1]~q ))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o ) # (\reg_bank|registers[21][1]~q 
// )))) ) ) ) # ( !\reg_bank|registers[29][1]~q  & ( \reg_bank|registers[17][1]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|registers[25][1]~q ))) # (\rs1[2]~input_o  & (((\reg_bank|registers[21][1]~q  & !\rs1[3]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[29][1]~q  & ( !\reg_bank|registers[17][1]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[25][1]~q  & ((\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o ) # (\reg_bank|registers[21][1]~q )))) ) ) ) # ( 
// !\reg_bank|registers[29][1]~q  & ( !\reg_bank|registers[17][1]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[25][1]~q  & ((\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((\reg_bank|registers[21][1]~q  & !\rs1[3]~input_o )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[25][1]~q ),
	.datac(!\reg_bank|registers[21][1]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[29][1]~q ),
	.dataf(!\reg_bank|registers[17][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux30~1 .extended_lut = "off";
defparam \reg_bank|Mux30~1 .lut_mask = 64'h05220577AF22AF77;
defparam \reg_bank|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N39
cyclonev_lcell_comb \reg_bank|Mux30~3 (
// Equation(s):
// \reg_bank|Mux30~3_combout  = ( \reg_bank|registers[27][1]~q  & ( \reg_bank|registers[19][1]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|registers[23][1]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[31][1]~q )))) ) ) ) # ( 
// !\reg_bank|registers[27][1]~q  & ( \reg_bank|registers[19][1]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o )) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[23][1]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[31][1]~q ))))) ) ) ) # 
// ( \reg_bank|registers[27][1]~q  & ( !\reg_bank|registers[19][1]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o )) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[23][1]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[31][1]~q ))))) ) ) ) # 
// ( !\reg_bank|registers[27][1]~q  & ( !\reg_bank|registers[19][1]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[23][1]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[31][1]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[23][1]~q ),
	.datad(!\reg_bank|registers[31][1]~q ),
	.datae(!\reg_bank|registers[27][1]~q ),
	.dataf(!\reg_bank|registers[19][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux30~3 .extended_lut = "off";
defparam \reg_bank|Mux30~3 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N54
cyclonev_lcell_comb \reg_bank|Mux30~4 (
// Equation(s):
// \reg_bank|Mux30~4_combout  = ( \reg_bank|Mux30~1_combout  & ( \reg_bank|Mux30~3_combout  & ( ((!\rs1[1]~input_o  & (\reg_bank|Mux30~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux30~2_combout )))) # (\rs1[0]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux30~1_combout  & ( \reg_bank|Mux30~3_combout  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|Mux30~0_combout ))) # (\rs1[1]~input_o  & (((\reg_bank|Mux30~2_combout )) # (\rs1[0]~input_o ))) ) ) ) # ( \reg_bank|Mux30~1_combout  & ( 
// !\reg_bank|Mux30~3_combout  & ( (!\rs1[1]~input_o  & (((\reg_bank|Mux30~0_combout )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|Mux30~2_combout )))) ) ) ) # ( !\reg_bank|Mux30~1_combout  & ( !\reg_bank|Mux30~3_combout  & 
// ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux30~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux30~2_combout ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux30~0_combout ),
	.datad(!\reg_bank|Mux30~2_combout ),
	.datae(!\reg_bank|Mux30~1_combout ),
	.dataf(!\reg_bank|Mux30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux30~4 .extended_lut = "off";
defparam \reg_bank|Mux30~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N33
cyclonev_lcell_comb \ULA|Add0~5 (
// Equation(s):
// \ULA|Add0~5_sumout  = SUM(( \reg_bank|Mux62~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux30~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux30~4_combout )) ) + ( \ULA|Add0~2  ))
// \ULA|Add0~6  = CARRY(( \reg_bank|Mux62~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux30~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux30~4_combout )) ) + ( \ULA|Add0~2  ))

	.dataa(gnd),
	.datab(!\rs1[4]~input_o ),
	.datac(!\reg_bank|Mux30~4_combout ),
	.datad(!\reg_bank|Mux62~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux30~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~5_sumout ),
	.cout(\ULA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~5 .extended_lut = "off";
defparam \ULA|Add0~5 .lut_mask = 64'h0000FC30000000FF;
defparam \ULA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N42
cyclonev_lcell_comb \ULA|Mux30~0 (
// Equation(s):
// \ULA|Mux30~0_combout  = ( \reg_bank|Mux62~10_combout  & ( \ULA|Add0~5_sumout  & ( (!\sel[0]~input_o ) # (\reg_bank|Mux30~10_combout ) ) ) ) # ( !\reg_bank|Mux62~10_combout  & ( \ULA|Add0~5_sumout  & ( (!\sel[1]~input_o  & ((!\sel[0]~input_o ))) # 
// (\sel[1]~input_o  & (\reg_bank|Mux30~10_combout )) ) ) ) # ( \reg_bank|Mux62~10_combout  & ( !\ULA|Add0~5_sumout  & ( (!\sel[0]~input_o  & (\sel[1]~input_o )) # (\sel[0]~input_o  & ((\reg_bank|Mux30~10_combout ))) ) ) ) # ( !\reg_bank|Mux62~10_combout  & 
// ( !\ULA|Add0~5_sumout  & ( (\sel[1]~input_o  & \reg_bank|Mux30~10_combout ) ) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\reg_bank|Mux30~10_combout ),
	.datac(!\sel[0]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux62~10_combout ),
	.dataf(!\ULA|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux30~0 .extended_lut = "off";
defparam \ULA|Mux30~0 .lut_mask = 64'h11115353B1B1F3F3;
defparam \ULA|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N47
dffeas \reg_bank|registers[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][1] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N9
cyclonev_lcell_comb \reg_bank|Mux30~8 (
// Equation(s):
// \reg_bank|Mux30~8_combout  = ( \reg_bank|registers[1][1]~q  & ( \reg_bank|registers[3][1]~q  & ( ((\reg_bank|registers[2][1]~q  & \rs1[1]~input_o )) # (\rs1[0]~input_o ) ) ) ) # ( !\reg_bank|registers[1][1]~q  & ( \reg_bank|registers[3][1]~q  & ( 
// (\rs1[1]~input_o  & ((\reg_bank|registers[2][1]~q ) # (\rs1[0]~input_o ))) ) ) ) # ( \reg_bank|registers[1][1]~q  & ( !\reg_bank|registers[3][1]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[2][1]~q  & \rs1[1]~input_o )) # (\rs1[0]~input_o  & 
// ((!\rs1[1]~input_o ))) ) ) ) # ( !\reg_bank|registers[1][1]~q  & ( !\reg_bank|registers[3][1]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[2][1]~q  & \rs1[1]~input_o )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|registers[2][1]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[1][1]~q ),
	.dataf(!\reg_bank|registers[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux30~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux30~8 .extended_lut = "off";
defparam \reg_bank|Mux30~8 .lut_mask = 64'h000A550A005F555F;
defparam \reg_bank|Mux30~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N9
cyclonev_lcell_comb \reg_bank|Mux30~5 (
// Equation(s):
// \reg_bank|Mux30~5_combout  = ( \reg_bank|registers[8][1]~q  & ( \reg_bank|registers[11][1]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|registers[9][1]~q ))) # (\rs1[1]~input_o  & (((\reg_bank|registers[10][1]~q ) # (\rs1[0]~input_o 
// )))) ) ) ) # ( !\reg_bank|registers[8][1]~q  & ( \reg_bank|registers[11][1]~q  & ( (!\rs1[1]~input_o  & (\reg_bank|registers[9][1]~q  & (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (((\reg_bank|registers[10][1]~q ) # (\rs1[0]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[8][1]~q  & ( !\reg_bank|registers[11][1]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|registers[9][1]~q ))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o  & \reg_bank|registers[10][1]~q )))) ) ) ) # ( 
// !\reg_bank|registers[8][1]~q  & ( !\reg_bank|registers[11][1]~q  & ( (!\rs1[1]~input_o  & (\reg_bank|registers[9][1]~q  & (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o  & \reg_bank|registers[10][1]~q )))) ) ) )

	.dataa(!\reg_bank|registers[9][1]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[10][1]~q ),
	.datae(!\reg_bank|registers[8][1]~q ),
	.dataf(!\reg_bank|registers[11][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux30~5 .extended_lut = "off";
defparam \reg_bank|Mux30~5 .lut_mask = 64'h0434C4F40737C7F7;
defparam \reg_bank|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N21
cyclonev_lcell_comb \reg_bank|Mux30~7 (
// Equation(s):
// \reg_bank|Mux30~7_combout  = ( \reg_bank|registers[6][1]~q  & ( \reg_bank|registers[7][1]~q  & ( ((!\rs1[0]~input_o  & ((\reg_bank|registers[4][1]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][1]~q ))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[6][1]~q  & ( \reg_bank|registers[7][1]~q  & ( (!\rs1[0]~input_o  & (!\rs1[1]~input_o  & ((\reg_bank|registers[4][1]~q )))) # (\rs1[0]~input_o  & (((\reg_bank|registers[5][1]~q )) # (\rs1[1]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[6][1]~q  & ( !\reg_bank|registers[7][1]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[4][1]~q )) # (\rs1[1]~input_o ))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & (\reg_bank|registers[5][1]~q ))) ) ) ) # ( 
// !\reg_bank|registers[6][1]~q  & ( !\reg_bank|registers[7][1]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[4][1]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][1]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[5][1]~q ),
	.datad(!\reg_bank|registers[4][1]~q ),
	.datae(!\reg_bank|registers[6][1]~q ),
	.dataf(!\reg_bank|registers[7][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux30~7 .extended_lut = "off";
defparam \reg_bank|Mux30~7 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg_bank|Mux30~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N39
cyclonev_lcell_comb \reg_bank|Mux30~6 (
// Equation(s):
// \reg_bank|Mux30~6_combout  = ( \reg_bank|registers[12][1]~q  & ( \reg_bank|registers[13][1]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & ((\reg_bank|registers[14][1]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[15][1]~q ))) ) ) ) # ( 
// !\reg_bank|registers[12][1]~q  & ( \reg_bank|registers[13][1]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[14][1]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[15][1]~q )))) ) ) ) 
// # ( \reg_bank|registers[12][1]~q  & ( !\reg_bank|registers[13][1]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[14][1]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[15][1]~q )))) 
// ) ) ) # ( !\reg_bank|registers[12][1]~q  & ( !\reg_bank|registers[13][1]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[14][1]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[15][1]~q )))) ) ) )

	.dataa(!\reg_bank|registers[15][1]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[14][1]~q ),
	.datae(!\reg_bank|registers[12][1]~q ),
	.dataf(!\reg_bank|registers[13][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux30~6 .extended_lut = "off";
defparam \reg_bank|Mux30~6 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \reg_bank|Mux30~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N30
cyclonev_lcell_comb \reg_bank|Mux30~9 (
// Equation(s):
// \reg_bank|Mux30~9_combout  = ( \reg_bank|Mux30~7_combout  & ( \reg_bank|Mux30~6_combout  & ( ((!\rs1[3]~input_o  & (\reg_bank|Mux30~8_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux30~5_combout )))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux30~7_combout  & ( \reg_bank|Mux30~6_combout  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|Mux30~8_combout ))) # (\rs1[3]~input_o  & (((\reg_bank|Mux30~5_combout )) # (\rs1[2]~input_o ))) ) ) ) # ( \reg_bank|Mux30~7_combout  & ( 
// !\reg_bank|Mux30~6_combout  & ( (!\rs1[3]~input_o  & (((\reg_bank|Mux30~8_combout )) # (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & ((\reg_bank|Mux30~5_combout )))) ) ) ) # ( !\reg_bank|Mux30~7_combout  & ( !\reg_bank|Mux30~6_combout  & 
// ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|Mux30~8_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux30~5_combout ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|Mux30~8_combout ),
	.datad(!\reg_bank|Mux30~5_combout ),
	.datae(!\reg_bank|Mux30~7_combout ),
	.dataf(!\reg_bank|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux30~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux30~9 .extended_lut = "off";
defparam \reg_bank|Mux30~9 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux30~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N15
cyclonev_lcell_comb \reg_bank|Mux30~10 (
// Equation(s):
// \reg_bank|Mux30~10_combout  = ( \reg_bank|Mux30~4_combout  & ( (\reg_bank|Mux30~9_combout ) # (\rs1[4]~input_o ) ) ) # ( !\reg_bank|Mux30~4_combout  & ( (!\rs1[4]~input_o  & \reg_bank|Mux30~9_combout ) ) )

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux30~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_bank|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux30~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux30~10 .extended_lut = "off";
defparam \reg_bank|Mux30~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \reg_bank|Mux30~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N32
dffeas \reg_bank|registers[13][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N8
dffeas \reg_bank|registers[14][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N46
dffeas \reg_bank|registers[12][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N51
cyclonev_lcell_comb \reg_bank|registers[15][2]~feeder (
// Equation(s):
// \reg_bank|registers[15][2]~feeder_combout  = ( \ULA|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[15][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[15][2]~feeder .extended_lut = "off";
defparam \reg_bank|registers[15][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[15][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N53
dffeas \reg_bank|registers[15][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N9
cyclonev_lcell_comb \reg_bank|Mux61~6 (
// Equation(s):
// \reg_bank|Mux61~6_combout  = ( \reg_bank|registers[12][2]~q  & ( \reg_bank|registers[15][2]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|registers[14][2]~q )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o )) # (\reg_bank|registers[13][2]~q 
// ))) ) ) ) # ( !\reg_bank|registers[12][2]~q  & ( \reg_bank|registers[15][2]~q  & ( (!\rs2[0]~input_o  & (((\reg_bank|registers[14][2]~q  & \rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o )) # (\reg_bank|registers[13][2]~q ))) ) ) ) # ( 
// \reg_bank|registers[12][2]~q  & ( !\reg_bank|registers[15][2]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|registers[14][2]~q )))) # (\rs2[0]~input_o  & (\reg_bank|registers[13][2]~q  & ((!\rs2[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[12][2]~q  & ( !\reg_bank|registers[15][2]~q  & ( (!\rs2[0]~input_o  & (((\reg_bank|registers[14][2]~q  & \rs2[1]~input_o )))) # (\rs2[0]~input_o  & (\reg_bank|registers[13][2]~q  & ((!\rs2[1]~input_o )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[13][2]~q ),
	.datac(!\reg_bank|registers[14][2]~q ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[12][2]~q ),
	.dataf(!\reg_bank|registers[15][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux61~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux61~6 .extended_lut = "off";
defparam \reg_bank|Mux61~6 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \reg_bank|Mux61~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N50
dffeas \reg_bank|registers[10][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N8
dffeas \reg_bank|registers[8][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N59
dffeas \reg_bank|registers[9][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N54
cyclonev_lcell_comb \reg_bank|Mux61~5 (
// Equation(s):
// \reg_bank|Mux61~5_combout  = ( \reg_bank|registers[9][2]~q  & ( \reg_bank|registers[11][2]~q  & ( ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][2]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][2]~q ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[9][2]~q  & ( \reg_bank|registers[11][2]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[8][2]~q )))) # (\rs2[1]~input_o  & (((\reg_bank|registers[10][2]~q )) # (\rs2[0]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[9][2]~q  & ( !\reg_bank|registers[11][2]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[8][2]~q )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[10][2]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][2]~q  & ( !\reg_bank|registers[11][2]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][2]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][2]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[10][2]~q ),
	.datad(!\reg_bank|registers[8][2]~q ),
	.datae(!\reg_bank|registers[9][2]~q ),
	.dataf(!\reg_bank|registers[11][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux61~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux61~5 .extended_lut = "off";
defparam \reg_bank|Mux61~5 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg_bank|Mux61~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N41
dffeas \reg_bank|registers[4][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N56
dffeas \reg_bank|registers[6][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N44
dffeas \reg_bank|registers[7][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N5
dffeas \reg_bank|registers[5][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N15
cyclonev_lcell_comb \reg_bank|Mux61~7 (
// Equation(s):
// \reg_bank|Mux61~7_combout  = ( \reg_bank|registers[7][2]~q  & ( \reg_bank|registers[5][2]~q  & ( ((!\rs2[1]~input_o  & (\reg_bank|registers[4][2]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[6][2]~q )))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[7][2]~q  & ( \reg_bank|registers[5][2]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[4][2]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[6][2]~q ))))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o )) ) ) ) # ( 
// \reg_bank|registers[7][2]~q  & ( !\reg_bank|registers[5][2]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[4][2]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[6][2]~q ))))) # (\rs2[0]~input_o  & (\rs2[1]~input_o )) ) ) ) # ( 
// !\reg_bank|registers[7][2]~q  & ( !\reg_bank|registers[5][2]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[4][2]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[6][2]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[4][2]~q ),
	.datad(!\reg_bank|registers[6][2]~q ),
	.datae(!\reg_bank|registers[7][2]~q ),
	.dataf(!\reg_bank|registers[5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux61~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux61~7 .extended_lut = "off";
defparam \reg_bank|Mux61~7 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_bank|Mux61~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N57
cyclonev_lcell_comb \reg_bank|registers[1][2]~feeder (
// Equation(s):
// \reg_bank|registers[1][2]~feeder_combout  = ( \ULA|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[1][2]~feeder .extended_lut = "off";
defparam \reg_bank|registers[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N59
dffeas \reg_bank|registers[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N26
dffeas \reg_bank|registers[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \reg_bank|registers[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N12
cyclonev_lcell_comb \reg_bank|Mux61~8 (
// Equation(s):
// \reg_bank|Mux61~8_combout  = ( \reg_bank|registers[2][2]~q  & ( \reg_bank|registers[3][2]~q  & ( ((\rs2[0]~input_o  & \reg_bank|registers[1][2]~q )) # (\rs2[1]~input_o ) ) ) ) # ( !\reg_bank|registers[2][2]~q  & ( \reg_bank|registers[3][2]~q  & ( 
// (\rs2[0]~input_o  & ((\reg_bank|registers[1][2]~q ) # (\rs2[1]~input_o ))) ) ) ) # ( \reg_bank|registers[2][2]~q  & ( !\reg_bank|registers[3][2]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o )) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & 
// \reg_bank|registers[1][2]~q )) ) ) ) # ( !\reg_bank|registers[2][2]~q  & ( !\reg_bank|registers[3][2]~q  & ( (\rs2[0]~input_o  & (!\rs2[1]~input_o  & \reg_bank|registers[1][2]~q )) ) ) )

	.dataa(gnd),
	.datab(!\rs2[0]~input_o ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[1][2]~q ),
	.datae(!\reg_bank|registers[2][2]~q ),
	.dataf(!\reg_bank|registers[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux61~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux61~8 .extended_lut = "off";
defparam \reg_bank|Mux61~8 .lut_mask = 64'h00300C3C03330F3F;
defparam \reg_bank|Mux61~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N51
cyclonev_lcell_comb \reg_bank|Mux61~9 (
// Equation(s):
// \reg_bank|Mux61~9_combout  = ( \reg_bank|Mux61~7_combout  & ( \reg_bank|Mux61~8_combout  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|Mux61~5_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux61~6_combout ))) ) ) ) # ( 
// !\reg_bank|Mux61~7_combout  & ( \reg_bank|Mux61~8_combout  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|Mux61~5_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux61~6_combout )))) ) ) ) # ( 
// \reg_bank|Mux61~7_combout  & ( !\reg_bank|Mux61~8_combout  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|Mux61~5_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux61~6_combout )))) ) ) ) # ( 
// !\reg_bank|Mux61~7_combout  & ( !\reg_bank|Mux61~8_combout  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|Mux61~5_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux61~6_combout )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux61~6_combout ),
	.datad(!\reg_bank|Mux61~5_combout ),
	.datae(!\reg_bank|Mux61~7_combout ),
	.dataf(!\reg_bank|Mux61~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux61~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux61~9 .extended_lut = "off";
defparam \reg_bank|Mux61~9 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_bank|Mux61~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N14
dffeas \reg_bank|registers[29][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N2
dffeas \reg_bank|registers[21][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N47
dffeas \reg_bank|registers[25][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N39
cyclonev_lcell_comb \reg_bank|registers[17][2]~feeder (
// Equation(s):
// \reg_bank|registers[17][2]~feeder_combout  = ( \ULA|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[17][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[17][2]~feeder .extended_lut = "off";
defparam \reg_bank|registers[17][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[17][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N40
dffeas \reg_bank|registers[17][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[17][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N15
cyclonev_lcell_comb \reg_bank|Mux61~1 (
// Equation(s):
// \reg_bank|Mux61~1_combout  = ( \reg_bank|registers[25][2]~q  & ( \reg_bank|registers[17][2]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][2]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][2]~q ))) ) ) ) # ( 
// !\reg_bank|registers[25][2]~q  & ( \reg_bank|registers[17][2]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o )) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][2]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][2]~q )))) ) ) ) # 
// ( \reg_bank|registers[25][2]~q  & ( !\reg_bank|registers[17][2]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o )) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][2]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][2]~q )))) ) ) ) # 
// ( !\reg_bank|registers[25][2]~q  & ( !\reg_bank|registers[17][2]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][2]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][2]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[29][2]~q ),
	.datad(!\reg_bank|registers[21][2]~q ),
	.datae(!\reg_bank|registers[25][2]~q ),
	.dataf(!\reg_bank|registers[17][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux61~1 .extended_lut = "off";
defparam \reg_bank|Mux61~1 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_bank|Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N54
cyclonev_lcell_comb \reg_bank|registers[28][2]~feeder (
// Equation(s):
// \reg_bank|registers[28][2]~feeder_combout  = ( \ULA|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[28][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[28][2]~feeder .extended_lut = "off";
defparam \reg_bank|registers[28][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[28][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N56
dffeas \reg_bank|registers[28][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[28][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N30
cyclonev_lcell_comb \reg_bank|registers[16][2]~feeder (
// Equation(s):
// \reg_bank|registers[16][2]~feeder_combout  = ( \ULA|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[16][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[16][2]~feeder .extended_lut = "off";
defparam \reg_bank|registers[16][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[16][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N31
dffeas \reg_bank|registers[16][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[16][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N0
cyclonev_lcell_comb \reg_bank|registers[20][2]~feeder (
// Equation(s):
// \reg_bank|registers[20][2]~feeder_combout  = ( \ULA|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][2]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N1
dffeas \reg_bank|registers[20][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N56
dffeas \reg_bank|registers[24][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N6
cyclonev_lcell_comb \reg_bank|Mux61~0 (
// Equation(s):
// \reg_bank|Mux61~0_combout  = ( \reg_bank|registers[20][2]~q  & ( \reg_bank|registers[24][2]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o ) # (\reg_bank|registers[16][2]~q )))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o )) # (\reg_bank|registers[28][2]~q 
// ))) ) ) ) # ( !\reg_bank|registers[20][2]~q  & ( \reg_bank|registers[24][2]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[16][2]~q  & !\rs2[2]~input_o )))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o )) # (\reg_bank|registers[28][2]~q ))) ) ) ) # ( 
// \reg_bank|registers[20][2]~q  & ( !\reg_bank|registers[24][2]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o ) # (\reg_bank|registers[16][2]~q )))) # (\rs2[3]~input_o  & (\reg_bank|registers[28][2]~q  & ((\rs2[2]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[20][2]~q  & ( !\reg_bank|registers[24][2]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[16][2]~q  & !\rs2[2]~input_o )))) # (\rs2[3]~input_o  & (\reg_bank|registers[28][2]~q  & ((\rs2[2]~input_o )))) ) ) )

	.dataa(!\reg_bank|registers[28][2]~q ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[16][2]~q ),
	.datad(!\rs2[2]~input_o ),
	.datae(!\reg_bank|registers[20][2]~q ),
	.dataf(!\reg_bank|registers[24][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux61~0 .extended_lut = "off";
defparam \reg_bank|Mux61~0 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \reg_bank|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N44
dffeas \reg_bank|registers[22][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N32
dffeas \reg_bank|registers[30][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N55
dffeas \reg_bank|registers[18][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N20
dffeas \reg_bank|registers[26][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N33
cyclonev_lcell_comb \reg_bank|Mux61~2 (
// Equation(s):
// \reg_bank|Mux61~2_combout  = ( \reg_bank|registers[18][2]~q  & ( \reg_bank|registers[26][2]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[22][2]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][2]~q )))) ) ) ) # ( 
// !\reg_bank|registers[18][2]~q  & ( \reg_bank|registers[26][2]~q  & ( (!\rs2[2]~input_o  & (((\rs2[3]~input_o )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[22][2]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][2]~q ))))) ) ) ) 
// # ( \reg_bank|registers[18][2]~q  & ( !\reg_bank|registers[26][2]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[22][2]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][2]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[18][2]~q  & ( !\reg_bank|registers[26][2]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[22][2]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][2]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[22][2]~q ),
	.datac(!\reg_bank|registers[30][2]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[18][2]~q ),
	.dataf(!\reg_bank|registers[26][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux61~2 .extended_lut = "off";
defparam \reg_bank|Mux61~2 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \reg_bank|Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N13
dffeas \reg_bank|registers[19][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N26
dffeas \reg_bank|registers[31][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N2
dffeas \reg_bank|registers[27][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N27
cyclonev_lcell_comb \reg_bank|registers[23][2]~feeder (
// Equation(s):
// \reg_bank|registers[23][2]~feeder_combout  = \ULA|Mux29~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|Mux29~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[23][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[23][2]~feeder .extended_lut = "off";
defparam \reg_bank|registers[23][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_bank|registers[23][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N29
dffeas \reg_bank|registers[23][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N27
cyclonev_lcell_comb \reg_bank|Mux61~3 (
// Equation(s):
// \reg_bank|Mux61~3_combout  = ( \reg_bank|registers[27][2]~q  & ( \reg_bank|registers[23][2]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[19][2]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[31][2]~q 
// )))) ) ) ) # ( !\reg_bank|registers[27][2]~q  & ( \reg_bank|registers[23][2]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[19][2]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[31][2]~q )))) ) ) ) # ( 
// \reg_bank|registers[27][2]~q  & ( !\reg_bank|registers[23][2]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[19][2]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[31][2]~q )))) ) ) ) # ( 
// !\reg_bank|registers[27][2]~q  & ( !\reg_bank|registers[23][2]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[19][2]~q ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[31][2]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[19][2]~q ),
	.datad(!\reg_bank|registers[31][2]~q ),
	.datae(!\reg_bank|registers[27][2]~q ),
	.dataf(!\reg_bank|registers[23][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux61~3 .extended_lut = "off";
defparam \reg_bank|Mux61~3 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N18
cyclonev_lcell_comb \reg_bank|Mux61~4 (
// Equation(s):
// \reg_bank|Mux61~4_combout  = ( \reg_bank|Mux61~2_combout  & ( \reg_bank|Mux61~3_combout  & ( ((!\rs2[0]~input_o  & ((\reg_bank|Mux61~0_combout ))) # (\rs2[0]~input_o  & (\reg_bank|Mux61~1_combout ))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux61~2_combout  & ( \reg_bank|Mux61~3_combout  & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|Mux61~0_combout )))) # (\rs2[0]~input_o  & (((\reg_bank|Mux61~1_combout )) # (\rs2[1]~input_o ))) ) ) ) # ( \reg_bank|Mux61~2_combout  & ( 
// !\reg_bank|Mux61~3_combout  & ( (!\rs2[0]~input_o  & (((\reg_bank|Mux61~0_combout )) # (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|Mux61~1_combout ))) ) ) ) # ( !\reg_bank|Mux61~2_combout  & ( !\reg_bank|Mux61~3_combout  & ( 
// (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|Mux61~0_combout ))) # (\rs2[0]~input_o  & (\reg_bank|Mux61~1_combout )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux61~1_combout ),
	.datad(!\reg_bank|Mux61~0_combout ),
	.datae(!\reg_bank|Mux61~2_combout ),
	.dataf(!\reg_bank|Mux61~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux61~4 .extended_lut = "off";
defparam \reg_bank|Mux61~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg_bank|Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N27
cyclonev_lcell_comb \reg_bank|Mux61~10 (
// Equation(s):
// \reg_bank|Mux61~10_combout  = ( \reg_bank|Mux61~9_combout  & ( \reg_bank|Mux61~4_combout  ) ) # ( !\reg_bank|Mux61~9_combout  & ( \reg_bank|Mux61~4_combout  & ( \rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux61~9_combout  & ( !\reg_bank|Mux61~4_combout  & ( 
// !\rs2[4]~input_o  ) ) )

	.dataa(!\rs2[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_bank|Mux61~9_combout ),
	.dataf(!\reg_bank|Mux61~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux61~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux61~10 .extended_lut = "off";
defparam \reg_bank|Mux61~10 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \reg_bank|Mux61~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N3
cyclonev_lcell_comb \reg_bank|Mux29~0 (
// Equation(s):
// \reg_bank|Mux29~0_combout  = ( \reg_bank|registers[28][2]~q  & ( \reg_bank|registers[16][2]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[24][2]~q )))) # (\rs1[2]~input_o  & (((\reg_bank|registers[20][2]~q )) # (\rs1[3]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[28][2]~q  & ( \reg_bank|registers[16][2]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[24][2]~q )))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[20][2]~q ))) ) ) ) # ( 
// \reg_bank|registers[28][2]~q  & ( !\reg_bank|registers[16][2]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[24][2]~q )))) # (\rs1[2]~input_o  & (((\reg_bank|registers[20][2]~q )) # (\rs1[3]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[28][2]~q  & ( !\reg_bank|registers[16][2]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[24][2]~q )))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[20][2]~q ))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[20][2]~q ),
	.datad(!\reg_bank|registers[24][2]~q ),
	.datae(!\reg_bank|registers[28][2]~q ),
	.dataf(!\reg_bank|registers[16][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux29~0 .extended_lut = "off";
defparam \reg_bank|Mux29~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N30
cyclonev_lcell_comb \reg_bank|Mux29~2 (
// Equation(s):
// \reg_bank|Mux29~2_combout  = ( \reg_bank|registers[18][2]~q  & ( \reg_bank|registers[22][2]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[26][2]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][2]~q )))) ) ) ) # ( 
// !\reg_bank|registers[18][2]~q  & ( \reg_bank|registers[22][2]~q  & ( (!\rs1[3]~input_o  & (((\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[26][2]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][2]~q ))))) ) ) ) 
// # ( \reg_bank|registers[18][2]~q  & ( !\reg_bank|registers[22][2]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[26][2]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][2]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[18][2]~q  & ( !\reg_bank|registers[22][2]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[26][2]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][2]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[26][2]~q ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[30][2]~q ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\reg_bank|registers[18][2]~q ),
	.dataf(!\reg_bank|registers[22][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux29~2 .extended_lut = "off";
defparam \reg_bank|Mux29~2 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \reg_bank|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N42
cyclonev_lcell_comb \reg_bank|Mux29~1 (
// Equation(s):
// \reg_bank|Mux29~1_combout  = ( \reg_bank|registers[25][2]~q  & ( \reg_bank|registers[17][2]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|registers[21][2]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][2]~q )))) ) ) ) # ( 
// !\reg_bank|registers[25][2]~q  & ( \reg_bank|registers[17][2]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o )) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][2]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][2]~q ))))) ) ) ) # 
// ( \reg_bank|registers[25][2]~q  & ( !\reg_bank|registers[17][2]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o )) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][2]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][2]~q ))))) ) ) ) # 
// ( !\reg_bank|registers[25][2]~q  & ( !\reg_bank|registers[17][2]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][2]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][2]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[21][2]~q ),
	.datad(!\reg_bank|registers[29][2]~q ),
	.datae(!\reg_bank|registers[25][2]~q ),
	.dataf(!\reg_bank|registers[17][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux29~1 .extended_lut = "off";
defparam \reg_bank|Mux29~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N3
cyclonev_lcell_comb \reg_bank|Mux29~3 (
// Equation(s):
// \reg_bank|Mux29~3_combout  = ( \reg_bank|registers[27][2]~q  & ( \reg_bank|registers[23][2]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[19][2]~q )) # (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[31][2]~q 
// )))) ) ) ) # ( !\reg_bank|registers[27][2]~q  & ( \reg_bank|registers[23][2]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[19][2]~q )) # (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & (\rs1[2]~input_o  & ((\reg_bank|registers[31][2]~q )))) ) ) ) # ( 
// \reg_bank|registers[27][2]~q  & ( !\reg_bank|registers[23][2]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|registers[19][2]~q ))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[31][2]~q )))) ) ) ) # ( 
// !\reg_bank|registers[27][2]~q  & ( !\reg_bank|registers[23][2]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|registers[19][2]~q ))) # (\rs1[3]~input_o  & (\rs1[2]~input_o  & ((\reg_bank|registers[31][2]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[19][2]~q ),
	.datad(!\reg_bank|registers[31][2]~q ),
	.datae(!\reg_bank|registers[27][2]~q ),
	.dataf(!\reg_bank|registers[23][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux29~3 .extended_lut = "off";
defparam \reg_bank|Mux29~3 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N42
cyclonev_lcell_comb \reg_bank|Mux29~4 (
// Equation(s):
// \reg_bank|Mux29~4_combout  = ( \reg_bank|Mux29~1_combout  & ( \reg_bank|Mux29~3_combout  & ( ((!\rs1[1]~input_o  & (\reg_bank|Mux29~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux29~2_combout )))) # (\rs1[0]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux29~1_combout  & ( \reg_bank|Mux29~3_combout  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|Mux29~0_combout ))) # (\rs1[1]~input_o  & (((\reg_bank|Mux29~2_combout )) # (\rs1[0]~input_o ))) ) ) ) # ( \reg_bank|Mux29~1_combout  & ( 
// !\reg_bank|Mux29~3_combout  & ( (!\rs1[1]~input_o  & (((\reg_bank|Mux29~0_combout )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|Mux29~2_combout )))) ) ) ) # ( !\reg_bank|Mux29~1_combout  & ( !\reg_bank|Mux29~3_combout  & 
// ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux29~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux29~2_combout ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux29~0_combout ),
	.datad(!\reg_bank|Mux29~2_combout ),
	.datae(!\reg_bank|Mux29~1_combout ),
	.dataf(!\reg_bank|Mux29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux29~4 .extended_lut = "off";
defparam \reg_bank|Mux29~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N36
cyclonev_lcell_comb \ULA|Add0~9 (
// Equation(s):
// \ULA|Add0~9_sumout  = SUM(( \reg_bank|Mux61~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux29~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux29~4_combout )) ) + ( \ULA|Add0~6  ))
// \ULA|Add0~10  = CARRY(( \reg_bank|Mux61~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux29~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux29~4_combout )) ) + ( \ULA|Add0~6  ))

	.dataa(gnd),
	.datab(!\rs1[4]~input_o ),
	.datac(!\reg_bank|Mux29~4_combout ),
	.datad(!\reg_bank|Mux61~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux29~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~9_sumout ),
	.cout(\ULA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~9 .extended_lut = "off";
defparam \ULA|Add0~9 .lut_mask = 64'h0000FC30000000FF;
defparam \ULA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N12
cyclonev_lcell_comb \ULA|Mux29~0 (
// Equation(s):
// \ULA|Mux29~0_combout  = ( \ULA|Add0~9_sumout  & ( (!\reg_bank|Mux61~10_combout  & ((!\sel[1]~input_o  & (!\sel[0]~input_o )) # (\sel[1]~input_o  & ((\reg_bank|Mux29~10_combout ))))) # (\reg_bank|Mux61~10_combout  & (((!\sel[0]~input_o ) # 
// (\reg_bank|Mux29~10_combout )))) ) ) # ( !\ULA|Add0~9_sumout  & ( (!\reg_bank|Mux61~10_combout  & (\sel[1]~input_o  & ((\reg_bank|Mux29~10_combout )))) # (\reg_bank|Mux61~10_combout  & ((!\sel[0]~input_o  & (\sel[1]~input_o )) # (\sel[0]~input_o  & 
// ((\reg_bank|Mux29~10_combout ))))) ) )

	.dataa(!\reg_bank|Mux61~10_combout ),
	.datab(!\sel[1]~input_o ),
	.datac(!\sel[0]~input_o ),
	.datad(!\reg_bank|Mux29~10_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux29~0 .extended_lut = "off";
defparam \ULA|Mux29~0 .lut_mask = 64'h10371037D0F7D0F7;
defparam \ULA|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N50
dffeas \reg_bank|registers[11][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][2] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N51
cyclonev_lcell_comb \reg_bank|Mux29~5 (
// Equation(s):
// \reg_bank|Mux29~5_combout  = ( \reg_bank|registers[10][2]~q  & ( \reg_bank|registers[9][2]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[8][2]~q ) # (\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|registers[11][2]~q 
// ))) ) ) ) # ( !\reg_bank|registers[10][2]~q  & ( \reg_bank|registers[9][2]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[8][2]~q ) # (\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][2]~q  & (\rs1[0]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[10][2]~q  & ( !\reg_bank|registers[9][2]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o  & \reg_bank|registers[8][2]~q )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|registers[11][2]~q ))) ) ) ) # ( 
// !\reg_bank|registers[10][2]~q  & ( !\reg_bank|registers[9][2]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o  & \reg_bank|registers[8][2]~q )))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][2]~q  & (\rs1[0]~input_o ))) ) ) )

	.dataa(!\reg_bank|registers[11][2]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[8][2]~q ),
	.datae(!\reg_bank|registers[10][2]~q ),
	.dataf(!\reg_bank|registers[9][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux29~5 .extended_lut = "off";
defparam \reg_bank|Mux29~5 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg_bank|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N33
cyclonev_lcell_comb \reg_bank|Mux29~6 (
// Equation(s):
// \reg_bank|Mux29~6_combout  = ( \reg_bank|registers[14][2]~q  & ( \reg_bank|registers[13][2]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[12][2]~q )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|registers[15][2]~q 
// )))) ) ) ) # ( !\reg_bank|registers[14][2]~q  & ( \reg_bank|registers[13][2]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[12][2]~q )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|registers[15][2]~q )))) ) ) ) # ( 
// \reg_bank|registers[14][2]~q  & ( !\reg_bank|registers[13][2]~q  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|registers[12][2]~q ))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|registers[15][2]~q )))) ) ) ) # ( 
// !\reg_bank|registers[14][2]~q  & ( !\reg_bank|registers[13][2]~q  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|registers[12][2]~q ))) # (\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|registers[15][2]~q )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[12][2]~q ),
	.datad(!\reg_bank|registers[15][2]~q ),
	.datae(!\reg_bank|registers[14][2]~q ),
	.dataf(!\reg_bank|registers[13][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux29~6 .extended_lut = "off";
defparam \reg_bank|Mux29~6 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux29~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N21
cyclonev_lcell_comb \reg_bank|Mux29~8 (
// Equation(s):
// \reg_bank|Mux29~8_combout  = ( \reg_bank|registers[3][2]~q  & ( \reg_bank|registers[1][2]~q  & ( ((\rs1[1]~input_o  & \reg_bank|registers[2][2]~q )) # (\rs1[0]~input_o ) ) ) ) # ( !\reg_bank|registers[3][2]~q  & ( \reg_bank|registers[1][2]~q  & ( 
// (!\rs1[1]~input_o  & (\rs1[0]~input_o )) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & \reg_bank|registers[2][2]~q )) ) ) ) # ( \reg_bank|registers[3][2]~q  & ( !\reg_bank|registers[1][2]~q  & ( (\rs1[1]~input_o  & ((\reg_bank|registers[2][2]~q ) # 
// (\rs1[0]~input_o ))) ) ) ) # ( !\reg_bank|registers[3][2]~q  & ( !\reg_bank|registers[1][2]~q  & ( (\rs1[1]~input_o  & (!\rs1[0]~input_o  & \reg_bank|registers[2][2]~q )) ) ) )

	.dataa(gnd),
	.datab(!\rs1[1]~input_o ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[2][2]~q ),
	.datae(!\reg_bank|registers[3][2]~q ),
	.dataf(!\reg_bank|registers[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux29~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux29~8 .extended_lut = "off";
defparam \reg_bank|Mux29~8 .lut_mask = 64'h003003330C3C0F3F;
defparam \reg_bank|Mux29~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N45
cyclonev_lcell_comb \reg_bank|Mux29~7 (
// Equation(s):
// \reg_bank|Mux29~7_combout  = ( \reg_bank|registers[5][2]~q  & ( \reg_bank|registers[6][2]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o ) # (\reg_bank|registers[4][2]~q )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|registers[7][2]~q ))) 
// ) ) ) # ( !\reg_bank|registers[5][2]~q  & ( \reg_bank|registers[6][2]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[4][2]~q  & !\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|registers[7][2]~q ))) ) ) ) # ( 
// \reg_bank|registers[5][2]~q  & ( !\reg_bank|registers[6][2]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o ) # (\reg_bank|registers[4][2]~q )))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][2]~q  & ((\rs1[0]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[5][2]~q  & ( !\reg_bank|registers[6][2]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[4][2]~q  & !\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][2]~q  & ((\rs1[0]~input_o )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|registers[7][2]~q ),
	.datac(!\reg_bank|registers[4][2]~q ),
	.datad(!\rs1[0]~input_o ),
	.datae(!\reg_bank|registers[5][2]~q ),
	.dataf(!\reg_bank|registers[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux29~7 .extended_lut = "off";
defparam \reg_bank|Mux29~7 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \reg_bank|Mux29~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N6
cyclonev_lcell_comb \reg_bank|Mux29~9 (
// Equation(s):
// \reg_bank|Mux29~9_combout  = ( \reg_bank|Mux29~8_combout  & ( \reg_bank|Mux29~7_combout  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|Mux29~5_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux29~6_combout )))) ) ) ) # ( 
// !\reg_bank|Mux29~8_combout  & ( \reg_bank|Mux29~7_combout  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|Mux29~5_combout ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|Mux29~6_combout )))) ) ) ) # ( \reg_bank|Mux29~8_combout  & ( 
// !\reg_bank|Mux29~7_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|Mux29~5_combout )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|Mux29~6_combout )))) ) ) ) # ( !\reg_bank|Mux29~8_combout  & ( !\reg_bank|Mux29~7_combout  & 
// ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux29~5_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux29~6_combout ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|Mux29~5_combout ),
	.datad(!\reg_bank|Mux29~6_combout ),
	.datae(!\reg_bank|Mux29~8_combout ),
	.dataf(!\reg_bank|Mux29~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux29~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux29~9 .extended_lut = "off";
defparam \reg_bank|Mux29~9 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux29~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N0
cyclonev_lcell_comb \reg_bank|Mux29~10 (
// Equation(s):
// \reg_bank|Mux29~10_combout  = (!\rs1[4]~input_o  & (\reg_bank|Mux29~9_combout )) # (\rs1[4]~input_o  & ((\reg_bank|Mux29~4_combout )))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux29~9_combout ),
	.datad(!\reg_bank|Mux29~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux29~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux29~10 .extended_lut = "off";
defparam \reg_bank|Mux29~10 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \reg_bank|Mux29~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N47
dffeas \reg_bank|registers[9][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N26
dffeas \reg_bank|registers[10][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N47
dffeas \reg_bank|registers[11][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N27
cyclonev_lcell_comb \reg_bank|registers[8][3]~feeder (
// Equation(s):
// \reg_bank|registers[8][3]~feeder_combout  = ( \ULA|Mux28~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][3]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \reg_bank|registers[8][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N9
cyclonev_lcell_comb \reg_bank|Mux60~5 (
// Equation(s):
// \reg_bank|Mux60~5_combout  = ( \reg_bank|registers[11][3]~q  & ( \reg_bank|registers[8][3]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|registers[9][3]~q )))) # (\rs2[1]~input_o  & (((\reg_bank|registers[10][3]~q )) # (\rs2[0]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[11][3]~q  & ( \reg_bank|registers[8][3]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|registers[9][3]~q )))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[10][3]~q )))) ) ) ) # ( 
// \reg_bank|registers[11][3]~q  & ( !\reg_bank|registers[8][3]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|registers[9][3]~q ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[10][3]~q )) # (\rs2[0]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[11][3]~q  & ( !\reg_bank|registers[8][3]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|registers[9][3]~q ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[10][3]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[9][3]~q ),
	.datad(!\reg_bank|registers[10][3]~q ),
	.datae(!\reg_bank|registers[11][3]~q ),
	.dataf(!\reg_bank|registers[8][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux60~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux60~5 .extended_lut = "off";
defparam \reg_bank|Mux60~5 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_bank|Mux60~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N48
cyclonev_lcell_comb \reg_bank|registers[12][3]~feeder (
// Equation(s):
// \reg_bank|registers[12][3]~feeder_combout  = \ULA|Mux28~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|Mux28~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][3]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_bank|registers[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N49
dffeas \reg_bank|registers[12][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N8
dffeas \reg_bank|registers[14][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N14
dffeas \reg_bank|registers[15][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \reg_bank|registers[13][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N30
cyclonev_lcell_comb \reg_bank|Mux60~6 (
// Equation(s):
// \reg_bank|Mux60~6_combout  = ( \reg_bank|registers[15][3]~q  & ( \reg_bank|registers[13][3]~q  & ( ((!\rs2[1]~input_o  & (\reg_bank|registers[12][3]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[14][3]~q )))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[15][3]~q  & ( \reg_bank|registers[13][3]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[12][3]~q )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[14][3]~q )))) ) ) ) # ( 
// \reg_bank|registers[15][3]~q  & ( !\reg_bank|registers[13][3]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[12][3]~q ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[14][3]~q )) # (\rs2[0]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[15][3]~q  & ( !\reg_bank|registers[13][3]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[12][3]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[14][3]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[12][3]~q ),
	.datad(!\reg_bank|registers[14][3]~q ),
	.datae(!\reg_bank|registers[15][3]~q ),
	.dataf(!\reg_bank|registers[13][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux60~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux60~6 .extended_lut = "off";
defparam \reg_bank|Mux60~6 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux60~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N53
dffeas \reg_bank|registers[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N59
dffeas \reg_bank|registers[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N38
dffeas \reg_bank|registers[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N3
cyclonev_lcell_comb \reg_bank|Mux60~8 (
// Equation(s):
// \reg_bank|Mux60~8_combout  = ( \reg_bank|registers[3][3]~q  & ( \reg_bank|registers[2][3]~q  & ( ((\rs2[0]~input_o  & \reg_bank|registers[1][3]~q )) # (\rs2[1]~input_o ) ) ) ) # ( !\reg_bank|registers[3][3]~q  & ( \reg_bank|registers[2][3]~q  & ( 
// (!\rs2[0]~input_o  & (\rs2[1]~input_o )) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & \reg_bank|registers[1][3]~q )) ) ) ) # ( \reg_bank|registers[3][3]~q  & ( !\reg_bank|registers[2][3]~q  & ( (\rs2[0]~input_o  & ((\reg_bank|registers[1][3]~q ) # 
// (\rs2[1]~input_o ))) ) ) ) # ( !\reg_bank|registers[3][3]~q  & ( !\reg_bank|registers[2][3]~q  & ( (\rs2[0]~input_o  & (!\rs2[1]~input_o  & \reg_bank|registers[1][3]~q )) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(gnd),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[1][3]~q ),
	.datae(!\reg_bank|registers[3][3]~q ),
	.dataf(!\reg_bank|registers[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux60~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux60~8 .extended_lut = "off";
defparam \reg_bank|Mux60~8 .lut_mask = 64'h005005550A5A0F5F;
defparam \reg_bank|Mux60~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N38
dffeas \reg_bank|registers[6][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N3
cyclonev_lcell_comb \reg_bank|registers[5][3]~feeder (
// Equation(s):
// \reg_bank|registers[5][3]~feeder_combout  = ( \ULA|Mux28~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[5][3]~feeder .extended_lut = "off";
defparam \reg_bank|registers[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N5
dffeas \reg_bank|registers[5][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N6
cyclonev_lcell_comb \reg_bank|registers[4][3]~feeder (
// Equation(s):
// \reg_bank|registers[4][3]~feeder_combout  = ( \ULA|Mux28~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[4][3]~feeder .extended_lut = "off";
defparam \reg_bank|registers[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N8
dffeas \reg_bank|registers[4][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N2
dffeas \reg_bank|registers[7][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N39
cyclonev_lcell_comb \reg_bank|Mux60~7 (
// Equation(s):
// \reg_bank|Mux60~7_combout  = ( \reg_bank|registers[4][3]~q  & ( \reg_bank|registers[7][3]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[6][3]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][3]~q ) # (\rs2[1]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[4][3]~q  & ( \reg_bank|registers[7][3]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[6][3]~q  & (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][3]~q ) # (\rs2[1]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[4][3]~q  & ( !\reg_bank|registers[7][3]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[6][3]~q ))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o  & \reg_bank|registers[5][3]~q )))) ) ) ) # ( 
// !\reg_bank|registers[4][3]~q  & ( !\reg_bank|registers[7][3]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[6][3]~q  & (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o  & \reg_bank|registers[5][3]~q )))) ) ) )

	.dataa(!\reg_bank|registers[6][3]~q ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[5][3]~q ),
	.datae(!\reg_bank|registers[4][3]~q ),
	.dataf(!\reg_bank|registers[7][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux60~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux60~7 .extended_lut = "off";
defparam \reg_bank|Mux60~7 .lut_mask = 64'h0434C4F40737C7F7;
defparam \reg_bank|Mux60~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N12
cyclonev_lcell_comb \reg_bank|Mux60~9 (
// Equation(s):
// \reg_bank|Mux60~9_combout  = ( \reg_bank|Mux60~8_combout  & ( \reg_bank|Mux60~7_combout  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|Mux60~5_combout )) # (\rs2[2]~input_o  & ((\reg_bank|Mux60~6_combout )))) ) ) ) # ( 
// !\reg_bank|Mux60~8_combout  & ( \reg_bank|Mux60~7_combout  & ( (!\rs2[2]~input_o  & (\reg_bank|Mux60~5_combout  & (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|Mux60~6_combout )))) ) ) ) # ( \reg_bank|Mux60~8_combout  & ( 
// !\reg_bank|Mux60~7_combout  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|Mux60~5_combout ))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o  & \reg_bank|Mux60~6_combout )))) ) ) ) # ( !\reg_bank|Mux60~8_combout  & ( !\reg_bank|Mux60~7_combout  & 
// ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|Mux60~5_combout )) # (\rs2[2]~input_o  & ((\reg_bank|Mux60~6_combout ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|Mux60~5_combout ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|Mux60~6_combout ),
	.datae(!\reg_bank|Mux60~8_combout ),
	.dataf(!\reg_bank|Mux60~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux60~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux60~9 .extended_lut = "off";
defparam \reg_bank|Mux60~9 .lut_mask = 64'h0207A2A75257F2F7;
defparam \reg_bank|Mux60~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N41
dffeas \reg_bank|registers[30][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N24
cyclonev_lcell_comb \reg_bank|registers[22][3]~feeder (
// Equation(s):
// \reg_bank|registers[22][3]~feeder_combout  = ( \ULA|Mux28~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][3]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N26
dffeas \reg_bank|registers[22][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N50
dffeas \reg_bank|registers[26][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N8
dffeas \reg_bank|registers[18][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N51
cyclonev_lcell_comb \reg_bank|Mux60~2 (
// Equation(s):
// \reg_bank|Mux60~2_combout  = ( \reg_bank|registers[26][3]~q  & ( \reg_bank|registers[18][3]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & ((\reg_bank|registers[22][3]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[30][3]~q ))) ) ) ) # ( 
// !\reg_bank|registers[26][3]~q  & ( \reg_bank|registers[18][3]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[22][3]~q )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[30][3]~q ))) ) ) ) # ( 
// \reg_bank|registers[26][3]~q  & ( !\reg_bank|registers[18][3]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[22][3]~q )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[30][3]~q )))) ) ) ) # ( 
// !\reg_bank|registers[26][3]~q  & ( !\reg_bank|registers[18][3]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[22][3]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[30][3]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[30][3]~q ),
	.datad(!\reg_bank|registers[22][3]~q ),
	.datae(!\reg_bank|registers[26][3]~q ),
	.dataf(!\reg_bank|registers[18][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux60~2 .extended_lut = "off";
defparam \reg_bank|Mux60~2 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg_bank|Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N44
dffeas \reg_bank|registers[23][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N56
dffeas \reg_bank|registers[31][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N36
cyclonev_lcell_comb \reg_bank|registers[19][3]~feeder (
// Equation(s):
// \reg_bank|registers[19][3]~feeder_combout  = \ULA|Mux28~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|Mux28~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[19][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[19][3]~feeder .extended_lut = "off";
defparam \reg_bank|registers[19][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_bank|registers[19][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N37
dffeas \reg_bank|registers[19][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[19][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N57
cyclonev_lcell_comb \reg_bank|Mux60~3 (
// Equation(s):
// \reg_bank|Mux60~3_combout  = ( \reg_bank|registers[19][3]~q  & ( \reg_bank|registers[27][3]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[23][3]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[31][3]~q )))) ) ) ) # ( 
// !\reg_bank|registers[19][3]~q  & ( \reg_bank|registers[27][3]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o )) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[23][3]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[31][3]~q ))))) ) ) ) # ( 
// \reg_bank|registers[19][3]~q  & ( !\reg_bank|registers[27][3]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o )) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[23][3]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[31][3]~q ))))) ) ) ) # 
// ( !\reg_bank|registers[19][3]~q  & ( !\reg_bank|registers[27][3]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[23][3]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[31][3]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[23][3]~q ),
	.datad(!\reg_bank|registers[31][3]~q ),
	.datae(!\reg_bank|registers[19][3]~q ),
	.dataf(!\reg_bank|registers[27][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux60~3 .extended_lut = "off";
defparam \reg_bank|Mux60~3 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_bank|Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N41
dffeas \reg_bank|registers[17][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N14
dffeas \reg_bank|registers[25][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N0
cyclonev_lcell_comb \reg_bank|registers[21][3]~feeder (
// Equation(s):
// \reg_bank|registers[21][3]~feeder_combout  = ( \ULA|Mux28~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][3]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \reg_bank|registers[21][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N20
dffeas \reg_bank|registers[29][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N21
cyclonev_lcell_comb \reg_bank|Mux60~1 (
// Equation(s):
// \reg_bank|Mux60~1_combout  = ( \reg_bank|registers[21][3]~q  & ( \reg_bank|registers[29][3]~q  & ( ((!\rs2[3]~input_o  & (\reg_bank|registers[17][3]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[25][3]~q )))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[21][3]~q  & ( \reg_bank|registers[29][3]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[17][3]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[25][3]~q ))))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o )))) ) ) ) 
// # ( \reg_bank|registers[21][3]~q  & ( !\reg_bank|registers[29][3]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[17][3]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[25][3]~q ))))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[21][3]~q  & ( !\reg_bank|registers[29][3]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[17][3]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[25][3]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[17][3]~q ),
	.datac(!\reg_bank|registers[25][3]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[21][3]~q ),
	.dataf(!\reg_bank|registers[29][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux60~1 .extended_lut = "off";
defparam \reg_bank|Mux60~1 .lut_mask = 64'h220A770A225F775F;
defparam \reg_bank|Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N20
dffeas \reg_bank|registers[16][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N41
dffeas \reg_bank|registers[28][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N29
dffeas \reg_bank|registers[20][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N0
cyclonev_lcell_comb \reg_bank|registers[24][3]~feeder (
// Equation(s):
// \reg_bank|registers[24][3]~feeder_combout  = ( \ULA|Mux28~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[24][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[24][3]~feeder .extended_lut = "off";
defparam \reg_bank|registers[24][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[24][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N2
dffeas \reg_bank|registers[24][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[24][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N36
cyclonev_lcell_comb \reg_bank|Mux60~0 (
// Equation(s):
// \reg_bank|Mux60~0_combout  = ( \reg_bank|registers[20][3]~q  & ( \reg_bank|registers[24][3]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[16][3]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[28][3]~q 
// )))) ) ) ) # ( !\reg_bank|registers[20][3]~q  & ( \reg_bank|registers[24][3]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[16][3]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[28][3]~q )))) ) ) ) # ( 
// \reg_bank|registers[20][3]~q  & ( !\reg_bank|registers[24][3]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[16][3]~q ))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[28][3]~q )))) ) ) ) # ( 
// !\reg_bank|registers[20][3]~q  & ( !\reg_bank|registers[24][3]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[16][3]~q ))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[28][3]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[16][3]~q ),
	.datad(!\reg_bank|registers[28][3]~q ),
	.datae(!\reg_bank|registers[20][3]~q ),
	.dataf(!\reg_bank|registers[24][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux60~0 .extended_lut = "off";
defparam \reg_bank|Mux60~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N33
cyclonev_lcell_comb \reg_bank|Mux60~4 (
// Equation(s):
// \reg_bank|Mux60~4_combout  = ( \reg_bank|Mux60~1_combout  & ( \reg_bank|Mux60~0_combout  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|Mux60~2_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux60~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux60~1_combout  & ( \reg_bank|Mux60~0_combout  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|Mux60~2_combout )))) # (\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|Mux60~3_combout )))) ) ) ) # ( \reg_bank|Mux60~1_combout  & ( 
// !\reg_bank|Mux60~0_combout  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|Mux60~2_combout ))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|Mux60~3_combout )))) ) ) ) # ( !\reg_bank|Mux60~1_combout  & ( !\reg_bank|Mux60~0_combout  & ( 
// (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|Mux60~2_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux60~3_combout ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux60~2_combout ),
	.datad(!\reg_bank|Mux60~3_combout ),
	.datae(!\reg_bank|Mux60~1_combout ),
	.dataf(!\reg_bank|Mux60~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux60~4 .extended_lut = "off";
defparam \reg_bank|Mux60~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N6
cyclonev_lcell_comb \reg_bank|Mux60~10 (
// Equation(s):
// \reg_bank|Mux60~10_combout  = ( \reg_bank|Mux60~9_combout  & ( \reg_bank|Mux60~4_combout  ) ) # ( !\reg_bank|Mux60~9_combout  & ( \reg_bank|Mux60~4_combout  & ( \rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux60~9_combout  & ( !\reg_bank|Mux60~4_combout  & ( 
// !\rs2[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux60~9_combout ),
	.dataf(!\reg_bank|Mux60~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux60~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux60~10 .extended_lut = "off";
defparam \reg_bank|Mux60~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \reg_bank|Mux60~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N39
cyclonev_lcell_comb \reg_bank|Mux28~8 (
// Equation(s):
// \reg_bank|Mux28~8_combout  = ( \reg_bank|registers[3][3]~q  & ( \reg_bank|registers[1][3]~q  & ( ((\rs1[1]~input_o  & \reg_bank|registers[2][3]~q )) # (\rs1[0]~input_o ) ) ) ) # ( !\reg_bank|registers[3][3]~q  & ( \reg_bank|registers[1][3]~q  & ( 
// (!\rs1[0]~input_o  & (\rs1[1]~input_o  & \reg_bank|registers[2][3]~q )) # (\rs1[0]~input_o  & (!\rs1[1]~input_o )) ) ) ) # ( \reg_bank|registers[3][3]~q  & ( !\reg_bank|registers[1][3]~q  & ( (\rs1[1]~input_o  & ((\reg_bank|registers[2][3]~q ) # 
// (\rs1[0]~input_o ))) ) ) ) # ( !\reg_bank|registers[3][3]~q  & ( !\reg_bank|registers[1][3]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & \reg_bank|registers[2][3]~q )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(gnd),
	.datad(!\reg_bank|registers[2][3]~q ),
	.datae(!\reg_bank|registers[3][3]~q ),
	.dataf(!\reg_bank|registers[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux28~8 .extended_lut = "off";
defparam \reg_bank|Mux28~8 .lut_mask = 64'h0022113344665577;
defparam \reg_bank|Mux28~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N45
cyclonev_lcell_comb \reg_bank|Mux28~7 (
// Equation(s):
// \reg_bank|Mux28~7_combout  = ( \reg_bank|registers[5][3]~q  & ( \reg_bank|registers[6][3]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[4][3]~q )) # (\rs1[1]~input_o ))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|registers[7][3]~q )))) 
// ) ) ) # ( !\reg_bank|registers[5][3]~q  & ( \reg_bank|registers[6][3]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[4][3]~q )) # (\rs1[1]~input_o ))) # (\rs1[0]~input_o  & (\rs1[1]~input_o  & ((\reg_bank|registers[7][3]~q )))) ) ) ) # ( 
// \reg_bank|registers[5][3]~q  & ( !\reg_bank|registers[6][3]~q  & ( (!\rs1[0]~input_o  & (!\rs1[1]~input_o  & (\reg_bank|registers[4][3]~q ))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|registers[7][3]~q )))) ) ) ) # ( 
// !\reg_bank|registers[5][3]~q  & ( !\reg_bank|registers[6][3]~q  & ( (!\rs1[0]~input_o  & (!\rs1[1]~input_o  & (\reg_bank|registers[4][3]~q ))) # (\rs1[0]~input_o  & (\rs1[1]~input_o  & ((\reg_bank|registers[7][3]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[4][3]~q ),
	.datad(!\reg_bank|registers[7][3]~q ),
	.datae(!\reg_bank|registers[5][3]~q ),
	.dataf(!\reg_bank|registers[6][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux28~7 .extended_lut = "off";
defparam \reg_bank|Mux28~7 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux28~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N42
cyclonev_lcell_comb \reg_bank|Mux28~5 (
// Equation(s):
// \reg_bank|Mux28~5_combout  = ( \reg_bank|registers[10][3]~q  & ( \reg_bank|registers[8][3]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & (\reg_bank|registers[9][3]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[11][3]~q )))) ) ) ) # ( 
// !\reg_bank|registers[10][3]~q  & ( \reg_bank|registers[8][3]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|registers[9][3]~q )))) # (\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|registers[11][3]~q )))) ) ) ) # ( 
// \reg_bank|registers[10][3]~q  & ( !\reg_bank|registers[8][3]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|registers[9][3]~q ))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|registers[11][3]~q )))) ) ) ) # ( 
// !\reg_bank|registers[10][3]~q  & ( !\reg_bank|registers[8][3]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[9][3]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[11][3]~q ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[9][3]~q ),
	.datad(!\reg_bank|registers[11][3]~q ),
	.datae(!\reg_bank|registers[10][3]~q ),
	.dataf(!\reg_bank|registers[8][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux28~5 .extended_lut = "off";
defparam \reg_bank|Mux28~5 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N33
cyclonev_lcell_comb \reg_bank|Mux28~6 (
// Equation(s):
// \reg_bank|Mux28~6_combout  = ( \reg_bank|registers[14][3]~q  & ( \reg_bank|registers[12][3]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & ((\reg_bank|registers[13][3]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[15][3]~q ))) ) ) ) # ( 
// !\reg_bank|registers[14][3]~q  & ( \reg_bank|registers[12][3]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[13][3]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[15][3]~q )))) ) ) 
// ) # ( \reg_bank|registers[14][3]~q  & ( !\reg_bank|registers[12][3]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[13][3]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[15][3]~q )))) 
// ) ) ) # ( !\reg_bank|registers[14][3]~q  & ( !\reg_bank|registers[12][3]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[13][3]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[15][3]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[15][3]~q ),
	.datac(!\reg_bank|registers[13][3]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[14][3]~q ),
	.dataf(!\reg_bank|registers[12][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux28~6 .extended_lut = "off";
defparam \reg_bank|Mux28~6 .lut_mask = 64'h051105BBAF11AFBB;
defparam \reg_bank|Mux28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N48
cyclonev_lcell_comb \reg_bank|Mux28~9 (
// Equation(s):
// \reg_bank|Mux28~9_combout  = ( \reg_bank|Mux28~5_combout  & ( \reg_bank|Mux28~6_combout  & ( ((!\rs1[2]~input_o  & (\reg_bank|Mux28~8_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux28~7_combout )))) # (\rs1[3]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux28~5_combout  & ( \reg_bank|Mux28~6_combout  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux28~8_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux28~7_combout ))))) # (\rs1[3]~input_o  & (\rs1[2]~input_o )) ) ) ) # ( 
// \reg_bank|Mux28~5_combout  & ( !\reg_bank|Mux28~6_combout  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux28~8_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux28~7_combout ))))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o )) ) ) ) # ( 
// !\reg_bank|Mux28~5_combout  & ( !\reg_bank|Mux28~6_combout  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux28~8_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux28~7_combout ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|Mux28~8_combout ),
	.datad(!\reg_bank|Mux28~7_combout ),
	.datae(!\reg_bank|Mux28~5_combout ),
	.dataf(!\reg_bank|Mux28~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux28~9 .extended_lut = "off";
defparam \reg_bank|Mux28~9 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_bank|Mux28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N39
cyclonev_lcell_comb \ULA|Add0~13 (
// Equation(s):
// \ULA|Add0~13_sumout  = SUM(( (!\rs1[4]~input_o  & ((\reg_bank|Mux28~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux28~4_combout )) ) + ( \reg_bank|Mux60~10_combout  ) + ( \ULA|Add0~10  ))
// \ULA|Add0~14  = CARRY(( (!\rs1[4]~input_o  & ((\reg_bank|Mux28~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux28~4_combout )) ) + ( \reg_bank|Mux60~10_combout  ) + ( \ULA|Add0~10  ))

	.dataa(!\reg_bank|Mux60~10_combout ),
	.datab(!\rs1[4]~input_o ),
	.datac(!\reg_bank|Mux28~4_combout ),
	.datad(!\reg_bank|Mux28~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~13_sumout ),
	.cout(\ULA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~13 .extended_lut = "off";
defparam \ULA|Add0~13 .lut_mask = 64'h0000AAAA000003CF;
defparam \ULA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N57
cyclonev_lcell_comb \ULA|Mux28~0 (
// Equation(s):
// \ULA|Mux28~0_combout  = ( \reg_bank|Mux60~10_combout  & ( (!\sel[0]~input_o  & (((\ULA|Add0~13_sumout )) # (\sel[1]~input_o ))) # (\sel[0]~input_o  & (((\reg_bank|Mux28~10_combout )))) ) ) # ( !\reg_bank|Mux60~10_combout  & ( (!\sel[1]~input_o  & 
// (!\sel[0]~input_o  & ((\ULA|Add0~13_sumout )))) # (\sel[1]~input_o  & (((\reg_bank|Mux28~10_combout )))) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\reg_bank|Mux28~10_combout ),
	.datad(!\ULA|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux60~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux28~0 .extended_lut = "off";
defparam \ULA|Mux28~0 .lut_mask = 64'h058D058D47CF47CF;
defparam \ULA|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N35
dffeas \reg_bank|registers[27][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][3] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N30
cyclonev_lcell_comb \reg_bank|Mux28~3 (
// Equation(s):
// \reg_bank|Mux28~3_combout  = ( \reg_bank|registers[19][3]~q  & ( \reg_bank|registers[31][3]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[27][3]~q )))) # (\rs1[2]~input_o  & (((\reg_bank|registers[23][3]~q )) # (\rs1[3]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[19][3]~q  & ( \reg_bank|registers[31][3]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[27][3]~q ))) # (\rs1[2]~input_o  & (((\reg_bank|registers[23][3]~q )) # (\rs1[3]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[19][3]~q  & ( !\reg_bank|registers[31][3]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[27][3]~q )))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o  & ((\reg_bank|registers[23][3]~q )))) ) ) ) # ( 
// !\reg_bank|registers[19][3]~q  & ( !\reg_bank|registers[31][3]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[27][3]~q ))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o  & ((\reg_bank|registers[23][3]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[27][3]~q ),
	.datad(!\reg_bank|registers[23][3]~q ),
	.datae(!\reg_bank|registers[19][3]~q ),
	.dataf(!\reg_bank|registers[31][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux28~3 .extended_lut = "off";
defparam \reg_bank|Mux28~3 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_bank|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N21
cyclonev_lcell_comb \reg_bank|Mux28~2 (
// Equation(s):
// \reg_bank|Mux28~2_combout  = ( \reg_bank|registers[22][3]~q  & ( \reg_bank|registers[18][3]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[26][3]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][3]~q )))) ) ) ) # ( 
// !\reg_bank|registers[22][3]~q  & ( \reg_bank|registers[18][3]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[26][3]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][3]~q ))))) ) ) 
// ) # ( \reg_bank|registers[22][3]~q  & ( !\reg_bank|registers[18][3]~q  & ( (!\rs1[3]~input_o  & (((\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[26][3]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][3]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[22][3]~q  & ( !\reg_bank|registers[18][3]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[26][3]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][3]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[26][3]~q ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[30][3]~q ),
	.datae(!\reg_bank|registers[22][3]~q ),
	.dataf(!\reg_bank|registers[18][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux28~2 .extended_lut = "off";
defparam \reg_bank|Mux28~2 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_bank|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N15
cyclonev_lcell_comb \reg_bank|Mux28~1 (
// Equation(s):
// \reg_bank|Mux28~1_combout  = ( \reg_bank|registers[21][3]~q  & ( \reg_bank|registers[25][3]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[17][3]~q )) # (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[29][3]~q 
// )))) ) ) ) # ( !\reg_bank|registers[21][3]~q  & ( \reg_bank|registers[25][3]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[17][3]~q )) # (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[29][3]~q )))) ) ) ) # ( 
// \reg_bank|registers[21][3]~q  & ( !\reg_bank|registers[25][3]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[17][3]~q ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[29][3]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][3]~q  & ( !\reg_bank|registers[25][3]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[17][3]~q ))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[29][3]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[17][3]~q ),
	.datad(!\reg_bank|registers[29][3]~q ),
	.datae(!\reg_bank|registers[21][3]~q ),
	.dataf(!\reg_bank|registers[25][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux28~1 .extended_lut = "off";
defparam \reg_bank|Mux28~1 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N45
cyclonev_lcell_comb \reg_bank|Mux28~0 (
// Equation(s):
// \reg_bank|Mux28~0_combout  = ( \reg_bank|registers[28][3]~q  & ( \reg_bank|registers[20][3]~q  & ( ((!\rs1[3]~input_o  & (\reg_bank|registers[16][3]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[24][3]~q )))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[28][3]~q  & ( \reg_bank|registers[20][3]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[16][3]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[24][3]~q ))))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o )) ) ) ) # 
// ( \reg_bank|registers[28][3]~q  & ( !\reg_bank|registers[20][3]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[16][3]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[24][3]~q ))))) # (\rs1[2]~input_o  & (\rs1[3]~input_o )) ) ) ) # 
// ( !\reg_bank|registers[28][3]~q  & ( !\reg_bank|registers[20][3]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[16][3]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[24][3]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[16][3]~q ),
	.datad(!\reg_bank|registers[24][3]~q ),
	.datae(!\reg_bank|registers[28][3]~q ),
	.dataf(!\reg_bank|registers[20][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux28~0 .extended_lut = "off";
defparam \reg_bank|Mux28~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_bank|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N51
cyclonev_lcell_comb \reg_bank|Mux28~4 (
// Equation(s):
// \reg_bank|Mux28~4_combout  = ( \reg_bank|Mux28~1_combout  & ( \reg_bank|Mux28~0_combout  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & ((\reg_bank|Mux28~2_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux28~3_combout ))) ) ) ) # ( 
// !\reg_bank|Mux28~1_combout  & ( \reg_bank|Mux28~0_combout  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|Mux28~2_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux28~3_combout )))) ) ) ) # ( 
// \reg_bank|Mux28~1_combout  & ( !\reg_bank|Mux28~0_combout  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|Mux28~2_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux28~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux28~1_combout  & ( !\reg_bank|Mux28~0_combout  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|Mux28~2_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux28~3_combout )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux28~3_combout ),
	.datad(!\reg_bank|Mux28~2_combout ),
	.datae(!\reg_bank|Mux28~1_combout ),
	.dataf(!\reg_bank|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux28~4 .extended_lut = "off";
defparam \reg_bank|Mux28~4 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_bank|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N24
cyclonev_lcell_comb \reg_bank|Mux28~10 (
// Equation(s):
// \reg_bank|Mux28~10_combout  = ( \reg_bank|Mux28~9_combout  & ( (!\rs1[4]~input_o ) # (\reg_bank|Mux28~4_combout ) ) ) # ( !\reg_bank|Mux28~9_combout  & ( (\rs1[4]~input_o  & \reg_bank|Mux28~4_combout ) ) )

	.dataa(gnd),
	.datab(!\rs1[4]~input_o ),
	.datac(!\reg_bank|Mux28~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_bank|Mux28~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux28~10 .extended_lut = "off";
defparam \reg_bank|Mux28~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \reg_bank|Mux28~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N50
dffeas \reg_bank|registers[10][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N56
dffeas \reg_bank|registers[11][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N50
dffeas \reg_bank|registers[9][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N6
cyclonev_lcell_comb \reg_bank|registers[8][4]~feeder (
// Equation(s):
// \reg_bank|registers[8][4]~feeder_combout  = ( \ULA|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][4]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N8
dffeas \reg_bank|registers[8][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N0
cyclonev_lcell_comb \reg_bank|Mux59~5 (
// Equation(s):
// \reg_bank|Mux59~5_combout  = ( \reg_bank|registers[9][4]~q  & ( \reg_bank|registers[8][4]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[10][4]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][4]~q )))) ) ) ) # ( 
// !\reg_bank|registers[9][4]~q  & ( \reg_bank|registers[8][4]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[10][4]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][4]~q ))))) ) ) ) # ( 
// \reg_bank|registers[9][4]~q  & ( !\reg_bank|registers[8][4]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[10][4]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][4]~q ))))) ) ) ) # ( 
// !\reg_bank|registers[9][4]~q  & ( !\reg_bank|registers[8][4]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[10][4]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][4]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[10][4]~q ),
	.datad(!\reg_bank|registers[11][4]~q ),
	.datae(!\reg_bank|registers[9][4]~q ),
	.dataf(!\reg_bank|registers[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux59~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux59~5 .extended_lut = "off";
defparam \reg_bank|Mux59~5 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux59~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N8
dffeas \reg_bank|registers[6][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N2
dffeas \reg_bank|registers[7][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \reg_bank|registers[5][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N34
dffeas \reg_bank|registers[4][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N9
cyclonev_lcell_comb \reg_bank|Mux59~7 (
// Equation(s):
// \reg_bank|Mux59~7_combout  = ( \reg_bank|registers[5][4]~q  & ( \reg_bank|registers[4][4]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[6][4]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][4]~q )))) ) ) ) # ( 
// !\reg_bank|registers[5][4]~q  & ( \reg_bank|registers[4][4]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[6][4]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][4]~q ))))) ) ) ) # ( 
// \reg_bank|registers[5][4]~q  & ( !\reg_bank|registers[4][4]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[6][4]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][4]~q ))))) ) ) ) # ( 
// !\reg_bank|registers[5][4]~q  & ( !\reg_bank|registers[4][4]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[6][4]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][4]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[6][4]~q ),
	.datad(!\reg_bank|registers[7][4]~q ),
	.datae(!\reg_bank|registers[5][4]~q ),
	.dataf(!\reg_bank|registers[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux59~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux59~7 .extended_lut = "off";
defparam \reg_bank|Mux59~7 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux59~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N32
dffeas \reg_bank|registers[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N2
dffeas \reg_bank|registers[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \reg_bank|registers[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N36
cyclonev_lcell_comb \reg_bank|Mux59~8 (
// Equation(s):
// \reg_bank|Mux59~8_combout  = ( \reg_bank|registers[3][4]~q  & ( (!\rs2[1]~input_o  & (\reg_bank|registers[1][4]~q  & (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[2][4]~q ) # (\rs2[0]~input_o )))) ) ) # ( !\reg_bank|registers[3][4]~q  
// & ( (!\rs2[1]~input_o  & (\reg_bank|registers[1][4]~q  & (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (((!\rs2[0]~input_o  & \reg_bank|registers[2][4]~q )))) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[1][4]~q ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[2][4]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux59~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux59~8 .extended_lut = "off";
defparam \reg_bank|Mux59~8 .lut_mask = 64'h0252025207570757;
defparam \reg_bank|Mux59~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N32
dffeas \reg_bank|registers[14][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N48
cyclonev_lcell_comb \reg_bank|registers[12][4]~feeder (
// Equation(s):
// \reg_bank|registers[12][4]~feeder_combout  = ( \ULA|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][4]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[12][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N49
dffeas \reg_bank|registers[12][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N14
dffeas \reg_bank|registers[15][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N36
cyclonev_lcell_comb \reg_bank|registers[13][4]~feeder (
// Equation(s):
// \reg_bank|registers[13][4]~feeder_combout  = ( \ULA|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[13][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[13][4]~feeder .extended_lut = "off";
defparam \reg_bank|registers[13][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[13][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N38
dffeas \reg_bank|registers[13][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N33
cyclonev_lcell_comb \reg_bank|Mux59~6 (
// Equation(s):
// \reg_bank|Mux59~6_combout  = ( \reg_bank|registers[15][4]~q  & ( \reg_bank|registers[13][4]~q  & ( ((!\rs2[1]~input_o  & ((\reg_bank|registers[12][4]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][4]~q ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[15][4]~q  & ( \reg_bank|registers[13][4]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[12][4]~q )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[14][4]~q ))) ) ) ) # ( 
// \reg_bank|registers[15][4]~q  & ( !\reg_bank|registers[13][4]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[12][4]~q )))) # (\rs2[1]~input_o  & (((\reg_bank|registers[14][4]~q )) # (\rs2[0]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[15][4]~q  & ( !\reg_bank|registers[13][4]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[12][4]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][4]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[14][4]~q ),
	.datad(!\reg_bank|registers[12][4]~q ),
	.datae(!\reg_bank|registers[15][4]~q ),
	.dataf(!\reg_bank|registers[13][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux59~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux59~6 .extended_lut = "off";
defparam \reg_bank|Mux59~6 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_bank|Mux59~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N54
cyclonev_lcell_comb \reg_bank|Mux59~9 (
// Equation(s):
// \reg_bank|Mux59~9_combout  = ( \reg_bank|Mux59~8_combout  & ( \reg_bank|Mux59~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|Mux59~5_combout )))) # (\rs2[2]~input_o  & (((\reg_bank|Mux59~7_combout )) # (\rs2[3]~input_o ))) ) ) ) # 
// ( !\reg_bank|Mux59~8_combout  & ( \reg_bank|Mux59~6_combout  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & (\reg_bank|Mux59~5_combout ))) # (\rs2[2]~input_o  & (((\reg_bank|Mux59~7_combout )) # (\rs2[3]~input_o ))) ) ) ) # ( \reg_bank|Mux59~8_combout  & ( 
// !\reg_bank|Mux59~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|Mux59~5_combout )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & ((\reg_bank|Mux59~7_combout )))) ) ) ) # ( !\reg_bank|Mux59~8_combout  & ( !\reg_bank|Mux59~6_combout  
// & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & (\reg_bank|Mux59~5_combout ))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & ((\reg_bank|Mux59~7_combout )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|Mux59~5_combout ),
	.datad(!\reg_bank|Mux59~7_combout ),
	.datae(!\reg_bank|Mux59~8_combout ),
	.dataf(!\reg_bank|Mux59~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux59~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux59~9 .extended_lut = "off";
defparam \reg_bank|Mux59~9 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_bank|Mux59~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N8
dffeas \reg_bank|registers[25][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N24
cyclonev_lcell_comb \reg_bank|registers[17][4]~feeder (
// Equation(s):
// \reg_bank|registers[17][4]~feeder_combout  = ( \ULA|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[17][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[17][4]~feeder .extended_lut = "off";
defparam \reg_bank|registers[17][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[17][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N26
dffeas \reg_bank|registers[17][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[17][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N2
dffeas \reg_bank|registers[29][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N35
dffeas \reg_bank|registers[21][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N3
cyclonev_lcell_comb \reg_bank|Mux59~1 (
// Equation(s):
// \reg_bank|Mux59~1_combout  = ( \reg_bank|registers[29][4]~q  & ( \reg_bank|registers[21][4]~q  & ( ((!\rs2[3]~input_o  & ((\reg_bank|registers[17][4]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[25][4]~q ))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[29][4]~q  & ( \reg_bank|registers[21][4]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[17][4]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[25][4]~q )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o )) ) ) ) # 
// ( \reg_bank|registers[29][4]~q  & ( !\reg_bank|registers[21][4]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[17][4]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[25][4]~q )))) # (\rs2[2]~input_o  & (\rs2[3]~input_o )) ) ) ) # 
// ( !\reg_bank|registers[29][4]~q  & ( !\reg_bank|registers[21][4]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[17][4]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[25][4]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[25][4]~q ),
	.datad(!\reg_bank|registers[17][4]~q ),
	.datae(!\reg_bank|registers[29][4]~q ),
	.dataf(!\reg_bank|registers[21][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux59~1 .extended_lut = "off";
defparam \reg_bank|Mux59~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_bank|Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N17
dffeas \reg_bank|registers[18][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N47
dffeas \reg_bank|registers[22][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \reg_bank|registers[26][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N9
cyclonev_lcell_comb \reg_bank|Mux59~2 (
// Equation(s):
// \reg_bank|Mux59~2_combout  = ( \reg_bank|registers[22][4]~q  & ( \reg_bank|registers[26][4]~q  & ( (!\rs2[2]~input_o  & (((\rs2[3]~input_o )) # (\reg_bank|registers[18][4]~q ))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[30][4]~q 
// )))) ) ) ) # ( !\reg_bank|registers[22][4]~q  & ( \reg_bank|registers[26][4]~q  & ( (!\rs2[2]~input_o  & (((\rs2[3]~input_o )) # (\reg_bank|registers[18][4]~q ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[30][4]~q  & \rs2[3]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[22][4]~q  & ( !\reg_bank|registers[26][4]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[18][4]~q  & ((!\rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[30][4]~q )))) ) ) ) # ( 
// !\reg_bank|registers[22][4]~q  & ( !\reg_bank|registers[26][4]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[18][4]~q  & ((!\rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((\reg_bank|registers[30][4]~q  & \rs2[3]~input_o )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[18][4]~q ),
	.datac(!\reg_bank|registers[30][4]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[22][4]~q ),
	.dataf(!\reg_bank|registers[26][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux59~2 .extended_lut = "off";
defparam \reg_bank|Mux59~2 .lut_mask = 64'h2205770522AF77AF;
defparam \reg_bank|Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N56
dffeas \reg_bank|registers[27][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N50
dffeas \reg_bank|registers[31][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \reg_bank|registers[23][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \reg_bank|registers[19][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N51
cyclonev_lcell_comb \reg_bank|Mux59~3 (
// Equation(s):
// \reg_bank|Mux59~3_combout  = ( \reg_bank|registers[23][4]~q  & ( \reg_bank|registers[19][4]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[27][4]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][4]~q )))) ) ) ) # ( 
// !\reg_bank|registers[23][4]~q  & ( \reg_bank|registers[19][4]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[27][4]~q ))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o  & \reg_bank|registers[31][4]~q )))) ) ) ) # ( 
// \reg_bank|registers[23][4]~q  & ( !\reg_bank|registers[19][4]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[27][4]~q  & (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[31][4]~q )))) ) ) ) # ( 
// !\reg_bank|registers[23][4]~q  & ( !\reg_bank|registers[19][4]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[27][4]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][4]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[27][4]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[31][4]~q ),
	.datae(!\reg_bank|registers[23][4]~q ),
	.dataf(!\reg_bank|registers[19][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux59~3 .extended_lut = "off";
defparam \reg_bank|Mux59~3 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_bank|Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N36
cyclonev_lcell_comb \reg_bank|registers[24][4]~feeder (
// Equation(s):
// \reg_bank|registers[24][4]~feeder_combout  = ( \ULA|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[24][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[24][4]~feeder .extended_lut = "off";
defparam \reg_bank|registers[24][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[24][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N38
dffeas \reg_bank|registers[24][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N57
cyclonev_lcell_comb \reg_bank|registers[28][4]~feeder (
// Equation(s):
// \reg_bank|registers[28][4]~feeder_combout  = ( \ULA|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[28][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[28][4]~feeder .extended_lut = "off";
defparam \reg_bank|registers[28][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[28][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N59
dffeas \reg_bank|registers[28][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[28][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N36
cyclonev_lcell_comb \reg_bank|registers[16][4]~feeder (
// Equation(s):
// \reg_bank|registers[16][4]~feeder_combout  = ( \ULA|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[16][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[16][4]~feeder .extended_lut = "off";
defparam \reg_bank|registers[16][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[16][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N38
dffeas \reg_bank|registers[16][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[16][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N15
cyclonev_lcell_comb \reg_bank|registers[20][4]~feeder (
// Equation(s):
// \reg_bank|registers[20][4]~feeder_combout  = ( \ULA|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][4]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N17
dffeas \reg_bank|registers[20][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N18
cyclonev_lcell_comb \reg_bank|Mux59~0 (
// Equation(s):
// \reg_bank|Mux59~0_combout  = ( \reg_bank|registers[16][4]~q  & ( \reg_bank|registers[20][4]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[24][4]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][4]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][4]~q  & ( \reg_bank|registers[20][4]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[24][4]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][4]~q ))))) ) ) ) # ( 
// \reg_bank|registers[16][4]~q  & ( !\reg_bank|registers[20][4]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[24][4]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][4]~q ))))) ) ) ) # 
// ( !\reg_bank|registers[16][4]~q  & ( !\reg_bank|registers[20][4]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[24][4]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][4]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[24][4]~q ),
	.datad(!\reg_bank|registers[28][4]~q ),
	.datae(!\reg_bank|registers[16][4]~q ),
	.dataf(!\reg_bank|registers[20][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux59~0 .extended_lut = "off";
defparam \reg_bank|Mux59~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_bank|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N24
cyclonev_lcell_comb \reg_bank|Mux59~4 (
// Equation(s):
// \reg_bank|Mux59~4_combout  = ( \reg_bank|Mux59~3_combout  & ( \reg_bank|Mux59~0_combout  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|Mux59~1_combout )))) # (\rs2[1]~input_o  & (((\reg_bank|Mux59~2_combout )) # (\rs2[0]~input_o ))) ) ) ) # 
// ( !\reg_bank|Mux59~3_combout  & ( \reg_bank|Mux59~0_combout  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|Mux59~1_combout )))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|Mux59~2_combout )))) ) ) ) # ( \reg_bank|Mux59~3_combout  
// & ( !\reg_bank|Mux59~0_combout  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|Mux59~1_combout ))) # (\rs2[1]~input_o  & (((\reg_bank|Mux59~2_combout )) # (\rs2[0]~input_o ))) ) ) ) # ( !\reg_bank|Mux59~3_combout  & ( !\reg_bank|Mux59~0_combout  
// & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|Mux59~1_combout ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|Mux59~2_combout )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|Mux59~1_combout ),
	.datad(!\reg_bank|Mux59~2_combout ),
	.datae(!\reg_bank|Mux59~3_combout ),
	.dataf(!\reg_bank|Mux59~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux59~4 .extended_lut = "off";
defparam \reg_bank|Mux59~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_bank|Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N42
cyclonev_lcell_comb \reg_bank|Mux59~10 (
// Equation(s):
// \reg_bank|Mux59~10_combout  = ( \reg_bank|Mux59~9_combout  & ( \reg_bank|Mux59~4_combout  ) ) # ( !\reg_bank|Mux59~9_combout  & ( \reg_bank|Mux59~4_combout  & ( \rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux59~9_combout  & ( !\reg_bank|Mux59~4_combout  & ( 
// !\rs2[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\rs2[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_bank|Mux59~9_combout ),
	.dataf(!\reg_bank|Mux59~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux59~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux59~10 .extended_lut = "off";
defparam \reg_bank|Mux59~10 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \reg_bank|Mux59~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N15
cyclonev_lcell_comb \reg_bank|Mux27~8 (
// Equation(s):
// \reg_bank|Mux27~8_combout  = ( \reg_bank|registers[2][4]~q  & ( \reg_bank|registers[1][4]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # (\reg_bank|registers[3][4]~q ))) ) ) ) # ( !\reg_bank|registers[2][4]~q  
// & ( \reg_bank|registers[1][4]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # (\reg_bank|registers[3][4]~q ))) ) ) ) # ( \reg_bank|registers[2][4]~q  & ( !\reg_bank|registers[1][4]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # 
// (\reg_bank|registers[3][4]~q ))) ) ) ) # ( !\reg_bank|registers[2][4]~q  & ( !\reg_bank|registers[1][4]~q  & ( (\rs1[1]~input_o  & (\rs1[0]~input_o  & \reg_bank|registers[3][4]~q )) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[3][4]~q ),
	.datad(gnd),
	.datae(!\reg_bank|registers[2][4]~q ),
	.dataf(!\reg_bank|registers[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux27~8 .extended_lut = "off";
defparam \reg_bank|Mux27~8 .lut_mask = 64'h0101454523236767;
defparam \reg_bank|Mux27~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N3
cyclonev_lcell_comb \reg_bank|Mux27~7 (
// Equation(s):
// \reg_bank|Mux27~7_combout  = ( \reg_bank|registers[5][4]~q  & ( \reg_bank|registers[4][4]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & ((\reg_bank|registers[6][4]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[7][4]~q ))) ) ) ) # ( 
// !\reg_bank|registers[5][4]~q  & ( \reg_bank|registers[4][4]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o ) # (\reg_bank|registers[6][4]~q )))) # (\rs1[0]~input_o  & (\reg_bank|registers[7][4]~q  & (\rs1[1]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[5][4]~q  & ( !\reg_bank|registers[4][4]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o  & \reg_bank|registers[6][4]~q )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[7][4]~q ))) ) ) ) # ( 
// !\reg_bank|registers[5][4]~q  & ( !\reg_bank|registers[4][4]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[6][4]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[7][4]~q )))) ) ) )

	.dataa(!\reg_bank|registers[7][4]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[6][4]~q ),
	.datae(!\reg_bank|registers[5][4]~q ),
	.dataf(!\reg_bank|registers[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux27~7 .extended_lut = "off";
defparam \reg_bank|Mux27~7 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \reg_bank|Mux27~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N57
cyclonev_lcell_comb \reg_bank|Mux27~5 (
// Equation(s):
// \reg_bank|Mux27~5_combout  = ( \reg_bank|registers[8][4]~q  & ( \reg_bank|registers[10][4]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & ((\reg_bank|registers[9][4]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][4]~q ))) ) ) ) # ( 
// !\reg_bank|registers[8][4]~q  & ( \reg_bank|registers[10][4]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[9][4]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][4]~q )))) ) ) ) # 
// ( \reg_bank|registers[8][4]~q  & ( !\reg_bank|registers[10][4]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[9][4]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][4]~q )))) ) ) 
// ) # ( !\reg_bank|registers[8][4]~q  & ( !\reg_bank|registers[10][4]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[9][4]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][4]~q )))) ) ) )

	.dataa(!\reg_bank|registers[11][4]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[9][4]~q ),
	.datae(!\reg_bank|registers[8][4]~q ),
	.dataf(!\reg_bank|registers[10][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux27~5 .extended_lut = "off";
defparam \reg_bank|Mux27~5 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \reg_bank|Mux27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N9
cyclonev_lcell_comb \reg_bank|Mux27~6 (
// Equation(s):
// \reg_bank|Mux27~6_combout  = ( \reg_bank|registers[14][4]~q  & ( \reg_bank|registers[13][4]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[12][4]~q )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|registers[15][4]~q 
// )))) ) ) ) # ( !\reg_bank|registers[14][4]~q  & ( \reg_bank|registers[13][4]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[12][4]~q )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|registers[15][4]~q ))) ) ) ) # ( 
// \reg_bank|registers[14][4]~q  & ( !\reg_bank|registers[13][4]~q  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|registers[12][4]~q )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|registers[15][4]~q )))) ) ) ) # ( 
// !\reg_bank|registers[14][4]~q  & ( !\reg_bank|registers[13][4]~q  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|registers[12][4]~q )))) # (\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|registers[15][4]~q ))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[15][4]~q ),
	.datad(!\reg_bank|registers[12][4]~q ),
	.datae(!\reg_bank|registers[14][4]~q ),
	.dataf(!\reg_bank|registers[13][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux27~6 .extended_lut = "off";
defparam \reg_bank|Mux27~6 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_bank|Mux27~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N42
cyclonev_lcell_comb \reg_bank|Mux27~9 (
// Equation(s):
// \reg_bank|Mux27~9_combout  = ( \reg_bank|Mux27~5_combout  & ( \reg_bank|Mux27~6_combout  & ( ((!\rs1[2]~input_o  & (\reg_bank|Mux27~8_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux27~7_combout )))) # (\rs1[3]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux27~5_combout  & ( \reg_bank|Mux27~6_combout  & ( (!\rs1[2]~input_o  & (\reg_bank|Mux27~8_combout  & (!\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (((\reg_bank|Mux27~7_combout ) # (\rs1[3]~input_o )))) ) ) ) # ( \reg_bank|Mux27~5_combout  & ( 
// !\reg_bank|Mux27~6_combout  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o )) # (\reg_bank|Mux27~8_combout ))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o  & \reg_bank|Mux27~7_combout )))) ) ) ) # ( !\reg_bank|Mux27~5_combout  & ( !\reg_bank|Mux27~6_combout  & 
// ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux27~8_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux27~7_combout ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|Mux27~8_combout ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|Mux27~7_combout ),
	.datae(!\reg_bank|Mux27~5_combout ),
	.dataf(!\reg_bank|Mux27~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux27~9 .extended_lut = "off";
defparam \reg_bank|Mux27~9 .lut_mask = 64'h20702A7A25752F7F;
defparam \reg_bank|Mux27~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N42
cyclonev_lcell_comb \ULA|Add0~17 (
// Equation(s):
// \ULA|Add0~17_sumout  = SUM(( \reg_bank|Mux59~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux27~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux27~4_combout )) ) + ( \ULA|Add0~14  ))
// \ULA|Add0~18  = CARRY(( \reg_bank|Mux59~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux27~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux27~4_combout )) ) + ( \ULA|Add0~14  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux27~4_combout ),
	.datad(!\reg_bank|Mux59~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux27~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~17_sumout ),
	.cout(\ULA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~17 .extended_lut = "off";
defparam \ULA|Add0~17 .lut_mask = 64'h0000FA50000000FF;
defparam \ULA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N21
cyclonev_lcell_comb \ULA|Mux27~0 (
// Equation(s):
// \ULA|Mux27~0_combout  = ( \ULA|Add0~17_sumout  & ( \reg_bank|Mux27~10_combout  & ( ((!\sel[0]~input_o ) # (\reg_bank|Mux59~10_combout )) # (\sel[1]~input_o ) ) ) ) # ( !\ULA|Add0~17_sumout  & ( \reg_bank|Mux27~10_combout  & ( ((\reg_bank|Mux59~10_combout  
// & \sel[0]~input_o )) # (\sel[1]~input_o ) ) ) ) # ( \ULA|Add0~17_sumout  & ( !\reg_bank|Mux27~10_combout  & ( (!\sel[0]~input_o  & ((!\sel[1]~input_o ) # (\reg_bank|Mux59~10_combout ))) ) ) ) # ( !\ULA|Add0~17_sumout  & ( !\reg_bank|Mux27~10_combout  & ( 
// (\sel[1]~input_o  & (\reg_bank|Mux59~10_combout  & !\sel[0]~input_o )) ) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\reg_bank|Mux59~10_combout ),
	.datac(!\sel[0]~input_o ),
	.datad(gnd),
	.datae(!\ULA|Add0~17_sumout ),
	.dataf(!\reg_bank|Mux27~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux27~0 .extended_lut = "off";
defparam \ULA|Mux27~0 .lut_mask = 64'h1010B0B05757F7F7;
defparam \ULA|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N8
dffeas \reg_bank|registers[30][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][4] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N0
cyclonev_lcell_comb \reg_bank|Mux27~2 (
// Equation(s):
// \reg_bank|Mux27~2_combout  = ( \reg_bank|registers[18][4]~q  & ( \reg_bank|registers[22][4]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][4]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][4]~q ))) ) ) ) # ( 
// !\reg_bank|registers[18][4]~q  & ( \reg_bank|registers[22][4]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[26][4]~q )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[30][4]~q )))) ) ) ) # ( 
// \reg_bank|registers[18][4]~q  & ( !\reg_bank|registers[22][4]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[26][4]~q )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[30][4]~q ))) ) ) ) # ( 
// !\reg_bank|registers[18][4]~q  & ( !\reg_bank|registers[22][4]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][4]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][4]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[30][4]~q ),
	.datad(!\reg_bank|registers[26][4]~q ),
	.datae(!\reg_bank|registers[18][4]~q ),
	.dataf(!\reg_bank|registers[22][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux27~2 .extended_lut = "off";
defparam \reg_bank|Mux27~2 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_bank|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N9
cyclonev_lcell_comb \reg_bank|Mux27~1 (
// Equation(s):
// \reg_bank|Mux27~1_combout  = ( \reg_bank|registers[29][4]~q  & ( \reg_bank|registers[21][4]~q  & ( ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][4]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][4]~q ))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[29][4]~q  & ( \reg_bank|registers[21][4]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][4]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][4]~q )))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o )) ) ) ) # 
// ( \reg_bank|registers[29][4]~q  & ( !\reg_bank|registers[21][4]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][4]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][4]~q )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o )) ) ) ) # 
// ( !\reg_bank|registers[29][4]~q  & ( !\reg_bank|registers[21][4]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][4]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][4]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[25][4]~q ),
	.datad(!\reg_bank|registers[17][4]~q ),
	.datae(!\reg_bank|registers[29][4]~q ),
	.dataf(!\reg_bank|registers[21][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux27~1 .extended_lut = "off";
defparam \reg_bank|Mux27~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_bank|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N6
cyclonev_lcell_comb \reg_bank|Mux27~0 (
// Equation(s):
// \reg_bank|Mux27~0_combout  = ( \reg_bank|registers[24][4]~q  & ( \reg_bank|registers[20][4]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[16][4]~q ) # (\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|registers[28][4]~q 
// ))) ) ) ) # ( !\reg_bank|registers[24][4]~q  & ( \reg_bank|registers[20][4]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o  & \reg_bank|registers[16][4]~q )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|registers[28][4]~q ))) ) ) ) # ( 
// \reg_bank|registers[24][4]~q  & ( !\reg_bank|registers[20][4]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[16][4]~q ) # (\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][4]~q  & (\rs1[3]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[24][4]~q  & ( !\reg_bank|registers[20][4]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o  & \reg_bank|registers[16][4]~q )))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][4]~q  & (\rs1[3]~input_o ))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[28][4]~q ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|registers[16][4]~q ),
	.datae(!\reg_bank|registers[24][4]~q ),
	.dataf(!\reg_bank|registers[20][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux27~0 .extended_lut = "off";
defparam \reg_bank|Mux27~0 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \reg_bank|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N6
cyclonev_lcell_comb \reg_bank|Mux27~3 (
// Equation(s):
// \reg_bank|Mux27~3_combout  = ( \reg_bank|registers[23][4]~q  & ( \reg_bank|registers[19][4]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[27][4]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[31][4]~q )))) ) ) ) # ( 
// !\reg_bank|registers[23][4]~q  & ( \reg_bank|registers[19][4]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[27][4]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[31][4]~q ))))) ) ) 
// ) # ( \reg_bank|registers[23][4]~q  & ( !\reg_bank|registers[19][4]~q  & ( (!\rs1[3]~input_o  & (((\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[27][4]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[31][4]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[23][4]~q  & ( !\reg_bank|registers[19][4]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[27][4]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[31][4]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[27][4]~q ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[31][4]~q ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\reg_bank|registers[23][4]~q ),
	.dataf(!\reg_bank|registers[19][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux27~3 .extended_lut = "off";
defparam \reg_bank|Mux27~3 .lut_mask = 64'h110311CFDD03DDCF;
defparam \reg_bank|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N24
cyclonev_lcell_comb \reg_bank|Mux27~4 (
// Equation(s):
// \reg_bank|Mux27~4_combout  = ( \reg_bank|Mux27~0_combout  & ( \reg_bank|Mux27~3_combout  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|Mux27~1_combout )))) # (\rs1[1]~input_o  & (((\reg_bank|Mux27~2_combout )) # (\rs1[0]~input_o ))) ) ) ) # 
// ( !\reg_bank|Mux27~0_combout  & ( \reg_bank|Mux27~3_combout  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|Mux27~1_combout )))) # (\rs1[1]~input_o  & (((\reg_bank|Mux27~2_combout )) # (\rs1[0]~input_o ))) ) ) ) # ( \reg_bank|Mux27~0_combout  & 
// ( !\reg_bank|Mux27~3_combout  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|Mux27~1_combout )))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|Mux27~2_combout ))) ) ) ) # ( !\reg_bank|Mux27~0_combout  & ( !\reg_bank|Mux27~3_combout  
// & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|Mux27~1_combout )))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|Mux27~2_combout ))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux27~2_combout ),
	.datad(!\reg_bank|Mux27~1_combout ),
	.datae(!\reg_bank|Mux27~0_combout ),
	.dataf(!\reg_bank|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux27~4 .extended_lut = "off";
defparam \reg_bank|Mux27~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_bank|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N39
cyclonev_lcell_comb \reg_bank|Mux27~10 (
// Equation(s):
// \reg_bank|Mux27~10_combout  = ( \reg_bank|Mux27~9_combout  & ( (!\rs1[4]~input_o ) # (\reg_bank|Mux27~4_combout ) ) ) # ( !\reg_bank|Mux27~9_combout  & ( (\rs1[4]~input_o  & \reg_bank|Mux27~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs1[4]~input_o ),
	.datad(!\reg_bank|Mux27~4_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux27~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux27~10 .extended_lut = "off";
defparam \reg_bank|Mux27~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \reg_bank|Mux27~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N14
dffeas \reg_bank|registers[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N47
dffeas \reg_bank|registers[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N20
dffeas \reg_bank|registers[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N54
cyclonev_lcell_comb \reg_bank|Mux58~8 (
// Equation(s):
// \reg_bank|Mux58~8_combout  = ( \reg_bank|registers[2][5]~q  & ( \reg_bank|registers[1][5]~q  & ( (!\rs2[1]~input_o  & ((\rs2[0]~input_o ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # (\reg_bank|registers[3][5]~q ))) ) ) ) # ( 
// !\reg_bank|registers[2][5]~q  & ( \reg_bank|registers[1][5]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # (\reg_bank|registers[3][5]~q ))) ) ) ) # ( \reg_bank|registers[2][5]~q  & ( !\reg_bank|registers[1][5]~q  & ( (\rs2[1]~input_o  & 
// ((!\rs2[0]~input_o ) # (\reg_bank|registers[3][5]~q ))) ) ) ) # ( !\reg_bank|registers[2][5]~q  & ( !\reg_bank|registers[1][5]~q  & ( (\rs2[1]~input_o  & (\reg_bank|registers[3][5]~q  & \rs2[0]~input_o )) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[3][5]~q ),
	.datac(!\rs2[0]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|registers[2][5]~q ),
	.dataf(!\reg_bank|registers[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux58~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux58~8 .extended_lut = "off";
defparam \reg_bank|Mux58~8 .lut_mask = 64'h010151510B0B5B5B;
defparam \reg_bank|Mux58~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N35
dffeas \reg_bank|registers[10][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N44
dffeas \reg_bank|registers[9][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N33
cyclonev_lcell_comb \reg_bank|registers[8][5]~feeder (
// Equation(s):
// \reg_bank|registers[8][5]~feeder_combout  = ( \ULA|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][5]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N35
dffeas \reg_bank|registers[8][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N8
dffeas \reg_bank|registers[11][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N42
cyclonev_lcell_comb \reg_bank|Mux58~5 (
// Equation(s):
// \reg_bank|Mux58~5_combout  = ( \reg_bank|registers[8][5]~q  & ( \reg_bank|registers[11][5]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[10][5]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[9][5]~q ) # (\rs2[1]~input_o 
// )))) ) ) ) # ( !\reg_bank|registers[8][5]~q  & ( \reg_bank|registers[11][5]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[10][5]~q  & (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[9][5]~q ) # (\rs2[1]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[8][5]~q  & ( !\reg_bank|registers[11][5]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[10][5]~q ))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o  & \reg_bank|registers[9][5]~q )))) ) ) ) # ( 
// !\reg_bank|registers[8][5]~q  & ( !\reg_bank|registers[11][5]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[10][5]~q  & (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o  & \reg_bank|registers[9][5]~q )))) ) ) )

	.dataa(!\reg_bank|registers[10][5]~q ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[9][5]~q ),
	.datae(!\reg_bank|registers[8][5]~q ),
	.dataf(!\reg_bank|registers[11][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux58~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux58~5 .extended_lut = "off";
defparam \reg_bank|Mux58~5 .lut_mask = 64'h0434C4F40737C7F7;
defparam \reg_bank|Mux58~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N2
dffeas \reg_bank|registers[14][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N56
dffeas \reg_bank|registers[15][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N53
dffeas \reg_bank|registers[12][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N40
dffeas \reg_bank|registers[13][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N27
cyclonev_lcell_comb \reg_bank|Mux58~6 (
// Equation(s):
// \reg_bank|Mux58~6_combout  = ( \reg_bank|registers[12][5]~q  & ( \reg_bank|registers[13][5]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[14][5]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][5]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][5]~q  & ( \reg_bank|registers[13][5]~q  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o )))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[14][5]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][5]~q ))))) ) ) ) 
// # ( \reg_bank|registers[12][5]~q  & ( !\reg_bank|registers[13][5]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o )))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[14][5]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][5]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[12][5]~q  & ( !\reg_bank|registers[13][5]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[14][5]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][5]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[14][5]~q ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[15][5]~q ),
	.datae(!\reg_bank|registers[12][5]~q ),
	.dataf(!\reg_bank|registers[13][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux58~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux58~6 .extended_lut = "off";
defparam \reg_bank|Mux58~6 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \reg_bank|Mux58~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N14
dffeas \reg_bank|registers[6][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N38
dffeas \reg_bank|registers[7][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N30
cyclonev_lcell_comb \reg_bank|registers[4][5]~feeder (
// Equation(s):
// \reg_bank|registers[4][5]~feeder_combout  = ( \ULA|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[4][5]~feeder .extended_lut = "off";
defparam \reg_bank|registers[4][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N31
dffeas \reg_bank|registers[4][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \reg_bank|registers[5][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N15
cyclonev_lcell_comb \reg_bank|Mux58~7 (
// Equation(s):
// \reg_bank|Mux58~7_combout  = ( \reg_bank|registers[4][5]~q  & ( \reg_bank|registers[5][5]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[6][5]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][5]~q )))) ) ) ) # ( 
// !\reg_bank|registers[4][5]~q  & ( \reg_bank|registers[5][5]~q  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o )))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[6][5]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][5]~q ))))) ) ) ) # ( 
// \reg_bank|registers[4][5]~q  & ( !\reg_bank|registers[5][5]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o )))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[6][5]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][5]~q ))))) ) ) ) # 
// ( !\reg_bank|registers[4][5]~q  & ( !\reg_bank|registers[5][5]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[6][5]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][5]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[6][5]~q ),
	.datac(!\reg_bank|registers[7][5]~q ),
	.datad(!\rs2[0]~input_o ),
	.datae(!\reg_bank|registers[4][5]~q ),
	.dataf(!\reg_bank|registers[5][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux58~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux58~7 .extended_lut = "off";
defparam \reg_bank|Mux58~7 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \reg_bank|Mux58~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N18
cyclonev_lcell_comb \reg_bank|Mux58~9 (
// Equation(s):
// \reg_bank|Mux58~9_combout  = ( \reg_bank|Mux58~6_combout  & ( \reg_bank|Mux58~7_combout  & ( ((!\rs2[3]~input_o  & (\reg_bank|Mux58~8_combout )) # (\rs2[3]~input_o  & ((\reg_bank|Mux58~5_combout )))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux58~6_combout  & ( \reg_bank|Mux58~7_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|Mux58~8_combout )) # (\rs2[3]~input_o  & ((\reg_bank|Mux58~5_combout ))))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o )))) ) ) ) # ( 
// \reg_bank|Mux58~6_combout  & ( !\reg_bank|Mux58~7_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|Mux58~8_combout )) # (\rs2[3]~input_o  & ((\reg_bank|Mux58~5_combout ))))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o )))) ) ) ) # ( 
// !\reg_bank|Mux58~6_combout  & ( !\reg_bank|Mux58~7_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|Mux58~8_combout )) # (\rs2[3]~input_o  & ((\reg_bank|Mux58~5_combout ))))) ) ) )

	.dataa(!\reg_bank|Mux58~8_combout ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|Mux58~5_combout ),
	.datae(!\reg_bank|Mux58~6_combout ),
	.dataf(!\reg_bank|Mux58~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux58~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux58~9 .extended_lut = "off";
defparam \reg_bank|Mux58~9 .lut_mask = 64'h404C434F707C737F;
defparam \reg_bank|Mux58~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N32
dffeas \reg_bank|registers[29][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N3
cyclonev_lcell_comb \reg_bank|registers[21][5]~feeder (
// Equation(s):
// \reg_bank|registers[21][5]~feeder_combout  = \ULA|Mux26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|Mux26~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][5]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_bank|registers[21][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N5
dffeas \reg_bank|registers[21][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y17_N28
dffeas \reg_bank|registers[17][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N33
cyclonev_lcell_comb \reg_bank|Mux58~1 (
// Equation(s):
// \reg_bank|Mux58~1_combout  = ( \reg_bank|registers[25][5]~q  & ( \reg_bank|registers[17][5]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][5]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][5]~q ))) ) ) ) # ( 
// !\reg_bank|registers[25][5]~q  & ( \reg_bank|registers[17][5]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o )) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][5]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][5]~q )))) ) ) ) # 
// ( \reg_bank|registers[25][5]~q  & ( !\reg_bank|registers[17][5]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o )) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][5]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][5]~q )))) ) ) ) # 
// ( !\reg_bank|registers[25][5]~q  & ( !\reg_bank|registers[17][5]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][5]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][5]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[29][5]~q ),
	.datad(!\reg_bank|registers[21][5]~q ),
	.datae(!\reg_bank|registers[25][5]~q ),
	.dataf(!\reg_bank|registers[17][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux58~1 .extended_lut = "off";
defparam \reg_bank|Mux58~1 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_bank|Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N12
cyclonev_lcell_comb \reg_bank|registers[23][5]~feeder (
// Equation(s):
// \reg_bank|registers[23][5]~feeder_combout  = ( \ULA|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[23][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[23][5]~feeder .extended_lut = "off";
defparam \reg_bank|registers[23][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[23][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \reg_bank|registers[23][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[23][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N20
dffeas \reg_bank|registers[31][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N33
cyclonev_lcell_comb \reg_bank|registers[19][5]~feeder (
// Equation(s):
// \reg_bank|registers[19][5]~feeder_combout  = ( \ULA|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[19][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[19][5]~feeder .extended_lut = "off";
defparam \reg_bank|registers[19][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[19][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N34
dffeas \reg_bank|registers[19][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[19][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y17_N32
dffeas \reg_bank|registers[27][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N21
cyclonev_lcell_comb \reg_bank|Mux58~3 (
// Equation(s):
// \reg_bank|Mux58~3_combout  = ( \reg_bank|registers[19][5]~q  & ( \reg_bank|registers[27][5]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[23][5]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[31][5]~q )))) ) ) ) # ( 
// !\reg_bank|registers[19][5]~q  & ( \reg_bank|registers[27][5]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o )) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[23][5]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[31][5]~q ))))) ) ) ) # ( 
// \reg_bank|registers[19][5]~q  & ( !\reg_bank|registers[27][5]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o )) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[23][5]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[31][5]~q ))))) ) ) ) # 
// ( !\reg_bank|registers[19][5]~q  & ( !\reg_bank|registers[27][5]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[23][5]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[31][5]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[23][5]~q ),
	.datad(!\reg_bank|registers[31][5]~q ),
	.datae(!\reg_bank|registers[19][5]~q ),
	.dataf(!\reg_bank|registers[27][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux58~3 .extended_lut = "off";
defparam \reg_bank|Mux58~3 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_bank|Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N27
cyclonev_lcell_comb \reg_bank|registers[22][5]~feeder (
// Equation(s):
// \reg_bank|registers[22][5]~feeder_combout  = ( \ULA|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][5]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N28
dffeas \reg_bank|registers[22][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N50
dffeas \reg_bank|registers[30][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N12
cyclonev_lcell_comb \reg_bank|registers[26][5]~feeder (
// Equation(s):
// \reg_bank|registers[26][5]~feeder_combout  = ( \ULA|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[26][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[26][5]~feeder .extended_lut = "off";
defparam \reg_bank|registers[26][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[26][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N14
dffeas \reg_bank|registers[26][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[26][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N12
cyclonev_lcell_comb \reg_bank|registers[18][5]~feeder (
// Equation(s):
// \reg_bank|registers[18][5]~feeder_combout  = ( \ULA|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][5]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N13
dffeas \reg_bank|registers[18][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N45
cyclonev_lcell_comb \reg_bank|Mux58~2 (
// Equation(s):
// \reg_bank|Mux58~2_combout  = ( \reg_bank|registers[26][5]~q  & ( \reg_bank|registers[18][5]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[22][5]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][5]~q )))) ) ) ) # ( 
// !\reg_bank|registers[26][5]~q  & ( \reg_bank|registers[18][5]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[22][5]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][5]~q ))))) ) ) 
// ) # ( \reg_bank|registers[26][5]~q  & ( !\reg_bank|registers[18][5]~q  & ( (!\rs2[2]~input_o  & (((\rs2[3]~input_o )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[22][5]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][5]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[26][5]~q  & ( !\reg_bank|registers[18][5]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[22][5]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][5]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[22][5]~q ),
	.datac(!\reg_bank|registers[30][5]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[26][5]~q ),
	.dataf(!\reg_bank|registers[18][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux58~2 .extended_lut = "off";
defparam \reg_bank|Mux58~2 .lut_mask = 64'h110511AFBB05BBAF;
defparam \reg_bank|Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N54
cyclonev_lcell_comb \reg_bank|registers[28][5]~feeder (
// Equation(s):
// \reg_bank|registers[28][5]~feeder_combout  = ( \ULA|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[28][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[28][5]~feeder .extended_lut = "off";
defparam \reg_bank|registers[28][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[28][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N56
dffeas \reg_bank|registers[28][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[28][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N0
cyclonev_lcell_comb \reg_bank|registers[24][5]~feeder (
// Equation(s):
// \reg_bank|registers[24][5]~feeder_combout  = ( \ULA|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[24][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[24][5]~feeder .extended_lut = "off";
defparam \reg_bank|registers[24][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[24][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N2
dffeas \reg_bank|registers[24][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N39
cyclonev_lcell_comb \reg_bank|registers[16][5]~feeder (
// Equation(s):
// \reg_bank|registers[16][5]~feeder_combout  = ( \ULA|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[16][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[16][5]~feeder .extended_lut = "off";
defparam \reg_bank|registers[16][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[16][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N40
dffeas \reg_bank|registers[16][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N18
cyclonev_lcell_comb \reg_bank|registers[20][5]~feeder (
// Equation(s):
// \reg_bank|registers[20][5]~feeder_combout  = ( \ULA|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][5]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N19
dffeas \reg_bank|registers[20][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N51
cyclonev_lcell_comb \reg_bank|Mux58~0 (
// Equation(s):
// \reg_bank|Mux58~0_combout  = ( \reg_bank|registers[16][5]~q  & ( \reg_bank|registers[20][5]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|registers[24][5]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[28][5]~q ))) ) ) ) # ( 
// !\reg_bank|registers[16][5]~q  & ( \reg_bank|registers[20][5]~q  & ( (!\rs2[2]~input_o  & (((\rs2[3]~input_o  & \reg_bank|registers[24][5]~q )))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[28][5]~q ))) ) ) ) # ( 
// \reg_bank|registers[16][5]~q  & ( !\reg_bank|registers[20][5]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[24][5]~q )))) # (\rs2[2]~input_o  & (\reg_bank|registers[28][5]~q  & (\rs2[3]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[16][5]~q  & ( !\reg_bank|registers[20][5]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[24][5]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[28][5]~q )))) ) ) )

	.dataa(!\reg_bank|registers[28][5]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[24][5]~q ),
	.datae(!\reg_bank|registers[16][5]~q ),
	.dataf(!\reg_bank|registers[20][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux58~0 .extended_lut = "off";
defparam \reg_bank|Mux58~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \reg_bank|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N27
cyclonev_lcell_comb \reg_bank|Mux58~4 (
// Equation(s):
// \reg_bank|Mux58~4_combout  = ( \reg_bank|Mux58~2_combout  & ( \reg_bank|Mux58~0_combout  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & (\reg_bank|Mux58~1_combout )) # (\rs2[1]~input_o  & ((\reg_bank|Mux58~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux58~2_combout  & ( \reg_bank|Mux58~0_combout  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|Mux58~1_combout )))) # (\rs2[1]~input_o  & (\rs2[0]~input_o  & ((\reg_bank|Mux58~3_combout )))) ) ) ) # ( \reg_bank|Mux58~2_combout  & ( 
// !\reg_bank|Mux58~0_combout  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|Mux58~1_combout ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|Mux58~3_combout )))) ) ) ) # ( !\reg_bank|Mux58~2_combout  & ( !\reg_bank|Mux58~0_combout  & ( 
// (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|Mux58~1_combout )) # (\rs2[1]~input_o  & ((\reg_bank|Mux58~3_combout ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|Mux58~1_combout ),
	.datad(!\reg_bank|Mux58~3_combout ),
	.datae(!\reg_bank|Mux58~2_combout ),
	.dataf(!\reg_bank|Mux58~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux58~4 .extended_lut = "off";
defparam \reg_bank|Mux58~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N27
cyclonev_lcell_comb \reg_bank|Mux58~10 (
// Equation(s):
// \reg_bank|Mux58~10_combout  = ( \reg_bank|Mux58~4_combout  & ( (\reg_bank|Mux58~9_combout ) # (\rs2[4]~input_o ) ) ) # ( !\reg_bank|Mux58~4_combout  & ( (!\rs2[4]~input_o  & \reg_bank|Mux58~9_combout ) ) )

	.dataa(!\rs2[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux58~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_bank|Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux58~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux58~10 .extended_lut = "off";
defparam \reg_bank|Mux58~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \reg_bank|Mux58~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N9
cyclonev_lcell_comb \reg_bank|Mux26~5 (
// Equation(s):
// \reg_bank|Mux26~5_combout  = ( \reg_bank|registers[8][5]~q  & ( \reg_bank|registers[10][5]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & ((\reg_bank|registers[9][5]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][5]~q ))) ) ) ) # ( 
// !\reg_bank|registers[8][5]~q  & ( \reg_bank|registers[10][5]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[9][5]~q  & \rs1[0]~input_o )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|registers[11][5]~q ))) ) ) ) # ( 
// \reg_bank|registers[8][5]~q  & ( !\reg_bank|registers[10][5]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o ) # (\reg_bank|registers[9][5]~q )))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][5]~q  & ((\rs1[0]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[8][5]~q  & ( !\reg_bank|registers[10][5]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[9][5]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][5]~q )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|registers[11][5]~q ),
	.datac(!\reg_bank|registers[9][5]~q ),
	.datad(!\rs1[0]~input_o ),
	.datae(!\reg_bank|registers[8][5]~q ),
	.dataf(!\reg_bank|registers[10][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux26~5 .extended_lut = "off";
defparam \reg_bank|Mux26~5 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \reg_bank|Mux26~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N39
cyclonev_lcell_comb \reg_bank|Mux26~7 (
// Equation(s):
// \reg_bank|Mux26~7_combout  = ( \reg_bank|registers[6][5]~q  & ( \reg_bank|registers[4][5]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & (\reg_bank|registers[5][5]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[7][5]~q )))) ) ) ) # ( 
// !\reg_bank|registers[6][5]~q  & ( \reg_bank|registers[4][5]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[5][5]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[7][5]~q ))))) ) ) ) # 
// ( \reg_bank|registers[6][5]~q  & ( !\reg_bank|registers[4][5]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[5][5]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[7][5]~q ))))) ) ) ) # 
// ( !\reg_bank|registers[6][5]~q  & ( !\reg_bank|registers[4][5]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[5][5]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[7][5]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[5][5]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[7][5]~q ),
	.datae(!\reg_bank|registers[6][5]~q ),
	.dataf(!\reg_bank|registers[4][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux26~7 .extended_lut = "off";
defparam \reg_bank|Mux26~7 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_bank|Mux26~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N57
cyclonev_lcell_comb \reg_bank|Mux26~6 (
// Equation(s):
// \reg_bank|Mux26~6_combout  = ( \reg_bank|registers[15][5]~q  & ( \reg_bank|registers[12][5]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|registers[13][5]~q )))) # (\rs1[1]~input_o  & (((\reg_bank|registers[14][5]~q )) # (\rs1[0]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[15][5]~q  & ( \reg_bank|registers[12][5]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|registers[13][5]~q )))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|registers[14][5]~q ))) ) ) ) # ( 
// \reg_bank|registers[15][5]~q  & ( !\reg_bank|registers[12][5]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|registers[13][5]~q )))) # (\rs1[1]~input_o  & (((\reg_bank|registers[14][5]~q )) # (\rs1[0]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[15][5]~q  & ( !\reg_bank|registers[12][5]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|registers[13][5]~q )))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|registers[14][5]~q ))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[14][5]~q ),
	.datad(!\reg_bank|registers[13][5]~q ),
	.datae(!\reg_bank|registers[15][5]~q ),
	.dataf(!\reg_bank|registers[12][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux26~6 .extended_lut = "off";
defparam \reg_bank|Mux26~6 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux26~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N51
cyclonev_lcell_comb \reg_bank|Mux26~8 (
// Equation(s):
// \reg_bank|Mux26~8_combout  = ( \reg_bank|registers[2][5]~q  & ( \reg_bank|registers[1][5]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o )) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # (\reg_bank|registers[3][5]~q ))) ) ) ) # ( !\reg_bank|registers[2][5]~q  
// & ( \reg_bank|registers[1][5]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # (\reg_bank|registers[3][5]~q ))) ) ) ) # ( \reg_bank|registers[2][5]~q  & ( !\reg_bank|registers[1][5]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # 
// (\reg_bank|registers[3][5]~q ))) ) ) ) # ( !\reg_bank|registers[2][5]~q  & ( !\reg_bank|registers[1][5]~q  & ( (\rs1[0]~input_o  & (\rs1[1]~input_o  & \reg_bank|registers[3][5]~q )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[3][5]~q ),
	.datad(gnd),
	.datae(!\reg_bank|registers[2][5]~q ),
	.dataf(!\reg_bank|registers[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux26~8 .extended_lut = "off";
defparam \reg_bank|Mux26~8 .lut_mask = 64'h0101232345456767;
defparam \reg_bank|Mux26~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N39
cyclonev_lcell_comb \reg_bank|Mux26~9 (
// Equation(s):
// \reg_bank|Mux26~9_combout  = ( \reg_bank|Mux26~6_combout  & ( \reg_bank|Mux26~8_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|Mux26~5_combout )))) # (\rs1[2]~input_o  & (((\reg_bank|Mux26~7_combout )) # (\rs1[3]~input_o ))) ) ) ) # 
// ( !\reg_bank|Mux26~6_combout  & ( \reg_bank|Mux26~8_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|Mux26~5_combout )))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o  & ((\reg_bank|Mux26~7_combout )))) ) ) ) # ( \reg_bank|Mux26~6_combout  
// & ( !\reg_bank|Mux26~8_combout  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|Mux26~5_combout ))) # (\rs1[2]~input_o  & (((\reg_bank|Mux26~7_combout )) # (\rs1[3]~input_o ))) ) ) ) # ( !\reg_bank|Mux26~6_combout  & ( !\reg_bank|Mux26~8_combout  
// & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|Mux26~5_combout ))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o  & ((\reg_bank|Mux26~7_combout )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|Mux26~5_combout ),
	.datad(!\reg_bank|Mux26~7_combout ),
	.datae(!\reg_bank|Mux26~6_combout ),
	.dataf(!\reg_bank|Mux26~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux26~9 .extended_lut = "off";
defparam \reg_bank|Mux26~9 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_bank|Mux26~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N45
cyclonev_lcell_comb \ULA|Add0~21 (
// Equation(s):
// \ULA|Add0~21_sumout  = SUM(( \reg_bank|Mux58~10_combout  ) + ( (!\rs1[4]~input_o  & (\reg_bank|Mux26~9_combout )) # (\rs1[4]~input_o  & ((\reg_bank|Mux26~4_combout ))) ) + ( \ULA|Add0~18  ))
// \ULA|Add0~22  = CARRY(( \reg_bank|Mux58~10_combout  ) + ( (!\rs1[4]~input_o  & (\reg_bank|Mux26~9_combout )) # (\rs1[4]~input_o  & ((\reg_bank|Mux26~4_combout ))) ) + ( \ULA|Add0~18  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(!\reg_bank|Mux26~9_combout ),
	.datac(!\reg_bank|Mux26~4_combout ),
	.datad(!\reg_bank|Mux58~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~21_sumout ),
	.cout(\ULA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~21 .extended_lut = "off";
defparam \ULA|Add0~21 .lut_mask = 64'h0000D8D8000000FF;
defparam \ULA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N54
cyclonev_lcell_comb \ULA|Mux26~0 (
// Equation(s):
// \ULA|Mux26~0_combout  = ( \ULA|Add0~21_sumout  & ( (!\reg_bank|Mux58~10_combout  & ((!\sel[1]~input_o  & (!\sel[0]~input_o )) # (\sel[1]~input_o  & ((\reg_bank|Mux26~10_combout ))))) # (\reg_bank|Mux58~10_combout  & (((!\sel[0]~input_o ) # 
// (\reg_bank|Mux26~10_combout )))) ) ) # ( !\ULA|Add0~21_sumout  & ( (!\reg_bank|Mux58~10_combout  & (\sel[1]~input_o  & ((\reg_bank|Mux26~10_combout )))) # (\reg_bank|Mux58~10_combout  & ((!\sel[0]~input_o  & (\sel[1]~input_o )) # (\sel[0]~input_o  & 
// ((\reg_bank|Mux26~10_combout ))))) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\reg_bank|Mux26~10_combout ),
	.datad(!\reg_bank|Mux58~10_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux26~0 .extended_lut = "off";
defparam \ULA|Mux26~0 .lut_mask = 64'h054705478DCF8DCF;
defparam \ULA|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y17_N14
dffeas \reg_bank|registers[25][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][5] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N21
cyclonev_lcell_comb \reg_bank|Mux26~1 (
// Equation(s):
// \reg_bank|Mux26~1_combout  = ( \reg_bank|registers[29][5]~q  & ( \reg_bank|registers[21][5]~q  & ( ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][5]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][5]~q ))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[29][5]~q  & ( \reg_bank|registers[21][5]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][5]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][5]~q )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) ) ) 
// ) # ( \reg_bank|registers[29][5]~q  & ( !\reg_bank|registers[21][5]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][5]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][5]~q )))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[29][5]~q  & ( !\reg_bank|registers[21][5]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][5]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][5]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[25][5]~q ),
	.datac(!\reg_bank|registers[17][5]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[29][5]~q ),
	.dataf(!\reg_bank|registers[21][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux26~1 .extended_lut = "off";
defparam \reg_bank|Mux26~1 .lut_mask = 64'h0A220A775F225F77;
defparam \reg_bank|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N42
cyclonev_lcell_comb \reg_bank|Mux26~3 (
// Equation(s):
// \reg_bank|Mux26~3_combout  = ( \reg_bank|registers[19][5]~q  & ( \reg_bank|registers[31][5]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|registers[23][5]~q )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o )) # (\reg_bank|registers[27][5]~q 
// ))) ) ) ) # ( !\reg_bank|registers[19][5]~q  & ( \reg_bank|registers[31][5]~q  & ( (!\rs1[3]~input_o  & (((\rs1[2]~input_o  & \reg_bank|registers[23][5]~q )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o )) # (\reg_bank|registers[27][5]~q ))) ) ) ) # ( 
// \reg_bank|registers[19][5]~q  & ( !\reg_bank|registers[31][5]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|registers[23][5]~q )))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][5]~q  & (!\rs1[2]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[19][5]~q  & ( !\reg_bank|registers[31][5]~q  & ( (!\rs1[3]~input_o  & (((\rs1[2]~input_o  & \reg_bank|registers[23][5]~q )))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][5]~q  & (!\rs1[2]~input_o ))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|registers[27][5]~q ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[23][5]~q ),
	.datae(!\reg_bank|registers[19][5]~q ),
	.dataf(!\reg_bank|registers[31][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux26~3 .extended_lut = "off";
defparam \reg_bank|Mux26~3 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \reg_bank|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N36
cyclonev_lcell_comb \reg_bank|Mux26~0 (
// Equation(s):
// \reg_bank|Mux26~0_combout  = ( \reg_bank|registers[16][5]~q  & ( \reg_bank|registers[20][5]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[24][5]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][5]~q ))) ) ) ) # ( 
// !\reg_bank|registers[16][5]~q  & ( \reg_bank|registers[20][5]~q  & ( (!\rs1[3]~input_o  & (((\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[24][5]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][5]~q )))) ) ) ) 
// # ( \reg_bank|registers[16][5]~q  & ( !\reg_bank|registers[20][5]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[24][5]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][5]~q )))) 
// ) ) ) # ( !\reg_bank|registers[16][5]~q  & ( !\reg_bank|registers[20][5]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[24][5]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][5]~q )))) ) ) )

	.dataa(!\reg_bank|registers[28][5]~q ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[24][5]~q ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\reg_bank|registers[16][5]~q ),
	.dataf(!\reg_bank|registers[20][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux26~0 .extended_lut = "off";
defparam \reg_bank|Mux26~0 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \reg_bank|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N21
cyclonev_lcell_comb \reg_bank|Mux26~2 (
// Equation(s):
// \reg_bank|Mux26~2_combout  = ( \reg_bank|registers[18][5]~q  & ( \reg_bank|registers[30][5]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[22][5]~q )))) # (\rs1[3]~input_o  & (((\reg_bank|registers[26][5]~q )) # (\rs1[2]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[18][5]~q  & ( \reg_bank|registers[30][5]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & ((\reg_bank|registers[22][5]~q )))) # (\rs1[3]~input_o  & (((\reg_bank|registers[26][5]~q )) # (\rs1[2]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[18][5]~q  & ( !\reg_bank|registers[30][5]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[22][5]~q )))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|registers[26][5]~q ))) ) ) ) # ( 
// !\reg_bank|registers[18][5]~q  & ( !\reg_bank|registers[30][5]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & ((\reg_bank|registers[22][5]~q )))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|registers[26][5]~q ))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[26][5]~q ),
	.datad(!\reg_bank|registers[22][5]~q ),
	.datae(!\reg_bank|registers[18][5]~q ),
	.dataf(!\reg_bank|registers[30][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux26~2 .extended_lut = "off";
defparam \reg_bank|Mux26~2 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_bank|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N54
cyclonev_lcell_comb \reg_bank|Mux26~4 (
// Equation(s):
// \reg_bank|Mux26~4_combout  = ( \reg_bank|Mux26~0_combout  & ( \reg_bank|Mux26~2_combout  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & (\reg_bank|Mux26~1_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux26~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux26~0_combout  & ( \reg_bank|Mux26~2_combout  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|Mux26~1_combout ))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|Mux26~3_combout )))) ) ) ) # ( \reg_bank|Mux26~0_combout  & ( 
// !\reg_bank|Mux26~2_combout  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|Mux26~1_combout )))) # (\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|Mux26~3_combout )))) ) ) ) # ( !\reg_bank|Mux26~0_combout  & ( !\reg_bank|Mux26~2_combout  & 
// ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux26~1_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux26~3_combout ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux26~1_combout ),
	.datad(!\reg_bank|Mux26~3_combout ),
	.datae(!\reg_bank|Mux26~0_combout ),
	.dataf(!\reg_bank|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux26~4 .extended_lut = "off";
defparam \reg_bank|Mux26~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N15
cyclonev_lcell_comb \reg_bank|Mux26~10 (
// Equation(s):
// \reg_bank|Mux26~10_combout  = (!\rs1[4]~input_o  & ((\reg_bank|Mux26~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux26~4_combout ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux26~4_combout ),
	.datad(!\reg_bank|Mux26~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux26~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux26~10 .extended_lut = "off";
defparam \reg_bank|Mux26~10 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \reg_bank|Mux26~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \reg_bank|registers[16][6]~feeder (
// Equation(s):
// \reg_bank|registers[16][6]~feeder_combout  = ( \ULA|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[16][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[16][6]~feeder .extended_lut = "off";
defparam \reg_bank|registers[16][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[16][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N44
dffeas \reg_bank|registers[16][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[16][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \reg_bank|registers[20][6]~feeder (
// Equation(s):
// \reg_bank|registers[20][6]~feeder_combout  = ( \ULA|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][6]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N56
dffeas \reg_bank|registers[20][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \reg_bank|registers[28][6]~feeder (
// Equation(s):
// \reg_bank|registers[28][6]~feeder_combout  = ( \ULA|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[28][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[28][6]~feeder .extended_lut = "off";
defparam \reg_bank|registers[28][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[28][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N38
dffeas \reg_bank|registers[28][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[28][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N47
dffeas \reg_bank|registers[24][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \reg_bank|Mux57~0 (
// Equation(s):
// \reg_bank|Mux57~0_combout  = ( \reg_bank|registers[28][6]~q  & ( \reg_bank|registers[24][6]~q  & ( ((!\rs2[2]~input_o  & (\reg_bank|registers[16][6]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[20][6]~q )))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[28][6]~q  & ( \reg_bank|registers[24][6]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[16][6]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & ((\reg_bank|registers[20][6]~q )))) ) ) ) # ( 
// \reg_bank|registers[28][6]~q  & ( !\reg_bank|registers[24][6]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[16][6]~q ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[20][6]~q )) # (\rs2[3]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[28][6]~q  & ( !\reg_bank|registers[24][6]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[16][6]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[20][6]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[16][6]~q ),
	.datad(!\reg_bank|registers[20][6]~q ),
	.datae(!\reg_bank|registers[28][6]~q ),
	.dataf(!\reg_bank|registers[24][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux57~0 .extended_lut = "off";
defparam \reg_bank|Mux57~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N17
dffeas \reg_bank|registers[27][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N49
dffeas \reg_bank|registers[23][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N24
cyclonev_lcell_comb \reg_bank|registers[19][6]~feeder (
// Equation(s):
// \reg_bank|registers[19][6]~feeder_combout  = ( \ULA|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[19][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[19][6]~feeder .extended_lut = "off";
defparam \reg_bank|registers[19][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[19][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N26
dffeas \reg_bank|registers[19][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[19][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N57
cyclonev_lcell_comb \reg_bank|Mux57~3 (
// Equation(s):
// \reg_bank|Mux57~3_combout  = ( \reg_bank|registers[23][6]~q  & ( \reg_bank|registers[19][6]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[27][6]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][6]~q )))) ) ) ) # ( 
// !\reg_bank|registers[23][6]~q  & ( \reg_bank|registers[19][6]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[27][6]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][6]~q ))))) ) ) ) # 
// ( \reg_bank|registers[23][6]~q  & ( !\reg_bank|registers[19][6]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[27][6]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][6]~q ))))) ) ) ) # 
// ( !\reg_bank|registers[23][6]~q  & ( !\reg_bank|registers[19][6]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[27][6]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][6]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[27][6]~q ),
	.datad(!\reg_bank|registers[31][6]~q ),
	.datae(!\reg_bank|registers[23][6]~q ),
	.dataf(!\reg_bank|registers[19][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux57~3 .extended_lut = "off";
defparam \reg_bank|Mux57~3 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N8
dffeas \reg_bank|registers[30][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N50
dffeas \reg_bank|registers[26][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N1
dffeas \reg_bank|registers[22][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N16
dffeas \reg_bank|registers[18][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N51
cyclonev_lcell_comb \reg_bank|Mux57~2 (
// Equation(s):
// \reg_bank|Mux57~2_combout  = ( \reg_bank|registers[22][6]~q  & ( \reg_bank|registers[18][6]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][6]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][6]~q ))) ) ) ) # ( 
// !\reg_bank|registers[22][6]~q  & ( \reg_bank|registers[18][6]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[26][6]~q )))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][6]~q  & ((\rs2[3]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[22][6]~q  & ( !\reg_bank|registers[18][6]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[26][6]~q  & \rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[30][6]~q ))) ) ) ) # ( 
// !\reg_bank|registers[22][6]~q  & ( !\reg_bank|registers[18][6]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][6]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][6]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[30][6]~q ),
	.datac(!\reg_bank|registers[26][6]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[22][6]~q ),
	.dataf(!\reg_bank|registers[18][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux57~2 .extended_lut = "off";
defparam \reg_bank|Mux57~2 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \reg_bank|Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N56
dffeas \reg_bank|registers[25][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \reg_bank|registers[29][6]~feeder (
// Equation(s):
// \reg_bank|registers[29][6]~feeder_combout  = ( \ULA|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[29][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[29][6]~feeder .extended_lut = "off";
defparam \reg_bank|registers[29][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[29][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N20
dffeas \reg_bank|registers[29][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[29][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N17
dffeas \reg_bank|registers[21][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N11
dffeas \reg_bank|registers[17][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N45
cyclonev_lcell_comb \reg_bank|Mux57~1 (
// Equation(s):
// \reg_bank|Mux57~1_combout  = ( \reg_bank|registers[21][6]~q  & ( \reg_bank|registers[17][6]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[25][6]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[29][6]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][6]~q  & ( \reg_bank|registers[17][6]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[25][6]~q ))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o  & \reg_bank|registers[29][6]~q )))) ) ) ) # ( 
// \reg_bank|registers[21][6]~q  & ( !\reg_bank|registers[17][6]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[25][6]~q  & (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[29][6]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][6]~q  & ( !\reg_bank|registers[17][6]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[25][6]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[29][6]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[25][6]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[29][6]~q ),
	.datae(!\reg_bank|registers[21][6]~q ),
	.dataf(!\reg_bank|registers[17][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux57~1 .extended_lut = "off";
defparam \reg_bank|Mux57~1 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_bank|Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N39
cyclonev_lcell_comb \reg_bank|Mux57~4 (
// Equation(s):
// \reg_bank|Mux57~4_combout  = ( \reg_bank|Mux57~2_combout  & ( \reg_bank|Mux57~1_combout  & ( (!\rs2[0]~input_o  & (((\reg_bank|Mux57~0_combout )) # (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|Mux57~3_combout )))) ) ) ) # 
// ( !\reg_bank|Mux57~2_combout  & ( \reg_bank|Mux57~1_combout  & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|Mux57~0_combout ))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|Mux57~3_combout )))) ) ) ) # ( \reg_bank|Mux57~2_combout  & 
// ( !\reg_bank|Mux57~1_combout  & ( (!\rs2[0]~input_o  & (((\reg_bank|Mux57~0_combout )) # (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|Mux57~3_combout )))) ) ) ) # ( !\reg_bank|Mux57~2_combout  & ( !\reg_bank|Mux57~1_combout  
// & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|Mux57~0_combout ))) # (\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|Mux57~3_combout )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux57~0_combout ),
	.datad(!\reg_bank|Mux57~3_combout ),
	.datae(!\reg_bank|Mux57~2_combout ),
	.dataf(!\reg_bank|Mux57~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux57~4 .extended_lut = "off";
defparam \reg_bank|Mux57~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_bank|Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N14
dffeas \reg_bank|registers[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N38
dffeas \reg_bank|registers[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N8
dffeas \reg_bank|registers[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N42
cyclonev_lcell_comb \reg_bank|Mux57~8 (
// Equation(s):
// \reg_bank|Mux57~8_combout  = ( \reg_bank|registers[1][6]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[2][6]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[3][6]~q )))) ) ) # ( 
// !\reg_bank|registers[1][6]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[2][6]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[3][6]~q )))) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[3][6]~q ),
	.datad(!\reg_bank|registers[2][6]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux57~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux57~8 .extended_lut = "off";
defparam \reg_bank|Mux57~8 .lut_mask = 64'h0145014523672367;
defparam \reg_bank|Mux57~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N6
cyclonev_lcell_comb \reg_bank|registers[6][6]~feeder (
// Equation(s):
// \reg_bank|registers[6][6]~feeder_combout  = ( \ULA|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[6][6]~feeder .extended_lut = "off";
defparam \reg_bank|registers[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N8
dffeas \reg_bank|registers[6][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N20
dffeas \reg_bank|registers[7][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N26
dffeas \reg_bank|registers[5][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N14
dffeas \reg_bank|registers[4][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N3
cyclonev_lcell_comb \reg_bank|Mux57~7 (
// Equation(s):
// \reg_bank|Mux57~7_combout  = ( \reg_bank|registers[5][6]~q  & ( \reg_bank|registers[4][6]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[6][6]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][6]~q )))) ) ) ) # ( 
// !\reg_bank|registers[5][6]~q  & ( \reg_bank|registers[4][6]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o )))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[6][6]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][6]~q ))))) ) ) ) # 
// ( \reg_bank|registers[5][6]~q  & ( !\reg_bank|registers[4][6]~q  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o )))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[6][6]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][6]~q ))))) ) ) ) # 
// ( !\reg_bank|registers[5][6]~q  & ( !\reg_bank|registers[4][6]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[6][6]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][6]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[6][6]~q ),
	.datac(!\reg_bank|registers[7][6]~q ),
	.datad(!\rs2[0]~input_o ),
	.datae(!\reg_bank|registers[5][6]~q ),
	.dataf(!\reg_bank|registers[4][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux57~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux57~7 .extended_lut = "off";
defparam \reg_bank|Mux57~7 .lut_mask = 64'h110511AFBB05BBAF;
defparam \reg_bank|Mux57~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N14
dffeas \reg_bank|registers[8][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \reg_bank|registers[10][6]~feeder (
// Equation(s):
// \reg_bank|registers[10][6]~feeder_combout  = ( \ULA|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[10][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[10][6]~feeder .extended_lut = "off";
defparam \reg_bank|registers[10][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[10][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N14
dffeas \reg_bank|registers[10][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N50
dffeas \reg_bank|registers[11][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N44
dffeas \reg_bank|registers[9][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N21
cyclonev_lcell_comb \reg_bank|Mux57~5 (
// Equation(s):
// \reg_bank|Mux57~5_combout  = ( \reg_bank|registers[11][6]~q  & ( \reg_bank|registers[9][6]~q  & ( ((!\rs2[1]~input_o  & (\reg_bank|registers[8][6]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[10][6]~q )))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[11][6]~q  & ( \reg_bank|registers[9][6]~q  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o )) # (\reg_bank|registers[8][6]~q ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[10][6]~q  & !\rs2[0]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[11][6]~q  & ( !\reg_bank|registers[9][6]~q  & ( (!\rs2[1]~input_o  & (\reg_bank|registers[8][6]~q  & ((!\rs2[0]~input_o )))) # (\rs2[1]~input_o  & (((\rs2[0]~input_o ) # (\reg_bank|registers[10][6]~q )))) ) ) ) # ( 
// !\reg_bank|registers[11][6]~q  & ( !\reg_bank|registers[9][6]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[8][6]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[10][6]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[8][6]~q ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[10][6]~q ),
	.datad(!\rs2[0]~input_o ),
	.datae(!\reg_bank|registers[11][6]~q ),
	.dataf(!\reg_bank|registers[9][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux57~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux57~5 .extended_lut = "off";
defparam \reg_bank|Mux57~5 .lut_mask = 64'h4700473347CC47FF;
defparam \reg_bank|Mux57~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N42
cyclonev_lcell_comb \reg_bank|registers[15][6]~feeder (
// Equation(s):
// \reg_bank|registers[15][6]~feeder_combout  = ( \ULA|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[15][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[15][6]~feeder .extended_lut = "off";
defparam \reg_bank|registers[15][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[15][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N44
dffeas \reg_bank|registers[15][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N15
cyclonev_lcell_comb \reg_bank|registers[12][6]~feeder (
// Equation(s):
// \reg_bank|registers[12][6]~feeder_combout  = ( \ULA|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][6]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[12][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N17
dffeas \reg_bank|registers[12][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N0
cyclonev_lcell_comb \reg_bank|registers[14][6]~feeder (
// Equation(s):
// \reg_bank|registers[14][6]~feeder_combout  = ( \ULA|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[14][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[14][6]~feeder .extended_lut = "off";
defparam \reg_bank|registers[14][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[14][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N2
dffeas \reg_bank|registers[14][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N32
dffeas \reg_bank|registers[13][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N30
cyclonev_lcell_comb \reg_bank|Mux57~6 (
// Equation(s):
// \reg_bank|Mux57~6_combout  = ( \reg_bank|registers[14][6]~q  & ( \reg_bank|registers[13][6]~q  & ( (!\rs2[0]~input_o  & (((\reg_bank|registers[12][6]~q ) # (\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[15][6]~q 
// ))) ) ) ) # ( !\reg_bank|registers[14][6]~q  & ( \reg_bank|registers[13][6]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o  & \reg_bank|registers[12][6]~q )))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[15][6]~q ))) ) ) ) # ( 
// \reg_bank|registers[14][6]~q  & ( !\reg_bank|registers[13][6]~q  & ( (!\rs2[0]~input_o  & (((\reg_bank|registers[12][6]~q ) # (\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (\reg_bank|registers[15][6]~q  & (\rs2[1]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[14][6]~q  & ( !\reg_bank|registers[13][6]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o  & \reg_bank|registers[12][6]~q )))) # (\rs2[0]~input_o  & (\reg_bank|registers[15][6]~q  & (\rs2[1]~input_o ))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[15][6]~q ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[12][6]~q ),
	.datae(!\reg_bank|registers[14][6]~q ),
	.dataf(!\reg_bank|registers[13][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux57~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux57~6 .extended_lut = "off";
defparam \reg_bank|Mux57~6 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \reg_bank|Mux57~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N33
cyclonev_lcell_comb \reg_bank|Mux57~9 (
// Equation(s):
// \reg_bank|Mux57~9_combout  = ( \reg_bank|Mux57~5_combout  & ( \reg_bank|Mux57~6_combout  & ( ((!\rs2[2]~input_o  & (\reg_bank|Mux57~8_combout )) # (\rs2[2]~input_o  & ((\reg_bank|Mux57~7_combout )))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux57~5_combout  & ( \reg_bank|Mux57~6_combout  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|Mux57~8_combout )) # (\rs2[2]~input_o  & ((\reg_bank|Mux57~7_combout ))))) # (\rs2[3]~input_o  & (\rs2[2]~input_o )) ) ) ) # ( 
// \reg_bank|Mux57~5_combout  & ( !\reg_bank|Mux57~6_combout  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|Mux57~8_combout )) # (\rs2[2]~input_o  & ((\reg_bank|Mux57~7_combout ))))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o )) ) ) ) # ( 
// !\reg_bank|Mux57~5_combout  & ( !\reg_bank|Mux57~6_combout  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|Mux57~8_combout )) # (\rs2[2]~input_o  & ((\reg_bank|Mux57~7_combout ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux57~8_combout ),
	.datad(!\reg_bank|Mux57~7_combout ),
	.datae(!\reg_bank|Mux57~5_combout ),
	.dataf(!\reg_bank|Mux57~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux57~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux57~9 .extended_lut = "off";
defparam \reg_bank|Mux57~9 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_bank|Mux57~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N15
cyclonev_lcell_comb \reg_bank|Mux57~10 (
// Equation(s):
// \reg_bank|Mux57~10_combout  = ( \reg_bank|Mux57~9_combout  & ( (!\rs2[4]~input_o ) # (\reg_bank|Mux57~4_combout ) ) ) # ( !\reg_bank|Mux57~9_combout  & ( (\rs2[4]~input_o  & \reg_bank|Mux57~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(!\reg_bank|Mux57~4_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux57~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux57~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux57~10 .extended_lut = "off";
defparam \reg_bank|Mux57~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \reg_bank|Mux57~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N36
cyclonev_lcell_comb \reg_bank|Mux25~8 (
// Equation(s):
// \reg_bank|Mux25~8_combout  = ( \reg_bank|registers[1][6]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & ((\reg_bank|registers[2][6]~q )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|registers[3][6]~q )))) ) ) # ( 
// !\reg_bank|registers[1][6]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[2][6]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[3][6]~q )))) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[3][6]~q ),
	.datad(!\reg_bank|registers[2][6]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux25~8 .extended_lut = "off";
defparam \reg_bank|Mux25~8 .lut_mask = 64'h0123012345674567;
defparam \reg_bank|Mux25~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N51
cyclonev_lcell_comb \reg_bank|Mux25~5 (
// Equation(s):
// \reg_bank|Mux25~5_combout  = ( \rs1[0]~input_o  & ( \reg_bank|registers[10][6]~q  & ( (!\rs1[1]~input_o  & ((\reg_bank|registers[9][6]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][6]~q )) ) ) ) # ( !\rs1[0]~input_o  & ( 
// \reg_bank|registers[10][6]~q  & ( (\rs1[1]~input_o ) # (\reg_bank|registers[8][6]~q ) ) ) ) # ( \rs1[0]~input_o  & ( !\reg_bank|registers[10][6]~q  & ( (!\rs1[1]~input_o  & ((\reg_bank|registers[9][6]~q ))) # (\rs1[1]~input_o  & 
// (\reg_bank|registers[11][6]~q )) ) ) ) # ( !\rs1[0]~input_o  & ( !\reg_bank|registers[10][6]~q  & ( (\reg_bank|registers[8][6]~q  & !\rs1[1]~input_o ) ) ) )

	.dataa(!\reg_bank|registers[11][6]~q ),
	.datab(!\reg_bank|registers[9][6]~q ),
	.datac(!\reg_bank|registers[8][6]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\rs1[0]~input_o ),
	.dataf(!\reg_bank|registers[10][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux25~5 .extended_lut = "off";
defparam \reg_bank|Mux25~5 .lut_mask = 64'h0F0033550FFF3355;
defparam \reg_bank|Mux25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N21
cyclonev_lcell_comb \reg_bank|Mux25~7 (
// Equation(s):
// \reg_bank|Mux25~7_combout  = ( \rs1[0]~input_o  & ( \reg_bank|registers[6][6]~q  & ( (!\rs1[1]~input_o  & ((\reg_bank|registers[5][6]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][6]~q )) ) ) ) # ( !\rs1[0]~input_o  & ( \reg_bank|registers[6][6]~q  
// & ( (\reg_bank|registers[4][6]~q ) # (\rs1[1]~input_o ) ) ) ) # ( \rs1[0]~input_o  & ( !\reg_bank|registers[6][6]~q  & ( (!\rs1[1]~input_o  & ((\reg_bank|registers[5][6]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][6]~q )) ) ) ) # ( 
// !\rs1[0]~input_o  & ( !\reg_bank|registers[6][6]~q  & ( (!\rs1[1]~input_o  & \reg_bank|registers[4][6]~q ) ) ) )

	.dataa(!\reg_bank|registers[7][6]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[4][6]~q ),
	.datad(!\reg_bank|registers[5][6]~q ),
	.datae(!\rs1[0]~input_o ),
	.dataf(!\reg_bank|registers[6][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux25~7 .extended_lut = "off";
defparam \reg_bank|Mux25~7 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \reg_bank|Mux25~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N21
cyclonev_lcell_comb \reg_bank|Mux25~6 (
// Equation(s):
// \reg_bank|Mux25~6_combout  = ( \reg_bank|registers[14][6]~q  & ( \reg_bank|registers[13][6]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o ) # (\reg_bank|registers[12][6]~q )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|registers[15][6]~q 
// ))) ) ) ) # ( !\reg_bank|registers[14][6]~q  & ( \reg_bank|registers[13][6]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o ) # (\reg_bank|registers[12][6]~q )))) # (\rs1[1]~input_o  & (\reg_bank|registers[15][6]~q  & ((\rs1[0]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[14][6]~q  & ( !\reg_bank|registers[13][6]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[12][6]~q  & !\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|registers[15][6]~q ))) ) ) ) # ( 
// !\reg_bank|registers[14][6]~q  & ( !\reg_bank|registers[13][6]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[12][6]~q  & !\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (\reg_bank|registers[15][6]~q  & ((\rs1[0]~input_o )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|registers[15][6]~q ),
	.datac(!\reg_bank|registers[12][6]~q ),
	.datad(!\rs1[0]~input_o ),
	.datae(!\reg_bank|registers[14][6]~q ),
	.dataf(!\reg_bank|registers[13][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux25~6 .extended_lut = "off";
defparam \reg_bank|Mux25~6 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \reg_bank|Mux25~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N0
cyclonev_lcell_comb \reg_bank|Mux25~9 (
// Equation(s):
// \reg_bank|Mux25~9_combout  = ( \reg_bank|Mux25~7_combout  & ( \reg_bank|Mux25~6_combout  & ( ((!\rs1[3]~input_o  & (\reg_bank|Mux25~8_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux25~5_combout )))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux25~7_combout  & ( \reg_bank|Mux25~6_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|Mux25~8_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux25~5_combout ))))) # (\rs1[2]~input_o  & (\rs1[3]~input_o )) ) ) ) # ( 
// \reg_bank|Mux25~7_combout  & ( !\reg_bank|Mux25~6_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|Mux25~8_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux25~5_combout ))))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o )) ) ) ) # ( 
// !\reg_bank|Mux25~7_combout  & ( !\reg_bank|Mux25~6_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|Mux25~8_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux25~5_combout ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|Mux25~8_combout ),
	.datad(!\reg_bank|Mux25~5_combout ),
	.datae(!\reg_bank|Mux25~7_combout ),
	.dataf(!\reg_bank|Mux25~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux25~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux25~9 .extended_lut = "off";
defparam \reg_bank|Mux25~9 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_bank|Mux25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N48
cyclonev_lcell_comb \ULA|Add0~25 (
// Equation(s):
// \ULA|Add0~25_sumout  = SUM(( \reg_bank|Mux57~10_combout  ) + ( (!\rs1[4]~input_o  & (\reg_bank|Mux25~9_combout )) # (\rs1[4]~input_o  & ((\reg_bank|Mux25~4_combout ))) ) + ( \ULA|Add0~22  ))
// \ULA|Add0~26  = CARRY(( \reg_bank|Mux57~10_combout  ) + ( (!\rs1[4]~input_o  & (\reg_bank|Mux25~9_combout )) # (\rs1[4]~input_o  & ((\reg_bank|Mux25~4_combout ))) ) + ( \ULA|Add0~22  ))

	.dataa(!\reg_bank|Mux25~9_combout ),
	.datab(!\rs1[4]~input_o ),
	.datac(!\reg_bank|Mux25~4_combout ),
	.datad(!\reg_bank|Mux57~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~25_sumout ),
	.cout(\ULA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~25 .extended_lut = "off";
defparam \ULA|Add0~25 .lut_mask = 64'h0000B8B8000000FF;
defparam \ULA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \ULA|Mux25~0 (
// Equation(s):
// \ULA|Mux25~0_combout  = ( \ULA|Add0~25_sumout  & ( (!\reg_bank|Mux57~10_combout  & ((!\sel[1]~input_o  & ((!\sel[0]~input_o ))) # (\sel[1]~input_o  & (\reg_bank|Mux25~10_combout )))) # (\reg_bank|Mux57~10_combout  & (((!\sel[0]~input_o )) # 
// (\reg_bank|Mux25~10_combout ))) ) ) # ( !\ULA|Add0~25_sumout  & ( (!\reg_bank|Mux57~10_combout  & (\reg_bank|Mux25~10_combout  & ((\sel[1]~input_o )))) # (\reg_bank|Mux57~10_combout  & ((!\sel[0]~input_o  & ((\sel[1]~input_o ))) # (\sel[0]~input_o  & 
// (\reg_bank|Mux25~10_combout )))) ) )

	.dataa(!\reg_bank|Mux57~10_combout ),
	.datab(!\reg_bank|Mux25~10_combout ),
	.datac(!\sel[0]~input_o ),
	.datad(!\sel[1]~input_o ),
	.datae(gnd),
	.dataf(!\ULA|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux25~0 .extended_lut = "off";
defparam \ULA|Mux25~0 .lut_mask = 64'h01730173F173F173;
defparam \ULA|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N56
dffeas \reg_bank|registers[31][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][6] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N0
cyclonev_lcell_comb \reg_bank|Mux25~3 (
// Equation(s):
// \reg_bank|Mux25~3_combout  = ( \reg_bank|registers[23][6]~q  & ( \reg_bank|registers[19][6]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[27][6]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[31][6]~q ))) ) ) ) # ( 
// !\reg_bank|registers[23][6]~q  & ( \reg_bank|registers[19][6]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[27][6]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[31][6]~q )))) ) ) ) # 
// ( \reg_bank|registers[23][6]~q  & ( !\reg_bank|registers[19][6]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[27][6]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[31][6]~q )))) ) ) ) # 
// ( !\reg_bank|registers[23][6]~q  & ( !\reg_bank|registers[19][6]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[27][6]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[31][6]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[31][6]~q ),
	.datad(!\reg_bank|registers[27][6]~q ),
	.datae(!\reg_bank|registers[23][6]~q ),
	.dataf(!\reg_bank|registers[19][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux25~3 .extended_lut = "off";
defparam \reg_bank|Mux25~3 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_bank|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N42
cyclonev_lcell_comb \reg_bank|Mux25~0 (
// Equation(s):
// \reg_bank|Mux25~0_combout  = ( \reg_bank|registers[20][6]~q  & ( \reg_bank|registers[16][6]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[24][6]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][6]~q ))) ) ) ) # ( 
// !\reg_bank|registers[20][6]~q  & ( \reg_bank|registers[16][6]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[24][6]~q )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[28][6]~q ))) ) ) ) # ( 
// \reg_bank|registers[20][6]~q  & ( !\reg_bank|registers[16][6]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[24][6]~q )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[28][6]~q )))) ) ) ) # ( 
// !\reg_bank|registers[20][6]~q  & ( !\reg_bank|registers[16][6]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[24][6]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][6]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[28][6]~q ),
	.datad(!\reg_bank|registers[24][6]~q ),
	.datae(!\reg_bank|registers[20][6]~q ),
	.dataf(!\reg_bank|registers[16][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux25~0 .extended_lut = "off";
defparam \reg_bank|Mux25~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg_bank|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N57
cyclonev_lcell_comb \reg_bank|Mux25~1 (
// Equation(s):
// \reg_bank|Mux25~1_combout  = ( \reg_bank|registers[17][6]~q  & ( \reg_bank|registers[21][6]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[25][6]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][6]~q )))) ) ) ) # ( 
// !\reg_bank|registers[17][6]~q  & ( \reg_bank|registers[21][6]~q  & ( (!\rs1[3]~input_o  & (((\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[25][6]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][6]~q ))))) ) ) ) 
// # ( \reg_bank|registers[17][6]~q  & ( !\reg_bank|registers[21][6]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[25][6]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][6]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[17][6]~q  & ( !\reg_bank|registers[21][6]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[25][6]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][6]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[25][6]~q ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[29][6]~q ),
	.datae(!\reg_bank|registers[17][6]~q ),
	.dataf(!\reg_bank|registers[21][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux25~1 .extended_lut = "off";
defparam \reg_bank|Mux25~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \reg_bank|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N51
cyclonev_lcell_comb \reg_bank|Mux25~2 (
// Equation(s):
// \reg_bank|Mux25~2_combout  = ( \reg_bank|registers[22][6]~q  & ( \reg_bank|registers[18][6]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[26][6]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][6]~q )))) ) ) ) # ( 
// !\reg_bank|registers[22][6]~q  & ( \reg_bank|registers[18][6]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[26][6]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][6]~q ))))) ) ) 
// ) # ( \reg_bank|registers[22][6]~q  & ( !\reg_bank|registers[18][6]~q  & ( (!\rs1[3]~input_o  & (((\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[26][6]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][6]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[22][6]~q  & ( !\reg_bank|registers[18][6]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[26][6]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][6]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[26][6]~q ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[30][6]~q ),
	.datae(!\reg_bank|registers[22][6]~q ),
	.dataf(!\reg_bank|registers[18][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux25~2 .extended_lut = "off";
defparam \reg_bank|Mux25~2 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_bank|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N18
cyclonev_lcell_comb \reg_bank|Mux25~4 (
// Equation(s):
// \reg_bank|Mux25~4_combout  = ( \reg_bank|Mux25~1_combout  & ( \reg_bank|Mux25~2_combout  & ( (!\rs1[1]~input_o  & (((\reg_bank|Mux25~0_combout )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|Mux25~3_combout )))) ) ) ) # 
// ( !\reg_bank|Mux25~1_combout  & ( \reg_bank|Mux25~2_combout  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|Mux25~0_combout )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|Mux25~3_combout )))) ) ) ) # ( \reg_bank|Mux25~1_combout  
// & ( !\reg_bank|Mux25~2_combout  & ( (!\rs1[1]~input_o  & (((\reg_bank|Mux25~0_combout )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|Mux25~3_combout ))) ) ) ) # ( !\reg_bank|Mux25~1_combout  & ( !\reg_bank|Mux25~2_combout  
// & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|Mux25~0_combout )))) # (\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|Mux25~3_combout ))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux25~3_combout ),
	.datad(!\reg_bank|Mux25~0_combout ),
	.datae(!\reg_bank|Mux25~1_combout ),
	.dataf(!\reg_bank|Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux25~4 .extended_lut = "off";
defparam \reg_bank|Mux25~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \reg_bank|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N48
cyclonev_lcell_comb \reg_bank|Mux25~10 (
// Equation(s):
// \reg_bank|Mux25~10_combout  = ( \reg_bank|Mux25~9_combout  & ( (!\rs1[4]~input_o ) # (\reg_bank|Mux25~4_combout ) ) ) # ( !\reg_bank|Mux25~9_combout  & ( (\rs1[4]~input_o  & \reg_bank|Mux25~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs1[4]~input_o ),
	.datad(!\reg_bank|Mux25~4_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux25~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux25~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux25~10 .extended_lut = "off";
defparam \reg_bank|Mux25~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \reg_bank|Mux25~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N20
dffeas \reg_bank|registers[10][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N44
dffeas \reg_bank|registers[8][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N14
dffeas \reg_bank|registers[11][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N47
dffeas \reg_bank|registers[9][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N30
cyclonev_lcell_comb \reg_bank|Mux56~5 (
// Equation(s):
// \reg_bank|Mux56~5_combout  = ( \reg_bank|registers[11][7]~q  & ( \reg_bank|registers[9][7]~q  & ( ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][7]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][7]~q ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[11][7]~q  & ( \reg_bank|registers[9][7]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[8][7]~q )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[10][7]~q ))) ) ) ) # ( 
// \reg_bank|registers[11][7]~q  & ( !\reg_bank|registers[9][7]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[8][7]~q )))) # (\rs2[1]~input_o  & (((\reg_bank|registers[10][7]~q )) # (\rs2[0]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[11][7]~q  & ( !\reg_bank|registers[9][7]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][7]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][7]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[10][7]~q ),
	.datad(!\reg_bank|registers[8][7]~q ),
	.datae(!\reg_bank|registers[11][7]~q ),
	.dataf(!\reg_bank|registers[9][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux56~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux56~5 .extended_lut = "off";
defparam \reg_bank|Mux56~5 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_bank|Mux56~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N44
dffeas \reg_bank|registers[5][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N20
dffeas \reg_bank|registers[6][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N44
dffeas \reg_bank|registers[7][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N32
dffeas \reg_bank|registers[4][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N21
cyclonev_lcell_comb \reg_bank|Mux56~7 (
// Equation(s):
// \reg_bank|Mux56~7_combout  = ( \reg_bank|registers[7][7]~q  & ( \reg_bank|registers[4][7]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[6][7]~q )))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][7]~q )) # (\rs2[1]~input_o ))) 
// ) ) ) # ( !\reg_bank|registers[7][7]~q  & ( \reg_bank|registers[4][7]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[6][7]~q )))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|registers[5][7]~q ))) ) ) ) # ( 
// \reg_bank|registers[7][7]~q  & ( !\reg_bank|registers[4][7]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[6][7]~q )))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][7]~q )) # (\rs2[1]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[7][7]~q  & ( !\reg_bank|registers[4][7]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[6][7]~q )))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|registers[5][7]~q ))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[5][7]~q ),
	.datad(!\reg_bank|registers[6][7]~q ),
	.datae(!\reg_bank|registers[7][7]~q ),
	.dataf(!\reg_bank|registers[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux56~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux56~7 .extended_lut = "off";
defparam \reg_bank|Mux56~7 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux56~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N50
dffeas \reg_bank|registers[12][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \reg_bank|registers[14][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N37
dffeas \reg_bank|registers[13][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N56
dffeas \reg_bank|registers[15][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N18
cyclonev_lcell_comb \reg_bank|Mux56~6 (
// Equation(s):
// \reg_bank|Mux56~6_combout  = ( \reg_bank|registers[13][7]~q  & ( \reg_bank|registers[15][7]~q  & ( ((!\rs2[1]~input_o  & (\reg_bank|registers[12][7]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[14][7]~q )))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[13][7]~q  & ( \reg_bank|registers[15][7]~q  & ( (!\rs2[1]~input_o  & (\reg_bank|registers[12][7]~q  & ((!\rs2[0]~input_o )))) # (\rs2[1]~input_o  & (((\rs2[0]~input_o ) # (\reg_bank|registers[14][7]~q )))) ) ) ) # ( 
// \reg_bank|registers[13][7]~q  & ( !\reg_bank|registers[15][7]~q  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o )) # (\reg_bank|registers[12][7]~q ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[14][7]~q  & !\rs2[0]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[13][7]~q  & ( !\reg_bank|registers[15][7]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[12][7]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[14][7]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[12][7]~q ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[14][7]~q ),
	.datad(!\rs2[0]~input_o ),
	.datae(!\reg_bank|registers[13][7]~q ),
	.dataf(!\reg_bank|registers[15][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux56~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux56~6 .extended_lut = "off";
defparam \reg_bank|Mux56~6 .lut_mask = 64'h470047CC473347FF;
defparam \reg_bank|Mux56~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N20
dffeas \reg_bank|registers[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N29
dffeas \reg_bank|registers[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N14
dffeas \reg_bank|registers[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N36
cyclonev_lcell_comb \reg_bank|Mux56~8 (
// Equation(s):
// \reg_bank|Mux56~8_combout  = ( \reg_bank|registers[3][7]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & ((\reg_bank|registers[1][7]~q )))) # (\rs2[1]~input_o  & (((\reg_bank|registers[2][7]~q )) # (\rs2[0]~input_o ))) ) ) # ( !\reg_bank|registers[3][7]~q 
//  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & ((\reg_bank|registers[1][7]~q )))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[2][7]~q ))) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[2][7]~q ),
	.datad(!\reg_bank|registers[1][7]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux56~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux56~8 .extended_lut = "off";
defparam \reg_bank|Mux56~8 .lut_mask = 64'h0426042615371537;
defparam \reg_bank|Mux56~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N48
cyclonev_lcell_comb \reg_bank|Mux56~9 (
// Equation(s):
// \reg_bank|Mux56~9_combout  = ( \reg_bank|Mux56~6_combout  & ( \reg_bank|Mux56~8_combout  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux56~7_combout )))) # (\rs2[3]~input_o  & (((\reg_bank|Mux56~5_combout )) # (\rs2[2]~input_o ))) ) ) ) # 
// ( !\reg_bank|Mux56~6_combout  & ( \reg_bank|Mux56~8_combout  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux56~7_combout )))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|Mux56~5_combout ))) ) ) ) # ( \reg_bank|Mux56~6_combout  & 
// ( !\reg_bank|Mux56~8_combout  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|Mux56~7_combout )))) # (\rs2[3]~input_o  & (((\reg_bank|Mux56~5_combout )) # (\rs2[2]~input_o ))) ) ) ) # ( !\reg_bank|Mux56~6_combout  & ( !\reg_bank|Mux56~8_combout  
// & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|Mux56~7_combout )))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|Mux56~5_combout ))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux56~5_combout ),
	.datad(!\reg_bank|Mux56~7_combout ),
	.datae(!\reg_bank|Mux56~6_combout ),
	.dataf(!\reg_bank|Mux56~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux56~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux56~9 .extended_lut = "off";
defparam \reg_bank|Mux56~9 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux56~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N53
dffeas \reg_bank|registers[21][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N20
dffeas \reg_bank|registers[29][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N38
dffeas \reg_bank|registers[25][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N38
dffeas \reg_bank|registers[17][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N21
cyclonev_lcell_comb \reg_bank|Mux56~1 (
// Equation(s):
// \reg_bank|Mux56~1_combout  = ( \reg_bank|registers[25][7]~q  & ( \reg_bank|registers[17][7]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[21][7]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[29][7]~q )))) ) ) ) # ( 
// !\reg_bank|registers[25][7]~q  & ( \reg_bank|registers[17][7]~q  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o )) # (\reg_bank|registers[21][7]~q ))) # (\rs2[3]~input_o  & (((\rs2[2]~input_o  & \reg_bank|registers[29][7]~q )))) ) ) ) # ( 
// \reg_bank|registers[25][7]~q  & ( !\reg_bank|registers[17][7]~q  & ( (!\rs2[3]~input_o  & (\reg_bank|registers[21][7]~q  & (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o ) # (\reg_bank|registers[29][7]~q )))) ) ) ) # ( 
// !\reg_bank|registers[25][7]~q  & ( !\reg_bank|registers[17][7]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[21][7]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[29][7]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[21][7]~q ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\rs2[2]~input_o ),
	.datad(!\reg_bank|registers[29][7]~q ),
	.datae(!\reg_bank|registers[25][7]~q ),
	.dataf(!\reg_bank|registers[17][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux56~1 .extended_lut = "off";
defparam \reg_bank|Mux56~1 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_bank|Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \reg_bank|registers[23][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N38
dffeas \reg_bank|registers[19][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N44
dffeas \reg_bank|registers[27][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N50
dffeas \reg_bank|registers[31][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N51
cyclonev_lcell_comb \reg_bank|Mux56~3 (
// Equation(s):
// \reg_bank|Mux56~3_combout  = ( \reg_bank|registers[27][7]~q  & ( \reg_bank|registers[31][7]~q  & ( ((!\rs2[2]~input_o  & ((\reg_bank|registers[19][7]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[23][7]~q ))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[27][7]~q  & ( \reg_bank|registers[31][7]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & ((\reg_bank|registers[19][7]~q )))) # (\rs2[2]~input_o  & (((\reg_bank|registers[23][7]~q )) # (\rs2[3]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[27][7]~q  & ( !\reg_bank|registers[31][7]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[19][7]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[23][7]~q ))) ) ) ) # ( 
// !\reg_bank|registers[27][7]~q  & ( !\reg_bank|registers[31][7]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[19][7]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[23][7]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[23][7]~q ),
	.datad(!\reg_bank|registers[19][7]~q ),
	.datae(!\reg_bank|registers[27][7]~q ),
	.dataf(!\reg_bank|registers[31][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux56~3 .extended_lut = "off";
defparam \reg_bank|Mux56~3 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg_bank|Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N17
dffeas \reg_bank|registers[26][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N15
cyclonev_lcell_comb \reg_bank|registers[18][7]~feeder (
// Equation(s):
// \reg_bank|registers[18][7]~feeder_combout  = \ULA|Mux24~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|Mux24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][7]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_bank|registers[18][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N16
dffeas \reg_bank|registers[18][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N21
cyclonev_lcell_comb \reg_bank|registers[22][7]~feeder (
// Equation(s):
// \reg_bank|registers[22][7]~feeder_combout  = \ULA|Mux24~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|Mux24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][7]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_bank|registers[22][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N22
dffeas \reg_bank|registers[22][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N57
cyclonev_lcell_comb \reg_bank|Mux56~2 (
// Equation(s):
// \reg_bank|Mux56~2_combout  = ( \reg_bank|registers[18][7]~q  & ( \reg_bank|registers[22][7]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[26][7]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[30][7]~q )))) ) ) ) # ( 
// !\reg_bank|registers[18][7]~q  & ( \reg_bank|registers[22][7]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[26][7]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[30][7]~q ))))) ) ) ) # ( 
// \reg_bank|registers[18][7]~q  & ( !\reg_bank|registers[22][7]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[26][7]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[30][7]~q ))))) ) ) ) # 
// ( !\reg_bank|registers[18][7]~q  & ( !\reg_bank|registers[22][7]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[26][7]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[30][7]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[26][7]~q ),
	.datad(!\reg_bank|registers[30][7]~q ),
	.datae(!\reg_bank|registers[18][7]~q ),
	.dataf(!\reg_bank|registers[22][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux56~2 .extended_lut = "off";
defparam \reg_bank|Mux56~2 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_bank|Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N42
cyclonev_lcell_comb \reg_bank|registers[24][7]~feeder (
// Equation(s):
// \reg_bank|registers[24][7]~feeder_combout  = ( \ULA|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[24][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[24][7]~feeder .extended_lut = "off";
defparam \reg_bank|registers[24][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[24][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N44
dffeas \reg_bank|registers[24][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[24][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N57
cyclonev_lcell_comb \reg_bank|registers[28][7]~feeder (
// Equation(s):
// \reg_bank|registers[28][7]~feeder_combout  = ( \ULA|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[28][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[28][7]~feeder .extended_lut = "off";
defparam \reg_bank|registers[28][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[28][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N59
dffeas \reg_bank|registers[28][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[28][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N48
cyclonev_lcell_comb \reg_bank|registers[16][7]~feeder (
// Equation(s):
// \reg_bank|registers[16][7]~feeder_combout  = ( \ULA|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[16][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[16][7]~feeder .extended_lut = "off";
defparam \reg_bank|registers[16][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[16][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N49
dffeas \reg_bank|registers[16][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[16][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N30
cyclonev_lcell_comb \reg_bank|registers[20][7]~feeder (
// Equation(s):
// \reg_bank|registers[20][7]~feeder_combout  = ( \ULA|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][7]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N31
dffeas \reg_bank|registers[20][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N36
cyclonev_lcell_comb \reg_bank|Mux56~0 (
// Equation(s):
// \reg_bank|Mux56~0_combout  = ( \reg_bank|registers[16][7]~q  & ( \reg_bank|registers[20][7]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[24][7]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][7]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][7]~q  & ( \reg_bank|registers[20][7]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[24][7]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][7]~q ))))) ) ) ) 
// # ( \reg_bank|registers[16][7]~q  & ( !\reg_bank|registers[20][7]~q  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[24][7]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][7]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[16][7]~q  & ( !\reg_bank|registers[20][7]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[24][7]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][7]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\reg_bank|registers[24][7]~q ),
	.datac(!\rs2[2]~input_o ),
	.datad(!\reg_bank|registers[28][7]~q ),
	.datae(!\reg_bank|registers[16][7]~q ),
	.dataf(!\reg_bank|registers[20][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux56~0 .extended_lut = "off";
defparam \reg_bank|Mux56~0 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \reg_bank|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N45
cyclonev_lcell_comb \reg_bank|Mux56~4 (
// Equation(s):
// \reg_bank|Mux56~4_combout  = ( \reg_bank|Mux56~2_combout  & ( \reg_bank|Mux56~0_combout  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & (\reg_bank|Mux56~1_combout )) # (\rs2[1]~input_o  & ((\reg_bank|Mux56~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux56~2_combout  & ( \reg_bank|Mux56~0_combout  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|Mux56~1_combout )) # (\rs2[1]~input_o  & ((\reg_bank|Mux56~3_combout ))))) ) ) ) # ( 
// \reg_bank|Mux56~2_combout  & ( !\reg_bank|Mux56~0_combout  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|Mux56~1_combout )) # (\rs2[1]~input_o  & ((\reg_bank|Mux56~3_combout ))))) ) ) ) # ( 
// !\reg_bank|Mux56~2_combout  & ( !\reg_bank|Mux56~0_combout  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|Mux56~1_combout )) # (\rs2[1]~input_o  & ((\reg_bank|Mux56~3_combout ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|Mux56~1_combout ),
	.datac(!\reg_bank|Mux56~3_combout ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|Mux56~2_combout ),
	.dataf(!\reg_bank|Mux56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux56~4 .extended_lut = "off";
defparam \reg_bank|Mux56~4 .lut_mask = 64'h110511AFBB05BBAF;
defparam \reg_bank|Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N15
cyclonev_lcell_comb \reg_bank|Mux56~10 (
// Equation(s):
// \reg_bank|Mux56~10_combout  = ( \reg_bank|Mux56~9_combout  & ( \reg_bank|Mux56~4_combout  ) ) # ( !\reg_bank|Mux56~9_combout  & ( \reg_bank|Mux56~4_combout  & ( \rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux56~9_combout  & ( !\reg_bank|Mux56~4_combout  & ( 
// !\rs2[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux56~9_combout ),
	.dataf(!\reg_bank|Mux56~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux56~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux56~10 .extended_lut = "off";
defparam \reg_bank|Mux56~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \reg_bank|Mux56~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N15
cyclonev_lcell_comb \reg_bank|Mux24~5 (
// Equation(s):
// \reg_bank|Mux24~5_combout  = ( \rs1[1]~input_o  & ( \reg_bank|registers[10][7]~q  & ( (!\rs1[0]~input_o ) # (\reg_bank|registers[11][7]~q ) ) ) ) # ( !\rs1[1]~input_o  & ( \reg_bank|registers[10][7]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[8][7]~q 
// )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][7]~q ))) ) ) ) # ( \rs1[1]~input_o  & ( !\reg_bank|registers[10][7]~q  & ( (\reg_bank|registers[11][7]~q  & \rs1[0]~input_o ) ) ) ) # ( !\rs1[1]~input_o  & ( !\reg_bank|registers[10][7]~q  & ( 
// (!\rs1[0]~input_o  & (\reg_bank|registers[8][7]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][7]~q ))) ) ) )

	.dataa(!\reg_bank|registers[8][7]~q ),
	.datab(!\reg_bank|registers[9][7]~q ),
	.datac(!\reg_bank|registers[11][7]~q ),
	.datad(!\rs1[0]~input_o ),
	.datae(!\rs1[1]~input_o ),
	.dataf(!\reg_bank|registers[10][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux24~5 .extended_lut = "off";
defparam \reg_bank|Mux24~5 .lut_mask = 64'h5533000F5533FF0F;
defparam \reg_bank|Mux24~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N36
cyclonev_lcell_comb \reg_bank|Mux24~7 (
// Equation(s):
// \reg_bank|Mux24~7_combout  = ( \reg_bank|registers[6][7]~q  & ( \reg_bank|registers[5][7]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o ) # (\reg_bank|registers[4][7]~q )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[7][7]~q ))) 
// ) ) ) # ( !\reg_bank|registers[6][7]~q  & ( \reg_bank|registers[5][7]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[4][7]~q  & !\rs1[1]~input_o )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[7][7]~q ))) ) ) ) # ( 
// \reg_bank|registers[6][7]~q  & ( !\reg_bank|registers[5][7]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o ) # (\reg_bank|registers[4][7]~q )))) # (\rs1[0]~input_o  & (\reg_bank|registers[7][7]~q  & ((\rs1[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[6][7]~q  & ( !\reg_bank|registers[5][7]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[4][7]~q  & !\rs1[1]~input_o )))) # (\rs1[0]~input_o  & (\reg_bank|registers[7][7]~q  & ((\rs1[1]~input_o )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[7][7]~q ),
	.datac(!\reg_bank|registers[4][7]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[6][7]~q ),
	.dataf(!\reg_bank|registers[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux24~7 .extended_lut = "off";
defparam \reg_bank|Mux24~7 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \reg_bank|Mux24~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N57
cyclonev_lcell_comb \reg_bank|Mux24~6 (
// Equation(s):
// \reg_bank|Mux24~6_combout  = ( \reg_bank|registers[13][7]~q  & ( \reg_bank|registers[12][7]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & (\reg_bank|registers[14][7]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[15][7]~q )))) ) ) ) # ( 
// !\reg_bank|registers[13][7]~q  & ( \reg_bank|registers[12][7]~q  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[14][7]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[15][7]~q ))))) ) ) ) # 
// ( \reg_bank|registers[13][7]~q  & ( !\reg_bank|registers[12][7]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[14][7]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[15][7]~q ))))) ) ) ) # 
// ( !\reg_bank|registers[13][7]~q  & ( !\reg_bank|registers[12][7]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[14][7]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[15][7]~q ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[14][7]~q ),
	.datad(!\reg_bank|registers[15][7]~q ),
	.datae(!\reg_bank|registers[13][7]~q ),
	.dataf(!\reg_bank|registers[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux24~6 .extended_lut = "off";
defparam \reg_bank|Mux24~6 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux24~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N12
cyclonev_lcell_comb \reg_bank|Mux24~8 (
// Equation(s):
// \reg_bank|Mux24~8_combout  = ( \reg_bank|registers[3][7]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[1][7]~q  & \rs1[0]~input_o )))) # (\rs1[1]~input_o  & (((\rs1[0]~input_o )) # (\reg_bank|registers[2][7]~q ))) ) ) # ( !\reg_bank|registers[3][7]~q 
//  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[1][7]~q  & \rs1[0]~input_o )))) # (\rs1[1]~input_o  & (\reg_bank|registers[2][7]~q  & ((!\rs1[0]~input_o )))) ) )

	.dataa(!\reg_bank|registers[2][7]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[1][7]~q ),
	.datad(!\rs1[0]~input_o ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux24~8 .extended_lut = "off";
defparam \reg_bank|Mux24~8 .lut_mask = 64'h110C110C113F113F;
defparam \reg_bank|Mux24~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N42
cyclonev_lcell_comb \reg_bank|Mux24~9 (
// Equation(s):
// \reg_bank|Mux24~9_combout  = ( \reg_bank|Mux24~6_combout  & ( \reg_bank|Mux24~8_combout  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|Mux24~7_combout )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o )) # (\reg_bank|Mux24~5_combout ))) ) ) ) # 
// ( !\reg_bank|Mux24~6_combout  & ( \reg_bank|Mux24~8_combout  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|Mux24~7_combout )))) # (\rs1[3]~input_o  & (\reg_bank|Mux24~5_combout  & ((!\rs1[2]~input_o )))) ) ) ) # ( \reg_bank|Mux24~6_combout  
// & ( !\reg_bank|Mux24~8_combout  & ( (!\rs1[3]~input_o  & (((\reg_bank|Mux24~7_combout  & \rs1[2]~input_o )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o )) # (\reg_bank|Mux24~5_combout ))) ) ) ) # ( !\reg_bank|Mux24~6_combout  & ( !\reg_bank|Mux24~8_combout 
//  & ( (!\rs1[3]~input_o  & (((\reg_bank|Mux24~7_combout  & \rs1[2]~input_o )))) # (\rs1[3]~input_o  & (\reg_bank|Mux24~5_combout  & ((!\rs1[2]~input_o )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|Mux24~5_combout ),
	.datac(!\reg_bank|Mux24~7_combout ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\reg_bank|Mux24~6_combout ),
	.dataf(!\reg_bank|Mux24~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux24~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux24~9 .extended_lut = "off";
defparam \reg_bank|Mux24~9 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \reg_bank|Mux24~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N51
cyclonev_lcell_comb \ULA|Add0~29 (
// Equation(s):
// \ULA|Add0~29_sumout  = SUM(( \reg_bank|Mux56~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux24~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux24~4_combout )) ) + ( \ULA|Add0~26  ))
// \ULA|Add0~30  = CARRY(( \reg_bank|Mux56~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux24~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux24~4_combout )) ) + ( \ULA|Add0~26  ))

	.dataa(gnd),
	.datab(!\rs1[4]~input_o ),
	.datac(!\reg_bank|Mux24~4_combout ),
	.datad(!\reg_bank|Mux56~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux24~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~29_sumout ),
	.cout(\ULA|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~29 .extended_lut = "off";
defparam \ULA|Add0~29 .lut_mask = 64'h0000FC30000000FF;
defparam \ULA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N30
cyclonev_lcell_comb \ULA|Mux24~0 (
// Equation(s):
// \ULA|Mux24~0_combout  = ( \ULA|Add0~29_sumout  & ( (!\reg_bank|Mux56~10_combout  & ((!\sel[1]~input_o  & (!\sel[0]~input_o )) # (\sel[1]~input_o  & ((\reg_bank|Mux24~10_combout ))))) # (\reg_bank|Mux56~10_combout  & (((!\sel[0]~input_o ) # 
// (\reg_bank|Mux24~10_combout )))) ) ) # ( !\ULA|Add0~29_sumout  & ( (!\reg_bank|Mux56~10_combout  & (\sel[1]~input_o  & ((\reg_bank|Mux24~10_combout )))) # (\reg_bank|Mux56~10_combout  & ((!\sel[0]~input_o  & (\sel[1]~input_o )) # (\sel[0]~input_o  & 
// ((\reg_bank|Mux24~10_combout ))))) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\reg_bank|Mux56~10_combout ),
	.datad(!\reg_bank|Mux24~10_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux24~0 .extended_lut = "off";
defparam \ULA|Mux24~0 .lut_mask = 64'h045704578CDF8CDF;
defparam \ULA|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N2
dffeas \reg_bank|registers[30][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][7] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N12
cyclonev_lcell_comb \reg_bank|Mux24~2 (
// Equation(s):
// \reg_bank|Mux24~2_combout  = ( \reg_bank|registers[18][7]~q  & ( \reg_bank|registers[22][7]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][7]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][7]~q ))) ) ) ) # ( 
// !\reg_bank|registers[18][7]~q  & ( \reg_bank|registers[22][7]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[26][7]~q )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[30][7]~q )))) ) ) ) # ( 
// \reg_bank|registers[18][7]~q  & ( !\reg_bank|registers[22][7]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[26][7]~q )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[30][7]~q ))) ) ) ) # ( 
// !\reg_bank|registers[18][7]~q  & ( !\reg_bank|registers[22][7]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][7]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][7]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[30][7]~q ),
	.datad(!\reg_bank|registers[26][7]~q ),
	.datae(!\reg_bank|registers[18][7]~q ),
	.dataf(!\reg_bank|registers[22][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux24~2 .extended_lut = "off";
defparam \reg_bank|Mux24~2 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_bank|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N39
cyclonev_lcell_comb \reg_bank|Mux24~1 (
// Equation(s):
// \reg_bank|Mux24~1_combout  = ( \reg_bank|registers[25][7]~q  & ( \reg_bank|registers[17][7]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|registers[21][7]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][7]~q )))) ) ) ) # ( 
// !\reg_bank|registers[25][7]~q  & ( \reg_bank|registers[17][7]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )) # (\reg_bank|registers[21][7]~q ))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o  & \reg_bank|registers[29][7]~q )))) ) ) ) # ( 
// \reg_bank|registers[25][7]~q  & ( !\reg_bank|registers[17][7]~q  & ( (!\rs1[3]~input_o  & (\reg_bank|registers[21][7]~q  & (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|registers[29][7]~q )))) ) ) ) # ( 
// !\reg_bank|registers[25][7]~q  & ( !\reg_bank|registers[17][7]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][7]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][7]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[21][7]~q ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[29][7]~q ),
	.datae(!\reg_bank|registers[25][7]~q ),
	.dataf(!\reg_bank|registers[17][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux24~1 .extended_lut = "off";
defparam \reg_bank|Mux24~1 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_bank|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N51
cyclonev_lcell_comb \reg_bank|Mux24~0 (
// Equation(s):
// \reg_bank|Mux24~0_combout  = ( \reg_bank|registers[28][7]~q  & ( \reg_bank|registers[20][7]~q  & ( ((!\rs1[3]~input_o  & (\reg_bank|registers[16][7]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[24][7]~q )))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[28][7]~q  & ( \reg_bank|registers[20][7]~q  & ( (!\rs1[3]~input_o  & (((\rs1[2]~input_o )) # (\reg_bank|registers[16][7]~q ))) # (\rs1[3]~input_o  & (((\reg_bank|registers[24][7]~q  & !\rs1[2]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[28][7]~q  & ( !\reg_bank|registers[20][7]~q  & ( (!\rs1[3]~input_o  & (\reg_bank|registers[16][7]~q  & ((!\rs1[2]~input_o )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o ) # (\reg_bank|registers[24][7]~q )))) ) ) ) # ( 
// !\reg_bank|registers[28][7]~q  & ( !\reg_bank|registers[20][7]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[16][7]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[24][7]~q ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|registers[16][7]~q ),
	.datac(!\reg_bank|registers[24][7]~q ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\reg_bank|registers[28][7]~q ),
	.dataf(!\reg_bank|registers[20][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux24~0 .extended_lut = "off";
defparam \reg_bank|Mux24~0 .lut_mask = 64'h2700275527AA27FF;
defparam \reg_bank|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N45
cyclonev_lcell_comb \reg_bank|Mux24~3 (
// Equation(s):
// \reg_bank|Mux24~3_combout  = ( \reg_bank|registers[31][7]~q  & ( \reg_bank|registers[23][7]~q  & ( ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][7]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][7]~q ))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[31][7]~q  & ( \reg_bank|registers[23][7]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][7]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][7]~q )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) ) ) 
// ) # ( \reg_bank|registers[31][7]~q  & ( !\reg_bank|registers[23][7]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][7]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][7]~q )))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[31][7]~q  & ( !\reg_bank|registers[23][7]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][7]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][7]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[27][7]~q ),
	.datac(!\reg_bank|registers[19][7]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[31][7]~q ),
	.dataf(!\reg_bank|registers[23][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux24~3 .extended_lut = "off";
defparam \reg_bank|Mux24~3 .lut_mask = 64'h0A220A775F225F77;
defparam \reg_bank|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N39
cyclonev_lcell_comb \reg_bank|Mux24~4 (
// Equation(s):
// \reg_bank|Mux24~4_combout  = ( \reg_bank|Mux24~0_combout  & ( \reg_bank|Mux24~3_combout  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|Mux24~1_combout )))) # (\rs1[1]~input_o  & (((\reg_bank|Mux24~2_combout )) # (\rs1[0]~input_o ))) ) ) ) # 
// ( !\reg_bank|Mux24~0_combout  & ( \reg_bank|Mux24~3_combout  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|Mux24~1_combout )))) # (\rs1[1]~input_o  & (((\reg_bank|Mux24~2_combout )) # (\rs1[0]~input_o ))) ) ) ) # ( \reg_bank|Mux24~0_combout  & 
// ( !\reg_bank|Mux24~3_combout  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|Mux24~1_combout )))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|Mux24~2_combout ))) ) ) ) # ( !\reg_bank|Mux24~0_combout  & ( !\reg_bank|Mux24~3_combout  
// & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|Mux24~1_combout )))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|Mux24~2_combout ))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux24~2_combout ),
	.datad(!\reg_bank|Mux24~1_combout ),
	.datae(!\reg_bank|Mux24~0_combout ),
	.dataf(!\reg_bank|Mux24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux24~4 .extended_lut = "off";
defparam \reg_bank|Mux24~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_bank|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N3
cyclonev_lcell_comb \reg_bank|Mux24~10 (
// Equation(s):
// \reg_bank|Mux24~10_combout  = ( \reg_bank|Mux24~9_combout  & ( (!\rs1[4]~input_o ) # (\reg_bank|Mux24~4_combout ) ) ) # ( !\reg_bank|Mux24~9_combout  & ( (\reg_bank|Mux24~4_combout  & \rs1[4]~input_o ) ) )

	.dataa(!\reg_bank|Mux24~4_combout ),
	.datab(gnd),
	.datac(!\rs1[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_bank|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux24~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux24~10 .extended_lut = "off";
defparam \reg_bank|Mux24~10 .lut_mask = 64'h05050505F5F5F5F5;
defparam \reg_bank|Mux24~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N43
dffeas \reg_bank|registers[19][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N20
dffeas \reg_bank|registers[31][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N8
dffeas \reg_bank|registers[27][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N15
cyclonev_lcell_comb \reg_bank|registers[23][8]~feeder (
// Equation(s):
// \reg_bank|registers[23][8]~feeder_combout  = ( \ULA|Mux23~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[23][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[23][8]~feeder .extended_lut = "off";
defparam \reg_bank|registers[23][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[23][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N16
dffeas \reg_bank|registers[23][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N21
cyclonev_lcell_comb \reg_bank|Mux55~3 (
// Equation(s):
// \reg_bank|Mux55~3_combout  = ( \reg_bank|registers[27][8]~q  & ( \reg_bank|registers[23][8]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[19][8]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[31][8]~q 
// )))) ) ) ) # ( !\reg_bank|registers[27][8]~q  & ( \reg_bank|registers[23][8]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[19][8]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[31][8]~q )))) ) ) ) # ( 
// \reg_bank|registers[27][8]~q  & ( !\reg_bank|registers[23][8]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[19][8]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[31][8]~q )))) ) ) ) # ( 
// !\reg_bank|registers[27][8]~q  & ( !\reg_bank|registers[23][8]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[19][8]~q ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[31][8]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[19][8]~q ),
	.datad(!\reg_bank|registers[31][8]~q ),
	.datae(!\reg_bank|registers[27][8]~q ),
	.dataf(!\reg_bank|registers[23][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux55~3 .extended_lut = "off";
defparam \reg_bank|Mux55~3 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N48
cyclonev_lcell_comb \reg_bank|registers[21][8]~feeder (
// Equation(s):
// \reg_bank|registers[21][8]~feeder_combout  = ( \ULA|Mux23~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][8]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N49
dffeas \reg_bank|registers[21][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N26
dffeas \reg_bank|registers[25][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N56
dffeas \reg_bank|registers[29][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N30
cyclonev_lcell_comb \reg_bank|registers[17][8]~feeder (
// Equation(s):
// \reg_bank|registers[17][8]~feeder_combout  = ( \ULA|Mux23~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[17][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[17][8]~feeder .extended_lut = "off";
defparam \reg_bank|registers[17][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[17][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N32
dffeas \reg_bank|registers[17][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[17][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N57
cyclonev_lcell_comb \reg_bank|Mux55~1 (
// Equation(s):
// \reg_bank|Mux55~1_combout  = ( \reg_bank|registers[29][8]~q  & ( \reg_bank|registers[17][8]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[25][8]~q )))) # (\rs2[2]~input_o  & (((\reg_bank|registers[21][8]~q )) # (\rs2[3]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[29][8]~q  & ( \reg_bank|registers[17][8]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[25][8]~q )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[21][8]~q ))) ) ) ) # ( 
// \reg_bank|registers[29][8]~q  & ( !\reg_bank|registers[17][8]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[25][8]~q )))) # (\rs2[2]~input_o  & (((\reg_bank|registers[21][8]~q )) # (\rs2[3]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[29][8]~q  & ( !\reg_bank|registers[17][8]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[25][8]~q )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[21][8]~q ))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[21][8]~q ),
	.datad(!\reg_bank|registers[25][8]~q ),
	.datae(!\reg_bank|registers[29][8]~q ),
	.dataf(!\reg_bank|registers[17][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux55~1 .extended_lut = "off";
defparam \reg_bank|Mux55~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N53
dffeas \reg_bank|registers[16][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N47
dffeas \reg_bank|registers[28][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N26
dffeas \reg_bank|registers[24][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N25
dffeas \reg_bank|registers[20][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N12
cyclonev_lcell_comb \reg_bank|Mux55~0 (
// Equation(s):
// \reg_bank|Mux55~0_combout  = ( \reg_bank|registers[24][8]~q  & ( \reg_bank|registers[20][8]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[16][8]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[28][8]~q 
// )))) ) ) ) # ( !\reg_bank|registers[24][8]~q  & ( \reg_bank|registers[20][8]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[16][8]~q ))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[28][8]~q )))) ) ) ) # ( 
// \reg_bank|registers[24][8]~q  & ( !\reg_bank|registers[20][8]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[16][8]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[28][8]~q )))) ) ) ) # ( 
// !\reg_bank|registers[24][8]~q  & ( !\reg_bank|registers[20][8]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[16][8]~q ))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[28][8]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[16][8]~q ),
	.datad(!\reg_bank|registers[28][8]~q ),
	.datae(!\reg_bank|registers[24][8]~q ),
	.dataf(!\reg_bank|registers[20][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux55~0 .extended_lut = "off";
defparam \reg_bank|Mux55~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_bank|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N50
dffeas \reg_bank|registers[30][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N38
dffeas \reg_bank|registers[26][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N45
cyclonev_lcell_comb \reg_bank|registers[22][8]~feeder (
// Equation(s):
// \reg_bank|registers[22][8]~feeder_combout  = ( \ULA|Mux23~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][8]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N46
dffeas \reg_bank|registers[22][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N3
cyclonev_lcell_comb \reg_bank|registers[18][8]~feeder (
// Equation(s):
// \reg_bank|registers[18][8]~feeder_combout  = ( \ULA|Mux23~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][8]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N5
dffeas \reg_bank|registers[18][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N51
cyclonev_lcell_comb \reg_bank|Mux55~2 (
// Equation(s):
// \reg_bank|Mux55~2_combout  = ( \reg_bank|registers[22][8]~q  & ( \reg_bank|registers[18][8]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][8]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][8]~q ))) ) ) ) # ( 
// !\reg_bank|registers[22][8]~q  & ( \reg_bank|registers[18][8]~q  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][8]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][8]~q )))) ) ) 
// ) # ( \reg_bank|registers[22][8]~q  & ( !\reg_bank|registers[18][8]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][8]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][8]~q )))) 
// ) ) ) # ( !\reg_bank|registers[22][8]~q  & ( !\reg_bank|registers[18][8]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][8]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][8]~q )))) ) ) )

	.dataa(!\reg_bank|registers[30][8]~q ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\rs2[2]~input_o ),
	.datad(!\reg_bank|registers[26][8]~q ),
	.datae(!\reg_bank|registers[22][8]~q ),
	.dataf(!\reg_bank|registers[18][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux55~2 .extended_lut = "off";
defparam \reg_bank|Mux55~2 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_bank|Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N36
cyclonev_lcell_comb \reg_bank|Mux55~4 (
// Equation(s):
// \reg_bank|Mux55~4_combout  = ( \reg_bank|Mux55~0_combout  & ( \reg_bank|Mux55~2_combout  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & ((\reg_bank|Mux55~1_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux55~3_combout ))) ) ) ) # ( 
// !\reg_bank|Mux55~0_combout  & ( \reg_bank|Mux55~2_combout  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux55~1_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux55~3_combout )))) ) ) ) # ( 
// \reg_bank|Mux55~0_combout  & ( !\reg_bank|Mux55~2_combout  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux55~1_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux55~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux55~0_combout  & ( !\reg_bank|Mux55~2_combout  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux55~1_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux55~3_combout )))) ) ) )

	.dataa(!\reg_bank|Mux55~3_combout ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|Mux55~1_combout ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|Mux55~0_combout ),
	.dataf(!\reg_bank|Mux55~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux55~4 .extended_lut = "off";
defparam \reg_bank|Mux55~4 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \reg_bank|Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N47
dffeas \reg_bank|registers[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N8
dffeas \reg_bank|registers[3][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N39
cyclonev_lcell_comb \reg_bank|Mux55~8 (
// Equation(s):
// \reg_bank|Mux55~8_combout  = ( \reg_bank|registers[3][8]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & ((\reg_bank|registers[1][8]~q )))) # (\rs2[1]~input_o  & (((\reg_bank|registers[2][8]~q )) # (\rs2[0]~input_o ))) ) ) # ( !\reg_bank|registers[3][8]~q 
//  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & ((\reg_bank|registers[1][8]~q )))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[2][8]~q ))) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[2][8]~q ),
	.datad(!\reg_bank|registers[1][8]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[3][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux55~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux55~8 .extended_lut = "off";
defparam \reg_bank|Mux55~8 .lut_mask = 64'h0426042615371537;
defparam \reg_bank|Mux55~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N42
cyclonev_lcell_comb \reg_bank|registers[14][8]~feeder (
// Equation(s):
// \reg_bank|registers[14][8]~feeder_combout  = ( \ULA|Mux23~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[14][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[14][8]~feeder .extended_lut = "off";
defparam \reg_bank|registers[14][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[14][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N44
dffeas \reg_bank|registers[14][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N39
cyclonev_lcell_comb \reg_bank|registers[12][8]~feeder (
// Equation(s):
// \reg_bank|registers[12][8]~feeder_combout  = ( \ULA|Mux23~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][8]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[12][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N41
dffeas \reg_bank|registers[12][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N27
cyclonev_lcell_comb \reg_bank|registers[13][8]~feeder (
// Equation(s):
// \reg_bank|registers[13][8]~feeder_combout  = ( \ULA|Mux23~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[13][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[13][8]~feeder .extended_lut = "off";
defparam \reg_bank|registers[13][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[13][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \reg_bank|registers[13][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N56
dffeas \reg_bank|registers[15][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N12
cyclonev_lcell_comb \reg_bank|Mux55~6 (
// Equation(s):
// \reg_bank|Mux55~6_combout  = ( \reg_bank|registers[13][8]~q  & ( \reg_bank|registers[15][8]~q  & ( ((!\rs2[1]~input_o  & ((\reg_bank|registers[12][8]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][8]~q ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[13][8]~q  & ( \reg_bank|registers[15][8]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[12][8]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][8]~q )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o )))) ) ) ) 
// # ( \reg_bank|registers[13][8]~q  & ( !\reg_bank|registers[15][8]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[12][8]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][8]~q )))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[13][8]~q  & ( !\reg_bank|registers[15][8]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[12][8]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][8]~q )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[14][8]~q ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[12][8]~q ),
	.datae(!\reg_bank|registers[13][8]~q ),
	.dataf(!\reg_bank|registers[15][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux55~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux55~6 .extended_lut = "off";
defparam \reg_bank|Mux55~6 .lut_mask = 64'h02A252F207A757F7;
defparam \reg_bank|Mux55~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N8
dffeas \reg_bank|registers[6][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N29
dffeas \reg_bank|registers[5][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N2
dffeas \reg_bank|registers[4][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N8
dffeas \reg_bank|registers[7][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N9
cyclonev_lcell_comb \reg_bank|Mux55~7 (
// Equation(s):
// \reg_bank|Mux55~7_combout  = ( \reg_bank|registers[4][8]~q  & ( \reg_bank|registers[7][8]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[6][8]~q )))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][8]~q )) # (\rs2[1]~input_o ))) 
// ) ) ) # ( !\reg_bank|registers[4][8]~q  & ( \reg_bank|registers[7][8]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|registers[6][8]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][8]~q )) # (\rs2[1]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[4][8]~q  & ( !\reg_bank|registers[7][8]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[6][8]~q )))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|registers[5][8]~q )))) ) ) ) # ( 
// !\reg_bank|registers[4][8]~q  & ( !\reg_bank|registers[7][8]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|registers[6][8]~q ))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|registers[5][8]~q )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[6][8]~q ),
	.datad(!\reg_bank|registers[5][8]~q ),
	.datae(!\reg_bank|registers[4][8]~q ),
	.dataf(!\reg_bank|registers[7][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux55~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux55~7 .extended_lut = "off";
defparam \reg_bank|Mux55~7 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_bank|Mux55~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N3
cyclonev_lcell_comb \reg_bank|registers[10][8]~feeder (
// Equation(s):
// \reg_bank|registers[10][8]~feeder_combout  = ( \ULA|Mux23~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[10][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[10][8]~feeder .extended_lut = "off";
defparam \reg_bank|registers[10][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[10][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \reg_bank|registers[10][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N10
dffeas \reg_bank|registers[8][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N28
dffeas \reg_bank|registers[9][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N38
dffeas \reg_bank|registers[11][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N48
cyclonev_lcell_comb \reg_bank|Mux55~5 (
// Equation(s):
// \reg_bank|Mux55~5_combout  = ( \reg_bank|registers[9][8]~q  & ( \reg_bank|registers[11][8]~q  & ( ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][8]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][8]~q ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[9][8]~q  & ( \reg_bank|registers[11][8]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[8][8]~q )))) # (\rs2[1]~input_o  & (((\reg_bank|registers[10][8]~q )) # (\rs2[0]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[9][8]~q  & ( !\reg_bank|registers[11][8]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[8][8]~q )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[10][8]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][8]~q  & ( !\reg_bank|registers[11][8]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][8]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][8]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[10][8]~q ),
	.datad(!\reg_bank|registers[8][8]~q ),
	.datae(!\reg_bank|registers[9][8]~q ),
	.dataf(!\reg_bank|registers[11][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux55~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux55~5 .extended_lut = "off";
defparam \reg_bank|Mux55~5 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg_bank|Mux55~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N24
cyclonev_lcell_comb \reg_bank|Mux55~9 (
// Equation(s):
// \reg_bank|Mux55~9_combout  = ( \reg_bank|Mux55~7_combout  & ( \reg_bank|Mux55~5_combout  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o )) # (\reg_bank|Mux55~8_combout ))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o ) # (\reg_bank|Mux55~6_combout )))) ) ) ) # 
// ( !\reg_bank|Mux55~7_combout  & ( \reg_bank|Mux55~5_combout  & ( (!\rs2[3]~input_o  & (\reg_bank|Mux55~8_combout  & ((!\rs2[2]~input_o )))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o ) # (\reg_bank|Mux55~6_combout )))) ) ) ) # ( \reg_bank|Mux55~7_combout  
// & ( !\reg_bank|Mux55~5_combout  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o )) # (\reg_bank|Mux55~8_combout ))) # (\rs2[3]~input_o  & (((\reg_bank|Mux55~6_combout  & \rs2[2]~input_o )))) ) ) ) # ( !\reg_bank|Mux55~7_combout  & ( !\reg_bank|Mux55~5_combout 
//  & ( (!\rs2[3]~input_o  & (\reg_bank|Mux55~8_combout  & ((!\rs2[2]~input_o )))) # (\rs2[3]~input_o  & (((\reg_bank|Mux55~6_combout  & \rs2[2]~input_o )))) ) ) )

	.dataa(!\reg_bank|Mux55~8_combout ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|Mux55~6_combout ),
	.datad(!\rs2[2]~input_o ),
	.datae(!\reg_bank|Mux55~7_combout ),
	.dataf(!\reg_bank|Mux55~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux55~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux55~9 .extended_lut = "off";
defparam \reg_bank|Mux55~9 .lut_mask = 64'h440344CF770377CF;
defparam \reg_bank|Mux55~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N15
cyclonev_lcell_comb \reg_bank|Mux55~10 (
// Equation(s):
// \reg_bank|Mux55~10_combout  = ( \reg_bank|Mux55~9_combout  & ( (!\rs2[4]~input_o ) # (\reg_bank|Mux55~4_combout ) ) ) # ( !\reg_bank|Mux55~9_combout  & ( (\rs2[4]~input_o  & \reg_bank|Mux55~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(!\reg_bank|Mux55~4_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux55~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux55~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux55~10 .extended_lut = "off";
defparam \reg_bank|Mux55~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \reg_bank|Mux55~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N39
cyclonev_lcell_comb \reg_bank|Mux23~2 (
// Equation(s):
// \reg_bank|Mux23~2_combout  = ( \reg_bank|registers[26][8]~q  & ( \reg_bank|registers[18][8]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|registers[22][8]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[30][8]~q )))) ) ) ) # ( 
// !\reg_bank|registers[26][8]~q  & ( \reg_bank|registers[18][8]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o )) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[22][8]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[30][8]~q ))))) ) ) ) # 
// ( \reg_bank|registers[26][8]~q  & ( !\reg_bank|registers[18][8]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o )) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[22][8]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[30][8]~q ))))) ) ) ) # 
// ( !\reg_bank|registers[26][8]~q  & ( !\reg_bank|registers[18][8]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[22][8]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[30][8]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[22][8]~q ),
	.datad(!\reg_bank|registers[30][8]~q ),
	.datae(!\reg_bank|registers[26][8]~q ),
	.dataf(!\reg_bank|registers[18][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux23~2 .extended_lut = "off";
defparam \reg_bank|Mux23~2 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N27
cyclonev_lcell_comb \reg_bank|Mux23~0 (
// Equation(s):
// \reg_bank|Mux23~0_combout  = ( \reg_bank|registers[20][8]~q  & ( \reg_bank|registers[28][8]~q  & ( ((!\rs1[3]~input_o  & (\reg_bank|registers[16][8]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[24][8]~q )))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[20][8]~q  & ( \reg_bank|registers[28][8]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[16][8]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[24][8]~q ))))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o )))) ) ) ) 
// # ( \reg_bank|registers[20][8]~q  & ( !\reg_bank|registers[28][8]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[16][8]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[24][8]~q ))))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[20][8]~q  & ( !\reg_bank|registers[28][8]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[16][8]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[24][8]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[16][8]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|registers[24][8]~q ),
	.datae(!\reg_bank|registers[20][8]~q ),
	.dataf(!\reg_bank|registers[28][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux23~0 .extended_lut = "off";
defparam \reg_bank|Mux23~0 .lut_mask = 64'h404C707C434F737F;
defparam \reg_bank|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N9
cyclonev_lcell_comb \reg_bank|Mux23~3 (
// Equation(s):
// \reg_bank|Mux23~3_combout  = ( \reg_bank|registers[31][8]~q  & ( \reg_bank|registers[23][8]~q  & ( ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][8]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][8]~q ))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[31][8]~q  & ( \reg_bank|registers[23][8]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][8]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][8]~q )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) ) ) 
// ) # ( \reg_bank|registers[31][8]~q  & ( !\reg_bank|registers[23][8]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][8]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][8]~q )))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[31][8]~q  & ( !\reg_bank|registers[23][8]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][8]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][8]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[27][8]~q ),
	.datac(!\reg_bank|registers[19][8]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[31][8]~q ),
	.dataf(!\reg_bank|registers[23][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux23~3 .extended_lut = "off";
defparam \reg_bank|Mux23~3 .lut_mask = 64'h0A220A775F225F77;
defparam \reg_bank|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N27
cyclonev_lcell_comb \reg_bank|Mux23~1 (
// Equation(s):
// \reg_bank|Mux23~1_combout  = ( \reg_bank|registers[29][8]~q  & ( \reg_bank|registers[17][8]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[25][8]~q )))) # (\rs1[2]~input_o  & (((\reg_bank|registers[21][8]~q )) # (\rs1[3]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[29][8]~q  & ( \reg_bank|registers[17][8]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[25][8]~q )))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[21][8]~q ))) ) ) ) # ( 
// \reg_bank|registers[29][8]~q  & ( !\reg_bank|registers[17][8]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[25][8]~q )))) # (\rs1[2]~input_o  & (((\reg_bank|registers[21][8]~q )) # (\rs1[3]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[29][8]~q  & ( !\reg_bank|registers[17][8]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[25][8]~q )))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[21][8]~q ))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[21][8]~q ),
	.datad(!\reg_bank|registers[25][8]~q ),
	.datae(!\reg_bank|registers[29][8]~q ),
	.dataf(!\reg_bank|registers[17][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux23~1 .extended_lut = "off";
defparam \reg_bank|Mux23~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N9
cyclonev_lcell_comb \reg_bank|Mux23~4 (
// Equation(s):
// \reg_bank|Mux23~4_combout  = ( \reg_bank|Mux23~3_combout  & ( \reg_bank|Mux23~1_combout  & ( ((!\rs1[1]~input_o  & ((\reg_bank|Mux23~0_combout ))) # (\rs1[1]~input_o  & (\reg_bank|Mux23~2_combout ))) # (\rs1[0]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux23~3_combout  & ( \reg_bank|Mux23~1_combout  & ( (!\rs1[1]~input_o  & (((\reg_bank|Mux23~0_combout )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|Mux23~2_combout ))) ) ) ) # ( \reg_bank|Mux23~3_combout  & ( 
// !\reg_bank|Mux23~1_combout  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|Mux23~0_combout )))) # (\rs1[1]~input_o  & (((\reg_bank|Mux23~2_combout )) # (\rs1[0]~input_o ))) ) ) ) # ( !\reg_bank|Mux23~3_combout  & ( !\reg_bank|Mux23~1_combout  & 
// ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|Mux23~0_combout ))) # (\rs1[1]~input_o  & (\reg_bank|Mux23~2_combout )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux23~2_combout ),
	.datad(!\reg_bank|Mux23~0_combout ),
	.datae(!\reg_bank|Mux23~3_combout ),
	.dataf(!\reg_bank|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux23~4 .extended_lut = "off";
defparam \reg_bank|Mux23~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_bank|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N54
cyclonev_lcell_comb \ULA|Add0~33 (
// Equation(s):
// \ULA|Add0~33_sumout  = SUM(( \reg_bank|Mux55~10_combout  ) + ( (!\rs1[4]~input_o  & (\reg_bank|Mux23~9_combout )) # (\rs1[4]~input_o  & ((\reg_bank|Mux23~4_combout ))) ) + ( \ULA|Add0~30  ))
// \ULA|Add0~34  = CARRY(( \reg_bank|Mux55~10_combout  ) + ( (!\rs1[4]~input_o  & (\reg_bank|Mux23~9_combout )) # (\rs1[4]~input_o  & ((\reg_bank|Mux23~4_combout ))) ) + ( \ULA|Add0~30  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(!\reg_bank|Mux23~9_combout ),
	.datac(!\reg_bank|Mux23~4_combout ),
	.datad(!\reg_bank|Mux55~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~33_sumout ),
	.cout(\ULA|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~33 .extended_lut = "off";
defparam \ULA|Add0~33 .lut_mask = 64'h0000D8D8000000FF;
defparam \ULA|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N27
cyclonev_lcell_comb \ULA|Mux23~0 (
// Equation(s):
// \ULA|Mux23~0_combout  = ( \reg_bank|Mux23~10_combout  & ( \ULA|Add0~33_sumout  & ( (!\sel[0]~input_o ) # ((\sel[1]~input_o ) # (\reg_bank|Mux55~10_combout )) ) ) ) # ( !\reg_bank|Mux23~10_combout  & ( \ULA|Add0~33_sumout  & ( (!\sel[0]~input_o  & 
// ((!\sel[1]~input_o ) # (\reg_bank|Mux55~10_combout ))) ) ) ) # ( \reg_bank|Mux23~10_combout  & ( !\ULA|Add0~33_sumout  & ( ((\sel[0]~input_o  & \reg_bank|Mux55~10_combout )) # (\sel[1]~input_o ) ) ) ) # ( !\reg_bank|Mux23~10_combout  & ( 
// !\ULA|Add0~33_sumout  & ( (!\sel[0]~input_o  & (\reg_bank|Mux55~10_combout  & \sel[1]~input_o )) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\reg_bank|Mux55~10_combout ),
	.datac(!\sel[1]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux23~10_combout ),
	.dataf(!\ULA|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux23~0 .extended_lut = "off";
defparam \ULA|Mux23~0 .lut_mask = 64'h02021F1FA2A2BFBF;
defparam \ULA|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N14
dffeas \reg_bank|registers[2][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][8] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N24
cyclonev_lcell_comb \reg_bank|Mux23~8 (
// Equation(s):
// \reg_bank|Mux23~8_combout  = ( \reg_bank|registers[1][8]~q  & ( \reg_bank|registers[3][8]~q  & ( ((\rs1[1]~input_o  & \reg_bank|registers[2][8]~q )) # (\rs1[0]~input_o ) ) ) ) # ( !\reg_bank|registers[1][8]~q  & ( \reg_bank|registers[3][8]~q  & ( 
// (\rs1[1]~input_o  & ((\reg_bank|registers[2][8]~q ) # (\rs1[0]~input_o ))) ) ) ) # ( \reg_bank|registers[1][8]~q  & ( !\reg_bank|registers[3][8]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & \reg_bank|registers[2][8]~q )) # (\rs1[0]~input_o  & 
// (!\rs1[1]~input_o )) ) ) ) # ( !\reg_bank|registers[1][8]~q  & ( !\reg_bank|registers[3][8]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & \reg_bank|registers[2][8]~q )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(gnd),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[2][8]~q ),
	.datae(!\reg_bank|registers[1][8]~q ),
	.dataf(!\reg_bank|registers[3][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux23~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux23~8 .extended_lut = "off";
defparam \reg_bank|Mux23~8 .lut_mask = 64'h000A505A050F555F;
defparam \reg_bank|Mux23~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N9
cyclonev_lcell_comb \reg_bank|Mux23~7 (
// Equation(s):
// \reg_bank|Mux23~7_combout  = ( \reg_bank|registers[5][8]~q  & ( \reg_bank|registers[4][8]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & ((\reg_bank|registers[6][8]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[7][8]~q ))) ) ) ) # ( 
// !\reg_bank|registers[5][8]~q  & ( \reg_bank|registers[4][8]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o ) # (\reg_bank|registers[6][8]~q )))) # (\rs1[0]~input_o  & (\reg_bank|registers[7][8]~q  & ((\rs1[1]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[5][8]~q  & ( !\reg_bank|registers[4][8]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[6][8]~q  & \rs1[1]~input_o )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[7][8]~q ))) ) ) ) # ( 
// !\reg_bank|registers[5][8]~q  & ( !\reg_bank|registers[4][8]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[6][8]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[7][8]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[7][8]~q ),
	.datac(!\reg_bank|registers[6][8]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[5][8]~q ),
	.dataf(!\reg_bank|registers[4][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux23~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux23~7 .extended_lut = "off";
defparam \reg_bank|Mux23~7 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \reg_bank|Mux23~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N57
cyclonev_lcell_comb \reg_bank|Mux23~6 (
// Equation(s):
// \reg_bank|Mux23~6_combout  = ( \reg_bank|registers[13][8]~q  & ( \reg_bank|registers[14][8]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[12][8]~q )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|registers[15][8]~q 
// )))) ) ) ) # ( !\reg_bank|registers[13][8]~q  & ( \reg_bank|registers[14][8]~q  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|registers[12][8]~q ))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|registers[15][8]~q )))) ) ) ) # ( 
// \reg_bank|registers[13][8]~q  & ( !\reg_bank|registers[14][8]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[12][8]~q )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|registers[15][8]~q )))) ) ) ) # ( 
// !\reg_bank|registers[13][8]~q  & ( !\reg_bank|registers[14][8]~q  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|registers[12][8]~q ))) # (\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|registers[15][8]~q )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[12][8]~q ),
	.datad(!\reg_bank|registers[15][8]~q ),
	.datae(!\reg_bank|registers[13][8]~q ),
	.dataf(!\reg_bank|registers[14][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux23~6 .extended_lut = "off";
defparam \reg_bank|Mux23~6 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_bank|Mux23~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N39
cyclonev_lcell_comb \reg_bank|Mux23~5 (
// Equation(s):
// \reg_bank|Mux23~5_combout  = ( \reg_bank|registers[11][8]~q  & ( \reg_bank|registers[9][8]~q  & ( ((!\rs1[1]~input_o  & ((\reg_bank|registers[8][8]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[10][8]~q ))) # (\rs1[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[11][8]~q  & ( \reg_bank|registers[9][8]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[8][8]~q )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|registers[10][8]~q ))) ) ) ) # ( 
// \reg_bank|registers[11][8]~q  & ( !\reg_bank|registers[9][8]~q  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|registers[8][8]~q )))) # (\rs1[1]~input_o  & (((\reg_bank|registers[10][8]~q )) # (\rs1[0]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[11][8]~q  & ( !\reg_bank|registers[9][8]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[8][8]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[10][8]~q )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[10][8]~q ),
	.datad(!\reg_bank|registers[8][8]~q ),
	.datae(!\reg_bank|registers[11][8]~q ),
	.dataf(!\reg_bank|registers[9][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux23~5 .extended_lut = "off";
defparam \reg_bank|Mux23~5 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_bank|Mux23~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N3
cyclonev_lcell_comb \reg_bank|Mux23~9 (
// Equation(s):
// \reg_bank|Mux23~9_combout  = ( \reg_bank|Mux23~6_combout  & ( \reg_bank|Mux23~5_combout  & ( ((!\rs1[2]~input_o  & (\reg_bank|Mux23~8_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux23~7_combout )))) # (\rs1[3]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux23~6_combout  & ( \reg_bank|Mux23~5_combout  & ( (!\rs1[2]~input_o  & (((\reg_bank|Mux23~8_combout )) # (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o  & ((\reg_bank|Mux23~7_combout )))) ) ) ) # ( \reg_bank|Mux23~6_combout  & ( 
// !\reg_bank|Mux23~5_combout  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|Mux23~8_combout ))) # (\rs1[2]~input_o  & (((\reg_bank|Mux23~7_combout )) # (\rs1[3]~input_o ))) ) ) ) # ( !\reg_bank|Mux23~6_combout  & ( !\reg_bank|Mux23~5_combout  & ( 
// (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux23~8_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux23~7_combout ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|Mux23~8_combout ),
	.datad(!\reg_bank|Mux23~7_combout ),
	.datae(!\reg_bank|Mux23~6_combout ),
	.dataf(!\reg_bank|Mux23~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux23~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux23~9 .extended_lut = "off";
defparam \reg_bank|Mux23~9 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N3
cyclonev_lcell_comb \reg_bank|Mux23~10 (
// Equation(s):
// \reg_bank|Mux23~10_combout  = (!\rs1[4]~input_o  & (\reg_bank|Mux23~9_combout )) # (\rs1[4]~input_o  & ((\reg_bank|Mux23~4_combout )))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux23~9_combout ),
	.datad(!\reg_bank|Mux23~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux23~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux23~10 .extended_lut = "off";
defparam \reg_bank|Mux23~10 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \reg_bank|Mux23~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N26
dffeas \reg_bank|registers[11][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N5
dffeas \reg_bank|registers[10][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N3
cyclonev_lcell_comb \reg_bank|registers[8][9]~feeder (
// Equation(s):
// \reg_bank|registers[8][9]~feeder_combout  = ( \ULA|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][9]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N4
dffeas \reg_bank|registers[8][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \reg_bank|registers[9][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N51
cyclonev_lcell_comb \reg_bank|Mux54~5 (
// Equation(s):
// \reg_bank|Mux54~5_combout  = ( \reg_bank|registers[8][9]~q  & ( \reg_bank|registers[9][9]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & ((\reg_bank|registers[10][9]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][9]~q ))) ) ) ) # ( 
// !\reg_bank|registers[8][9]~q  & ( \reg_bank|registers[9][9]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[10][9]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][9]~q )))) ) ) ) # ( 
// \reg_bank|registers[8][9]~q  & ( !\reg_bank|registers[9][9]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[10][9]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][9]~q )))) ) ) ) # ( 
// !\reg_bank|registers[8][9]~q  & ( !\reg_bank|registers[9][9]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[10][9]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][9]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[11][9]~q ),
	.datad(!\reg_bank|registers[10][9]~q ),
	.datae(!\reg_bank|registers[8][9]~q ),
	.dataf(!\reg_bank|registers[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux54~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux54~5 .extended_lut = "off";
defparam \reg_bank|Mux54~5 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_bank|Mux54~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N2
dffeas \reg_bank|registers[2][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N2
dffeas \reg_bank|registers[1][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N44
dffeas \reg_bank|registers[3][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N27
cyclonev_lcell_comb \reg_bank|Mux54~8 (
// Equation(s):
// \reg_bank|Mux54~8_combout  = ( \reg_bank|registers[1][9]~q  & ( \reg_bank|registers[3][9]~q  & ( ((\rs2[1]~input_o  & \reg_bank|registers[2][9]~q )) # (\rs2[0]~input_o ) ) ) ) # ( !\reg_bank|registers[1][9]~q  & ( \reg_bank|registers[3][9]~q  & ( 
// (\rs2[1]~input_o  & ((\reg_bank|registers[2][9]~q ) # (\rs2[0]~input_o ))) ) ) ) # ( \reg_bank|registers[1][9]~q  & ( !\reg_bank|registers[3][9]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o )) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & 
// \reg_bank|registers[2][9]~q )) ) ) ) # ( !\reg_bank|registers[1][9]~q  & ( !\reg_bank|registers[3][9]~q  & ( (\rs2[1]~input_o  & (!\rs2[0]~input_o  & \reg_bank|registers[2][9]~q )) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(gnd),
	.datad(!\reg_bank|registers[2][9]~q ),
	.datae(!\reg_bank|registers[1][9]~q ),
	.dataf(!\reg_bank|registers[3][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux54~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux54~8 .extended_lut = "off";
defparam \reg_bank|Mux54~8 .lut_mask = 64'h0044226611553377;
defparam \reg_bank|Mux54~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N14
dffeas \reg_bank|registers[6][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N33
cyclonev_lcell_comb \reg_bank|registers[4][9]~feeder (
// Equation(s):
// \reg_bank|registers[4][9]~feeder_combout  = ( \ULA|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[4][9]~feeder .extended_lut = "off";
defparam \reg_bank|registers[4][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N35
dffeas \reg_bank|registers[4][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N45
cyclonev_lcell_comb \reg_bank|registers[5][9]~feeder (
// Equation(s):
// \reg_bank|registers[5][9]~feeder_combout  = ( \ULA|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[5][9]~feeder .extended_lut = "off";
defparam \reg_bank|registers[5][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N47
dffeas \reg_bank|registers[5][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N32
dffeas \reg_bank|registers[7][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N57
cyclonev_lcell_comb \reg_bank|Mux54~7 (
// Equation(s):
// \reg_bank|Mux54~7_combout  = ( \reg_bank|registers[5][9]~q  & ( \reg_bank|registers[7][9]~q  & ( ((!\rs2[1]~input_o  & ((\reg_bank|registers[4][9]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[6][9]~q ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[5][9]~q  & ( \reg_bank|registers[7][9]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[4][9]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[6][9]~q )))) # (\rs2[0]~input_o  & (\rs2[1]~input_o )) ) ) ) # ( 
// \reg_bank|registers[5][9]~q  & ( !\reg_bank|registers[7][9]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[4][9]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[6][9]~q )))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o )) ) ) ) # ( 
// !\reg_bank|registers[5][9]~q  & ( !\reg_bank|registers[7][9]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[4][9]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[6][9]~q )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[6][9]~q ),
	.datad(!\reg_bank|registers[4][9]~q ),
	.datae(!\reg_bank|registers[5][9]~q ),
	.dataf(!\reg_bank|registers[7][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux54~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux54~7 .extended_lut = "off";
defparam \reg_bank|Mux54~7 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_bank|Mux54~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N45
cyclonev_lcell_comb \reg_bank|registers[12][9]~feeder (
// Equation(s):
// \reg_bank|registers[12][9]~feeder_combout  = ( \ULA|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][9]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[12][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N47
dffeas \reg_bank|registers[12][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N28
dffeas \reg_bank|registers[13][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N2
dffeas \reg_bank|registers[15][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \reg_bank|registers[14][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N33
cyclonev_lcell_comb \reg_bank|Mux54~6 (
// Equation(s):
// \reg_bank|Mux54~6_combout  = ( \reg_bank|registers[15][9]~q  & ( \reg_bank|registers[14][9]~q  & ( ((!\rs2[0]~input_o  & (\reg_bank|registers[12][9]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[13][9]~q )))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[15][9]~q  & ( \reg_bank|registers[14][9]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )) # (\reg_bank|registers[12][9]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[13][9]~q  & !\rs2[1]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[15][9]~q  & ( !\reg_bank|registers[14][9]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[12][9]~q  & ((!\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o ) # (\reg_bank|registers[13][9]~q )))) ) ) ) # ( 
// !\reg_bank|registers[15][9]~q  & ( !\reg_bank|registers[14][9]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[12][9]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[13][9]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[12][9]~q ),
	.datac(!\reg_bank|registers[13][9]~q ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[15][9]~q ),
	.dataf(!\reg_bank|registers[14][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux54~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux54~6 .extended_lut = "off";
defparam \reg_bank|Mux54~6 .lut_mask = 64'h2700275527AA27FF;
defparam \reg_bank|Mux54~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N18
cyclonev_lcell_comb \reg_bank|Mux54~9 (
// Equation(s):
// \reg_bank|Mux54~9_combout  = ( \reg_bank|Mux54~7_combout  & ( \reg_bank|Mux54~6_combout  & ( ((!\rs2[3]~input_o  & ((\reg_bank|Mux54~8_combout ))) # (\rs2[3]~input_o  & (\reg_bank|Mux54~5_combout ))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux54~7_combout  & ( \reg_bank|Mux54~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|Mux54~8_combout ))) # (\rs2[3]~input_o  & (\reg_bank|Mux54~5_combout )))) # (\rs2[2]~input_o  & (\rs2[3]~input_o )) ) ) ) # ( 
// \reg_bank|Mux54~7_combout  & ( !\reg_bank|Mux54~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|Mux54~8_combout ))) # (\rs2[3]~input_o  & (\reg_bank|Mux54~5_combout )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o )) ) ) ) # ( 
// !\reg_bank|Mux54~7_combout  & ( !\reg_bank|Mux54~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|Mux54~8_combout ))) # (\rs2[3]~input_o  & (\reg_bank|Mux54~5_combout )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|Mux54~5_combout ),
	.datad(!\reg_bank|Mux54~8_combout ),
	.datae(!\reg_bank|Mux54~7_combout ),
	.dataf(!\reg_bank|Mux54~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux54~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux54~9 .extended_lut = "off";
defparam \reg_bank|Mux54~9 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_bank|Mux54~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N57
cyclonev_lcell_comb \reg_bank|registers[18][9]~feeder (
// Equation(s):
// \reg_bank|registers[18][9]~feeder_combout  = ( \ULA|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][9]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N58
dffeas \reg_bank|registers[18][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N54
cyclonev_lcell_comb \reg_bank|registers[30][9]~feeder (
// Equation(s):
// \reg_bank|registers[30][9]~feeder_combout  = ( \ULA|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[30][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[30][9]~feeder .extended_lut = "off";
defparam \reg_bank|registers[30][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[30][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N56
dffeas \reg_bank|registers[30][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[30][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N42
cyclonev_lcell_comb \reg_bank|registers[22][9]~feeder (
// Equation(s):
// \reg_bank|registers[22][9]~feeder_combout  = ( \ULA|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][9]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N43
dffeas \reg_bank|registers[22][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N36
cyclonev_lcell_comb \reg_bank|registers[26][9]~feeder (
// Equation(s):
// \reg_bank|registers[26][9]~feeder_combout  = ( \ULA|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[26][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[26][9]~feeder .extended_lut = "off";
defparam \reg_bank|registers[26][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[26][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N38
dffeas \reg_bank|registers[26][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[26][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N9
cyclonev_lcell_comb \reg_bank|Mux54~2 (
// Equation(s):
// \reg_bank|Mux54~2_combout  = ( \reg_bank|registers[22][9]~q  & ( \reg_bank|registers[26][9]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[18][9]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[30][9]~q 
// )))) ) ) ) # ( !\reg_bank|registers[22][9]~q  & ( \reg_bank|registers[26][9]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[18][9]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[30][9]~q )))) ) ) ) # ( 
// \reg_bank|registers[22][9]~q  & ( !\reg_bank|registers[26][9]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[18][9]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[30][9]~q )))) ) ) ) # ( 
// !\reg_bank|registers[22][9]~q  & ( !\reg_bank|registers[26][9]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[18][9]~q ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[30][9]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[18][9]~q ),
	.datad(!\reg_bank|registers[30][9]~q ),
	.datae(!\reg_bank|registers[22][9]~q ),
	.dataf(!\reg_bank|registers[26][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux54~2 .extended_lut = "off";
defparam \reg_bank|Mux54~2 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_bank|Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \reg_bank|registers[19][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N2
dffeas \reg_bank|registers[31][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N47
dffeas \reg_bank|registers[23][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N36
cyclonev_lcell_comb \reg_bank|registers[27][9]~feeder (
// Equation(s):
// \reg_bank|registers[27][9]~feeder_combout  = ( \ULA|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[27][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[27][9]~feeder .extended_lut = "off";
defparam \reg_bank|registers[27][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[27][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N38
dffeas \reg_bank|registers[27][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[27][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N3
cyclonev_lcell_comb \reg_bank|Mux54~3 (
// Equation(s):
// \reg_bank|Mux54~3_combout  = ( \reg_bank|registers[23][9]~q  & ( \reg_bank|registers[27][9]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[19][9]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[31][9]~q 
// )))) ) ) ) # ( !\reg_bank|registers[23][9]~q  & ( \reg_bank|registers[27][9]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[19][9]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[31][9]~q )))) ) ) ) # ( 
// \reg_bank|registers[23][9]~q  & ( !\reg_bank|registers[27][9]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[19][9]~q ))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[31][9]~q )))) ) ) ) # ( 
// !\reg_bank|registers[23][9]~q  & ( !\reg_bank|registers[27][9]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[19][9]~q ))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[31][9]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[19][9]~q ),
	.datad(!\reg_bank|registers[31][9]~q ),
	.datae(!\reg_bank|registers[23][9]~q ),
	.dataf(!\reg_bank|registers[27][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux54~3 .extended_lut = "off";
defparam \reg_bank|Mux54~3 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N44
dffeas \reg_bank|registers[25][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \reg_bank|registers[17][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N4
dffeas \reg_bank|registers[21][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N50
dffeas \reg_bank|registers[29][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N51
cyclonev_lcell_comb \reg_bank|Mux54~1 (
// Equation(s):
// \reg_bank|Mux54~1_combout  = ( \reg_bank|registers[21][9]~q  & ( \reg_bank|registers[29][9]~q  & ( ((!\rs2[3]~input_o  & ((\reg_bank|registers[17][9]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[25][9]~q ))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[21][9]~q  & ( \reg_bank|registers[29][9]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[17][9]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[25][9]~q )))) # (\rs2[2]~input_o  & (\rs2[3]~input_o )) ) ) ) # ( 
// \reg_bank|registers[21][9]~q  & ( !\reg_bank|registers[29][9]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[17][9]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[25][9]~q )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o )) ) ) ) # 
// ( !\reg_bank|registers[21][9]~q  & ( !\reg_bank|registers[29][9]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[17][9]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[25][9]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[25][9]~q ),
	.datad(!\reg_bank|registers[17][9]~q ),
	.datae(!\reg_bank|registers[21][9]~q ),
	.dataf(!\reg_bank|registers[29][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux54~1 .extended_lut = "off";
defparam \reg_bank|Mux54~1 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_bank|Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N35
dffeas \reg_bank|registers[20][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N10
dffeas \reg_bank|registers[16][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N24
cyclonev_lcell_comb \reg_bank|registers[24][9]~feeder (
// Equation(s):
// \reg_bank|registers[24][9]~feeder_combout  = ( \ULA|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[24][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[24][9]~feeder .extended_lut = "off";
defparam \reg_bank|registers[24][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[24][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N26
dffeas \reg_bank|registers[24][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[24][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N39
cyclonev_lcell_comb \reg_bank|Mux54~0 (
// Equation(s):
// \reg_bank|Mux54~0_combout  = ( \reg_bank|registers[16][9]~q  & ( \reg_bank|registers[24][9]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[20][9]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[28][9]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][9]~q  & ( \reg_bank|registers[24][9]~q  & ( (!\rs2[3]~input_o  & (\reg_bank|registers[20][9]~q  & (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o ) # (\reg_bank|registers[28][9]~q )))) ) ) ) # ( 
// \reg_bank|registers[16][9]~q  & ( !\reg_bank|registers[24][9]~q  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o )) # (\reg_bank|registers[20][9]~q ))) # (\rs2[3]~input_o  & (((\rs2[2]~input_o  & \reg_bank|registers[28][9]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][9]~q  & ( !\reg_bank|registers[24][9]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[20][9]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[28][9]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[20][9]~q ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\rs2[2]~input_o ),
	.datad(!\reg_bank|registers[28][9]~q ),
	.datae(!\reg_bank|registers[16][9]~q ),
	.dataf(!\reg_bank|registers[24][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux54~0 .extended_lut = "off";
defparam \reg_bank|Mux54~0 .lut_mask = 64'h0407C4C73437F4F7;
defparam \reg_bank|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N51
cyclonev_lcell_comb \reg_bank|Mux54~4 (
// Equation(s):
// \reg_bank|Mux54~4_combout  = ( \reg_bank|Mux54~1_combout  & ( \reg_bank|Mux54~0_combout  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|Mux54~2_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux54~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux54~1_combout  & ( \reg_bank|Mux54~0_combout  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|Mux54~2_combout )))) # (\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|Mux54~3_combout )))) ) ) ) # ( \reg_bank|Mux54~1_combout  & ( 
// !\reg_bank|Mux54~0_combout  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|Mux54~2_combout ))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|Mux54~3_combout )))) ) ) ) # ( !\reg_bank|Mux54~1_combout  & ( !\reg_bank|Mux54~0_combout  & ( 
// (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|Mux54~2_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux54~3_combout ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux54~2_combout ),
	.datad(!\reg_bank|Mux54~3_combout ),
	.datae(!\reg_bank|Mux54~1_combout ),
	.dataf(!\reg_bank|Mux54~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux54~4 .extended_lut = "off";
defparam \reg_bank|Mux54~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N12
cyclonev_lcell_comb \reg_bank|Mux54~10 (
// Equation(s):
// \reg_bank|Mux54~10_combout  = ( \reg_bank|Mux54~4_combout  & ( (\rs2[4]~input_o ) # (\reg_bank|Mux54~9_combout ) ) ) # ( !\reg_bank|Mux54~4_combout  & ( (\reg_bank|Mux54~9_combout  & !\rs2[4]~input_o ) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Mux54~9_combout ),
	.datac(gnd),
	.datad(!\rs2[4]~input_o ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux54~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux54~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux54~10 .extended_lut = "off";
defparam \reg_bank|Mux54~10 .lut_mask = 64'h3300330033FF33FF;
defparam \reg_bank|Mux54~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N18
cyclonev_lcell_comb \reg_bank|Mux22~6 (
// Equation(s):
// \reg_bank|Mux22~6_combout  = ( \reg_bank|registers[14][9]~q  & ( \reg_bank|registers[15][9]~q  & ( ((!\rs1[0]~input_o  & ((\reg_bank|registers[12][9]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[13][9]~q ))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[14][9]~q  & ( \reg_bank|registers[15][9]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[12][9]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[13][9]~q )))) # (\rs1[1]~input_o  & (\rs1[0]~input_o )) ) ) ) # ( 
// \reg_bank|registers[14][9]~q  & ( !\reg_bank|registers[15][9]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[12][9]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[13][9]~q )))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o )) ) ) ) # 
// ( !\reg_bank|registers[14][9]~q  & ( !\reg_bank|registers[15][9]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[12][9]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[13][9]~q )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[13][9]~q ),
	.datad(!\reg_bank|registers[12][9]~q ),
	.datae(!\reg_bank|registers[14][9]~q ),
	.dataf(!\reg_bank|registers[15][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux22~6 .extended_lut = "off";
defparam \reg_bank|Mux22~6 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_bank|Mux22~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N30
cyclonev_lcell_comb \reg_bank|Mux22~8 (
// Equation(s):
// \reg_bank|Mux22~8_combout  = ( \reg_bank|registers[1][9]~q  & ( \reg_bank|registers[3][9]~q  & ( ((\rs1[1]~input_o  & \reg_bank|registers[2][9]~q )) # (\rs1[0]~input_o ) ) ) ) # ( !\reg_bank|registers[1][9]~q  & ( \reg_bank|registers[3][9]~q  & ( 
// (\rs1[1]~input_o  & ((\reg_bank|registers[2][9]~q ) # (\rs1[0]~input_o ))) ) ) ) # ( \reg_bank|registers[1][9]~q  & ( !\reg_bank|registers[3][9]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o )) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & 
// \reg_bank|registers[2][9]~q )) ) ) ) # ( !\reg_bank|registers[1][9]~q  & ( !\reg_bank|registers[3][9]~q  & ( (\rs1[1]~input_o  & (!\rs1[0]~input_o  & \reg_bank|registers[2][9]~q )) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[2][9]~q ),
	.datad(gnd),
	.datae(!\reg_bank|registers[1][9]~q ),
	.dataf(!\reg_bank|registers[3][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux22~8 .extended_lut = "off";
defparam \reg_bank|Mux22~8 .lut_mask = 64'h0404262615153737;
defparam \reg_bank|Mux22~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N27
cyclonev_lcell_comb \reg_bank|Mux22~5 (
// Equation(s):
// \reg_bank|Mux22~5_combout  = ( \reg_bank|registers[9][9]~q  & ( \reg_bank|registers[8][9]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & (\reg_bank|registers[10][9]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[11][9]~q )))) ) ) ) # ( 
// !\reg_bank|registers[9][9]~q  & ( \reg_bank|registers[8][9]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[10][9]~q ))) # (\rs1[0]~input_o  & (((\rs1[1]~input_o  & \reg_bank|registers[11][9]~q )))) ) ) ) # ( 
// \reg_bank|registers[9][9]~q  & ( !\reg_bank|registers[8][9]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[10][9]~q  & (\rs1[1]~input_o ))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o ) # (\reg_bank|registers[11][9]~q )))) ) ) ) # ( 
// !\reg_bank|registers[9][9]~q  & ( !\reg_bank|registers[8][9]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[10][9]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[11][9]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[10][9]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[11][9]~q ),
	.datae(!\reg_bank|registers[9][9]~q ),
	.dataf(!\reg_bank|registers[8][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux22~5 .extended_lut = "off";
defparam \reg_bank|Mux22~5 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_bank|Mux22~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N54
cyclonev_lcell_comb \reg_bank|Mux22~7 (
// Equation(s):
// \reg_bank|Mux22~7_combout  = ( \reg_bank|registers[4][9]~q  & ( \reg_bank|registers[5][9]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & ((\reg_bank|registers[6][9]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[7][9]~q ))) ) ) ) # ( 
// !\reg_bank|registers[4][9]~q  & ( \reg_bank|registers[5][9]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[6][9]~q  & \rs1[1]~input_o )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[7][9]~q ))) ) ) ) # ( 
// \reg_bank|registers[4][9]~q  & ( !\reg_bank|registers[5][9]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o ) # (\reg_bank|registers[6][9]~q )))) # (\rs1[0]~input_o  & (\reg_bank|registers[7][9]~q  & ((\rs1[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[4][9]~q  & ( !\reg_bank|registers[5][9]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[6][9]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[7][9]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[7][9]~q ),
	.datac(!\reg_bank|registers[6][9]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[4][9]~q ),
	.dataf(!\reg_bank|registers[5][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux22~7 .extended_lut = "off";
defparam \reg_bank|Mux22~7 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \reg_bank|Mux22~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N3
cyclonev_lcell_comb \reg_bank|Mux22~9 (
// Equation(s):
// \reg_bank|Mux22~9_combout  = ( \reg_bank|Mux22~5_combout  & ( \reg_bank|Mux22~7_combout  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o ) # (\reg_bank|Mux22~8_combout )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|Mux22~6_combout ))) ) ) ) # 
// ( !\reg_bank|Mux22~5_combout  & ( \reg_bank|Mux22~7_combout  & ( (!\rs1[2]~input_o  & (((\reg_bank|Mux22~8_combout  & !\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|Mux22~6_combout ))) ) ) ) # ( \reg_bank|Mux22~5_combout  
// & ( !\reg_bank|Mux22~7_combout  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o ) # (\reg_bank|Mux22~8_combout )))) # (\rs1[2]~input_o  & (\reg_bank|Mux22~6_combout  & ((\rs1[3]~input_o )))) ) ) ) # ( !\reg_bank|Mux22~5_combout  & ( !\reg_bank|Mux22~7_combout 
//  & ( (!\rs1[2]~input_o  & (((\reg_bank|Mux22~8_combout  & !\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (\reg_bank|Mux22~6_combout  & ((\rs1[3]~input_o )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|Mux22~6_combout ),
	.datac(!\reg_bank|Mux22~8_combout ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|Mux22~5_combout ),
	.dataf(!\reg_bank|Mux22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux22~9 .extended_lut = "off";
defparam \reg_bank|Mux22~9 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \reg_bank|Mux22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N57
cyclonev_lcell_comb \ULA|Add0~37 (
// Equation(s):
// \ULA|Add0~37_sumout  = SUM(( \reg_bank|Mux54~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux22~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux22~4_combout )) ) + ( \ULA|Add0~34  ))
// \ULA|Add0~38  = CARRY(( \reg_bank|Mux54~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux22~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux22~4_combout )) ) + ( \ULA|Add0~34  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux22~4_combout ),
	.datad(!\reg_bank|Mux54~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux22~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~37_sumout ),
	.cout(\ULA|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~37 .extended_lut = "off";
defparam \ULA|Add0~37 .lut_mask = 64'h0000FA50000000FF;
defparam \ULA|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N45
cyclonev_lcell_comb \ULA|Mux22~0 (
// Equation(s):
// \ULA|Mux22~0_combout  = ( \sel[0]~input_o  & ( \ULA|Add0~37_sumout  & ( (\reg_bank|Mux22~10_combout  & ((\reg_bank|Mux54~10_combout ) # (\sel[1]~input_o ))) ) ) ) # ( !\sel[0]~input_o  & ( \ULA|Add0~37_sumout  & ( ((!\sel[1]~input_o ) # 
// (\reg_bank|Mux54~10_combout )) # (\reg_bank|Mux22~10_combout ) ) ) ) # ( \sel[0]~input_o  & ( !\ULA|Add0~37_sumout  & ( (\reg_bank|Mux22~10_combout  & ((\reg_bank|Mux54~10_combout ) # (\sel[1]~input_o ))) ) ) ) # ( !\sel[0]~input_o  & ( 
// !\ULA|Add0~37_sumout  & ( (\sel[1]~input_o  & ((\reg_bank|Mux54~10_combout ) # (\reg_bank|Mux22~10_combout ))) ) ) )

	.dataa(!\reg_bank|Mux22~10_combout ),
	.datab(gnd),
	.datac(!\sel[1]~input_o ),
	.datad(!\reg_bank|Mux54~10_combout ),
	.datae(!\sel[0]~input_o ),
	.dataf(!\ULA|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux22~0 .extended_lut = "off";
defparam \ULA|Mux22~0 .lut_mask = 64'h050F0555F5FF0555;
defparam \ULA|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N38
dffeas \reg_bank|registers[28][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][9] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N33
cyclonev_lcell_comb \reg_bank|Mux22~0 (
// Equation(s):
// \reg_bank|Mux22~0_combout  = ( \reg_bank|registers[16][9]~q  & ( \reg_bank|registers[20][9]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[24][9]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][9]~q ))) ) ) ) # ( 
// !\reg_bank|registers[16][9]~q  & ( \reg_bank|registers[20][9]~q  & ( (!\rs1[3]~input_o  & (((\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[24][9]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][9]~q )))) ) ) ) 
// # ( \reg_bank|registers[16][9]~q  & ( !\reg_bank|registers[20][9]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[24][9]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][9]~q )))) 
// ) ) ) # ( !\reg_bank|registers[16][9]~q  & ( !\reg_bank|registers[20][9]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[24][9]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][9]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|registers[28][9]~q ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[24][9]~q ),
	.datae(!\reg_bank|registers[16][9]~q ),
	.dataf(!\reg_bank|registers[20][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux22~0 .extended_lut = "off";
defparam \reg_bank|Mux22~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \reg_bank|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N45
cyclonev_lcell_comb \reg_bank|Mux22~1 (
// Equation(s):
// \reg_bank|Mux22~1_combout  = ( \reg_bank|registers[21][9]~q  & ( \reg_bank|registers[29][9]~q  & ( ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][9]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][9]~q ))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[21][9]~q  & ( \reg_bank|registers[29][9]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][9]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][9]~q )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o )) ) ) ) # ( 
// \reg_bank|registers[21][9]~q  & ( !\reg_bank|registers[29][9]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][9]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][9]~q )))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o )) ) ) ) # 
// ( !\reg_bank|registers[21][9]~q  & ( !\reg_bank|registers[29][9]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][9]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][9]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[25][9]~q ),
	.datad(!\reg_bank|registers[17][9]~q ),
	.datae(!\reg_bank|registers[21][9]~q ),
	.dataf(!\reg_bank|registers[29][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux22~1 .extended_lut = "off";
defparam \reg_bank|Mux22~1 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_bank|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N51
cyclonev_lcell_comb \reg_bank|Mux22~2 (
// Equation(s):
// \reg_bank|Mux22~2_combout  = ( \reg_bank|registers[30][9]~q  & ( \reg_bank|registers[18][9]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[22][9]~q )))) # (\rs1[3]~input_o  & (((\reg_bank|registers[26][9]~q )) # (\rs1[2]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[30][9]~q  & ( \reg_bank|registers[18][9]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[22][9]~q )))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & ((\reg_bank|registers[26][9]~q )))) ) ) ) # ( 
// \reg_bank|registers[30][9]~q  & ( !\reg_bank|registers[18][9]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & (\reg_bank|registers[22][9]~q ))) # (\rs1[3]~input_o  & (((\reg_bank|registers[26][9]~q )) # (\rs1[2]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[30][9]~q  & ( !\reg_bank|registers[18][9]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & (\reg_bank|registers[22][9]~q ))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & ((\reg_bank|registers[26][9]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[22][9]~q ),
	.datad(!\reg_bank|registers[26][9]~q ),
	.datae(!\reg_bank|registers[30][9]~q ),
	.dataf(!\reg_bank|registers[18][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux22~2 .extended_lut = "off";
defparam \reg_bank|Mux22~2 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_bank|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N54
cyclonev_lcell_comb \reg_bank|Mux22~3 (
// Equation(s):
// \reg_bank|Mux22~3_combout  = ( \reg_bank|registers[19][9]~q  & ( \reg_bank|registers[31][9]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|registers[23][9]~q )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o )) # (\reg_bank|registers[27][9]~q 
// ))) ) ) ) # ( !\reg_bank|registers[19][9]~q  & ( \reg_bank|registers[31][9]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[23][9]~q  & \rs1[2]~input_o )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o )) # (\reg_bank|registers[27][9]~q ))) ) ) ) # ( 
// \reg_bank|registers[19][9]~q  & ( !\reg_bank|registers[31][9]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|registers[23][9]~q )))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][9]~q  & ((!\rs1[2]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[19][9]~q  & ( !\reg_bank|registers[31][9]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[23][9]~q  & \rs1[2]~input_o )))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][9]~q  & ((!\rs1[2]~input_o )))) ) ) )

	.dataa(!\reg_bank|registers[27][9]~q ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[23][9]~q ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\reg_bank|registers[19][9]~q ),
	.dataf(!\reg_bank|registers[31][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux22~3 .extended_lut = "off";
defparam \reg_bank|Mux22~3 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \reg_bank|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N51
cyclonev_lcell_comb \reg_bank|Mux22~4 (
// Equation(s):
// \reg_bank|Mux22~4_combout  = ( \reg_bank|Mux22~2_combout  & ( \reg_bank|Mux22~3_combout  & ( ((!\rs1[0]~input_o  & (\reg_bank|Mux22~0_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux22~1_combout )))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux22~2_combout  & ( \reg_bank|Mux22~3_combout  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|Mux22~0_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux22~1_combout ))))) # (\rs1[1]~input_o  & (\rs1[0]~input_o )) ) ) ) # ( 
// \reg_bank|Mux22~2_combout  & ( !\reg_bank|Mux22~3_combout  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|Mux22~0_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux22~1_combout ))))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o )) ) ) ) # ( 
// !\reg_bank|Mux22~2_combout  & ( !\reg_bank|Mux22~3_combout  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|Mux22~0_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux22~1_combout ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux22~0_combout ),
	.datad(!\reg_bank|Mux22~1_combout ),
	.datae(!\reg_bank|Mux22~2_combout ),
	.dataf(!\reg_bank|Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux22~4 .extended_lut = "off";
defparam \reg_bank|Mux22~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_bank|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \reg_bank|Mux22~10 (
// Equation(s):
// \reg_bank|Mux22~10_combout  = ( \reg_bank|Mux22~9_combout  & ( (!\rs1[4]~input_o ) # (\reg_bank|Mux22~4_combout ) ) ) # ( !\reg_bank|Mux22~9_combout  & ( (\reg_bank|Mux22~4_combout  & \rs1[4]~input_o ) ) )

	.dataa(!\reg_bank|Mux22~4_combout ),
	.datab(gnd),
	.datac(!\rs1[4]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux22~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux22~10 .extended_lut = "off";
defparam \reg_bank|Mux22~10 .lut_mask = 64'h0505F5F50505F5F5;
defparam \reg_bank|Mux22~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N26
dffeas \reg_bank|registers[11][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N44
dffeas \reg_bank|registers[10][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N8
dffeas \reg_bank|registers[8][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N52
dffeas \reg_bank|registers[9][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N18
cyclonev_lcell_comb \reg_bank|Mux53~5 (
// Equation(s):
// \reg_bank|Mux53~5_combout  = ( \reg_bank|registers[8][10]~q  & ( \reg_bank|registers[9][10]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & ((\reg_bank|registers[10][10]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][10]~q ))) ) ) ) # ( 
// !\reg_bank|registers[8][10]~q  & ( \reg_bank|registers[9][10]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[10][10]~q )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[11][10]~q )))) ) ) ) # ( 
// \reg_bank|registers[8][10]~q  & ( !\reg_bank|registers[9][10]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[10][10]~q )))) # (\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|registers[11][10]~q ))) ) ) ) # ( 
// !\reg_bank|registers[8][10]~q  & ( !\reg_bank|registers[9][10]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[10][10]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][10]~q )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[11][10]~q ),
	.datad(!\reg_bank|registers[10][10]~q ),
	.datae(!\reg_bank|registers[8][10]~q ),
	.dataf(!\reg_bank|registers[9][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux53~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux53~5 .extended_lut = "off";
defparam \reg_bank|Mux53~5 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_bank|Mux53~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N44
dffeas \reg_bank|registers[6][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N50
dffeas \reg_bank|registers[5][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N59
dffeas \reg_bank|registers[4][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N41
dffeas \reg_bank|registers[7][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N3
cyclonev_lcell_comb \reg_bank|Mux53~7 (
// Equation(s):
// \reg_bank|Mux53~7_combout  = ( \reg_bank|registers[4][10]~q  & ( \reg_bank|registers[7][10]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[6][10]~q )))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][10]~q )) # (\rs2[1]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[4][10]~q  & ( \reg_bank|registers[7][10]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|registers[6][10]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][10]~q )) # (\rs2[1]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[4][10]~q  & ( !\reg_bank|registers[7][10]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[6][10]~q )))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|registers[5][10]~q )))) ) ) ) # ( 
// !\reg_bank|registers[4][10]~q  & ( !\reg_bank|registers[7][10]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|registers[6][10]~q ))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|registers[5][10]~q )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[6][10]~q ),
	.datad(!\reg_bank|registers[5][10]~q ),
	.datae(!\reg_bank|registers[4][10]~q ),
	.dataf(!\reg_bank|registers[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux53~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux53~7 .extended_lut = "off";
defparam \reg_bank|Mux53~7 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_bank|Mux53~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N29
dffeas \reg_bank|registers[3][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N23
dffeas \reg_bank|registers[1][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N53
dffeas \reg_bank|registers[2][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N9
cyclonev_lcell_comb \reg_bank|Mux53~8 (
// Equation(s):
// \reg_bank|Mux53~8_combout  = ( \reg_bank|registers[2][10]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[1][10]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[3][10]~q )))) ) ) # ( 
// !\reg_bank|registers[2][10]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[1][10]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[3][10]~q )))) ) )

	.dataa(!\reg_bank|registers[3][10]~q ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[1][10]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux53~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux53~8 .extended_lut = "off";
defparam \reg_bank|Mux53~8 .lut_mask = 64'h013101310D3D0D3D;
defparam \reg_bank|Mux53~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N44
dffeas \reg_bank|registers[14][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \reg_bank|registers[12][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N38
dffeas \reg_bank|registers[15][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N45
cyclonev_lcell_comb \reg_bank|Mux53~6 (
// Equation(s):
// \reg_bank|Mux53~6_combout  = ( \reg_bank|registers[15][10]~q  & ( \reg_bank|registers[13][10]~q  & ( ((!\rs2[1]~input_o  & ((\reg_bank|registers[12][10]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][10]~q ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[15][10]~q  & ( \reg_bank|registers[13][10]~q  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o ) # (\reg_bank|registers[12][10]~q )))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][10]~q  & ((!\rs2[0]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[15][10]~q  & ( !\reg_bank|registers[13][10]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[12][10]~q  & !\rs2[0]~input_o )))) # (\rs2[1]~input_o  & (((\rs2[0]~input_o )) # (\reg_bank|registers[14][10]~q ))) ) ) ) # ( 
// !\reg_bank|registers[15][10]~q  & ( !\reg_bank|registers[13][10]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[12][10]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][10]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[14][10]~q ),
	.datac(!\reg_bank|registers[12][10]~q ),
	.datad(!\rs2[0]~input_o ),
	.datae(!\reg_bank|registers[15][10]~q ),
	.dataf(!\reg_bank|registers[13][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux53~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux53~6 .extended_lut = "off";
defparam \reg_bank|Mux53~6 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \reg_bank|Mux53~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N45
cyclonev_lcell_comb \reg_bank|Mux53~9 (
// Equation(s):
// \reg_bank|Mux53~9_combout  = ( \reg_bank|Mux53~8_combout  & ( \reg_bank|Mux53~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|Mux53~5_combout )))) # (\rs2[2]~input_o  & (((\reg_bank|Mux53~7_combout )) # (\rs2[3]~input_o ))) ) ) ) # 
// ( !\reg_bank|Mux53~8_combout  & ( \reg_bank|Mux53~6_combout  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & (\reg_bank|Mux53~5_combout ))) # (\rs2[2]~input_o  & (((\reg_bank|Mux53~7_combout )) # (\rs2[3]~input_o ))) ) ) ) # ( \reg_bank|Mux53~8_combout  & ( 
// !\reg_bank|Mux53~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|Mux53~5_combout )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & ((\reg_bank|Mux53~7_combout )))) ) ) ) # ( !\reg_bank|Mux53~8_combout  & ( !\reg_bank|Mux53~6_combout  
// & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & (\reg_bank|Mux53~5_combout ))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & ((\reg_bank|Mux53~7_combout )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|Mux53~5_combout ),
	.datad(!\reg_bank|Mux53~7_combout ),
	.datae(!\reg_bank|Mux53~8_combout ),
	.dataf(!\reg_bank|Mux53~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux53~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux53~9 .extended_lut = "off";
defparam \reg_bank|Mux53~9 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_bank|Mux53~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N57
cyclonev_lcell_comb \reg_bank|registers[28][10]~feeder (
// Equation(s):
// \reg_bank|registers[28][10]~feeder_combout  = ( \ULA|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[28][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[28][10]~feeder .extended_lut = "off";
defparam \reg_bank|registers[28][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[28][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N59
dffeas \reg_bank|registers[28][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[28][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N24
cyclonev_lcell_comb \reg_bank|registers[24][10]~feeder (
// Equation(s):
// \reg_bank|registers[24][10]~feeder_combout  = ( \ULA|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[24][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[24][10]~feeder .extended_lut = "off";
defparam \reg_bank|registers[24][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[24][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N26
dffeas \reg_bank|registers[24][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[24][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N3
cyclonev_lcell_comb \reg_bank|registers[16][10]~feeder (
// Equation(s):
// \reg_bank|registers[16][10]~feeder_combout  = ( \ULA|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[16][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[16][10]~feeder .extended_lut = "off";
defparam \reg_bank|registers[16][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[16][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N5
dffeas \reg_bank|registers[16][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[16][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N9
cyclonev_lcell_comb \reg_bank|registers[20][10]~feeder (
// Equation(s):
// \reg_bank|registers[20][10]~feeder_combout  = ( \ULA|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][10]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N11
dffeas \reg_bank|registers[20][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N9
cyclonev_lcell_comb \reg_bank|Mux53~0 (
// Equation(s):
// \reg_bank|Mux53~0_combout  = ( \reg_bank|registers[16][10]~q  & ( \reg_bank|registers[20][10]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|registers[24][10]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[28][10]~q ))) ) ) ) # ( 
// !\reg_bank|registers[16][10]~q  & ( \reg_bank|registers[20][10]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[24][10]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[28][10]~q )))) ) ) ) 
// # ( \reg_bank|registers[16][10]~q  & ( !\reg_bank|registers[20][10]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[24][10]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[28][10]~q )))) 
// ) ) ) # ( !\reg_bank|registers[16][10]~q  & ( !\reg_bank|registers[20][10]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[24][10]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[28][10]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[28][10]~q ),
	.datad(!\reg_bank|registers[24][10]~q ),
	.datae(!\reg_bank|registers[16][10]~q ),
	.dataf(!\reg_bank|registers[20][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux53~0 .extended_lut = "off";
defparam \reg_bank|Mux53~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_bank|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N48
cyclonev_lcell_comb \reg_bank|registers[17][10]~feeder (
// Equation(s):
// \reg_bank|registers[17][10]~feeder_combout  = ( \ULA|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[17][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[17][10]~feeder .extended_lut = "off";
defparam \reg_bank|registers[17][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[17][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N50
dffeas \reg_bank|registers[17][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[17][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N0
cyclonev_lcell_comb \reg_bank|registers[21][10]~feeder (
// Equation(s):
// \reg_bank|registers[21][10]~feeder_combout  = ( \ULA|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][10]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N2
dffeas \reg_bank|registers[21][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N30
cyclonev_lcell_comb \reg_bank|registers[29][10]~feeder (
// Equation(s):
// \reg_bank|registers[29][10]~feeder_combout  = ( \ULA|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[29][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[29][10]~feeder .extended_lut = "off";
defparam \reg_bank|registers[29][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[29][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N32
dffeas \reg_bank|registers[29][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[29][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N24
cyclonev_lcell_comb \reg_bank|registers[25][10]~feeder (
// Equation(s):
// \reg_bank|registers[25][10]~feeder_combout  = ( \ULA|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[25][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[25][10]~feeder .extended_lut = "off";
defparam \reg_bank|registers[25][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[25][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N26
dffeas \reg_bank|registers[25][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[25][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N30
cyclonev_lcell_comb \reg_bank|Mux53~1 (
// Equation(s):
// \reg_bank|Mux53~1_combout  = ( \reg_bank|registers[29][10]~q  & ( \reg_bank|registers[25][10]~q  & ( ((!\rs2[2]~input_o  & (\reg_bank|registers[17][10]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[21][10]~q )))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[29][10]~q  & ( \reg_bank|registers[25][10]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[17][10]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & ((\reg_bank|registers[21][10]~q )))) ) ) ) # ( 
// \reg_bank|registers[29][10]~q  & ( !\reg_bank|registers[25][10]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[17][10]~q ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[21][10]~q )) # (\rs2[3]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[29][10]~q  & ( !\reg_bank|registers[25][10]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[17][10]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[21][10]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[17][10]~q ),
	.datad(!\reg_bank|registers[21][10]~q ),
	.datae(!\reg_bank|registers[29][10]~q ),
	.dataf(!\reg_bank|registers[25][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux53~1 .extended_lut = "off";
defparam \reg_bank|Mux53~1 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N11
dffeas \reg_bank|registers[18][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N5
dffeas \reg_bank|registers[22][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N24
cyclonev_lcell_comb \reg_bank|registers[26][10]~feeder (
// Equation(s):
// \reg_bank|registers[26][10]~feeder_combout  = ( \ULA|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[26][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[26][10]~feeder .extended_lut = "off";
defparam \reg_bank|registers[26][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[26][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N26
dffeas \reg_bank|registers[26][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[26][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N14
dffeas \reg_bank|registers[30][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N15
cyclonev_lcell_comb \reg_bank|Mux53~2 (
// Equation(s):
// \reg_bank|Mux53~2_combout  = ( \reg_bank|registers[26][10]~q  & ( \reg_bank|registers[30][10]~q  & ( ((!\rs2[2]~input_o  & (\reg_bank|registers[18][10]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[22][10]~q )))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[26][10]~q  & ( \reg_bank|registers[30][10]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[18][10]~q ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[22][10]~q )) # (\rs2[3]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[26][10]~q  & ( !\reg_bank|registers[30][10]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[18][10]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & ((\reg_bank|registers[22][10]~q )))) ) ) ) # ( 
// !\reg_bank|registers[26][10]~q  & ( !\reg_bank|registers[30][10]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[18][10]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[22][10]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[18][10]~q ),
	.datad(!\reg_bank|registers[22][10]~q ),
	.datae(!\reg_bank|registers[26][10]~q ),
	.dataf(!\reg_bank|registers[30][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux53~2 .extended_lut = "off";
defparam \reg_bank|Mux53~2 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \reg_bank|registers[19][10]~feeder (
// Equation(s):
// \reg_bank|registers[19][10]~feeder_combout  = ( \ULA|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[19][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[19][10]~feeder .extended_lut = "off";
defparam \reg_bank|registers[19][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[19][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N38
dffeas \reg_bank|registers[19][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[19][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N24
cyclonev_lcell_comb \reg_bank|registers[31][10]~feeder (
// Equation(s):
// \reg_bank|registers[31][10]~feeder_combout  = ( \ULA|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[31][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[31][10]~feeder .extended_lut = "off";
defparam \reg_bank|registers[31][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[31][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N26
dffeas \reg_bank|registers[31][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[31][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \reg_bank|registers[27][10]~feeder (
// Equation(s):
// \reg_bank|registers[27][10]~feeder_combout  = ( \ULA|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[27][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[27][10]~feeder .extended_lut = "off";
defparam \reg_bank|registers[27][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[27][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N56
dffeas \reg_bank|registers[27][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[27][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N25
dffeas \reg_bank|registers[23][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N30
cyclonev_lcell_comb \reg_bank|Mux53~3 (
// Equation(s):
// \reg_bank|Mux53~3_combout  = ( \reg_bank|registers[27][10]~q  & ( \reg_bank|registers[23][10]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o )) # (\reg_bank|registers[19][10]~q ))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o ) # 
// (\reg_bank|registers[31][10]~q )))) ) ) ) # ( !\reg_bank|registers[27][10]~q  & ( \reg_bank|registers[23][10]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o )) # (\reg_bank|registers[19][10]~q ))) # (\rs2[3]~input_o  & (((\reg_bank|registers[31][10]~q  & 
// \rs2[2]~input_o )))) ) ) ) # ( \reg_bank|registers[27][10]~q  & ( !\reg_bank|registers[23][10]~q  & ( (!\rs2[3]~input_o  & (\reg_bank|registers[19][10]~q  & ((!\rs2[2]~input_o )))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o ) # 
// (\reg_bank|registers[31][10]~q )))) ) ) ) # ( !\reg_bank|registers[27][10]~q  & ( !\reg_bank|registers[23][10]~q  & ( (!\rs2[3]~input_o  & (\reg_bank|registers[19][10]~q  & ((!\rs2[2]~input_o )))) # (\rs2[3]~input_o  & (((\reg_bank|registers[31][10]~q  & 
// \rs2[2]~input_o )))) ) ) )

	.dataa(!\reg_bank|registers[19][10]~q ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[31][10]~q ),
	.datad(!\rs2[2]~input_o ),
	.datae(!\reg_bank|registers[27][10]~q ),
	.dataf(!\reg_bank|registers[23][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux53~3 .extended_lut = "off";
defparam \reg_bank|Mux53~3 .lut_mask = 64'h4403770344CF77CF;
defparam \reg_bank|Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N51
cyclonev_lcell_comb \reg_bank|Mux53~4 (
// Equation(s):
// \reg_bank|Mux53~4_combout  = ( \reg_bank|Mux53~2_combout  & ( \reg_bank|Mux53~3_combout  & ( ((!\rs2[0]~input_o  & (\reg_bank|Mux53~0_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux53~1_combout )))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux53~2_combout  & ( \reg_bank|Mux53~3_combout  & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|Mux53~0_combout ))) # (\rs2[0]~input_o  & (((\reg_bank|Mux53~1_combout )) # (\rs2[1]~input_o ))) ) ) ) # ( \reg_bank|Mux53~2_combout  & ( 
// !\reg_bank|Mux53~3_combout  & ( (!\rs2[0]~input_o  & (((\reg_bank|Mux53~0_combout )) # (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|Mux53~1_combout )))) ) ) ) # ( !\reg_bank|Mux53~2_combout  & ( !\reg_bank|Mux53~3_combout  & 
// ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|Mux53~0_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux53~1_combout ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux53~0_combout ),
	.datad(!\reg_bank|Mux53~1_combout ),
	.datae(!\reg_bank|Mux53~2_combout ),
	.dataf(!\reg_bank|Mux53~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux53~4 .extended_lut = "off";
defparam \reg_bank|Mux53~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N33
cyclonev_lcell_comb \reg_bank|Mux53~10 (
// Equation(s):
// \reg_bank|Mux53~10_combout  = ( \reg_bank|Mux53~9_combout  & ( \reg_bank|Mux53~4_combout  ) ) # ( !\reg_bank|Mux53~9_combout  & ( \reg_bank|Mux53~4_combout  & ( \rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux53~9_combout  & ( !\reg_bank|Mux53~4_combout  & ( 
// !\rs2[4]~input_o  ) ) )

	.dataa(!\rs2[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_bank|Mux53~9_combout ),
	.dataf(!\reg_bank|Mux53~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux53~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux53~10 .extended_lut = "off";
defparam \reg_bank|Mux53~10 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \reg_bank|Mux53~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N18
cyclonev_lcell_comb \reg_bank|Mux21~0 (
// Equation(s):
// \reg_bank|Mux21~0_combout  = ( \reg_bank|registers[16][10]~q  & ( \reg_bank|registers[20][10]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[24][10]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[28][10]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][10]~q  & ( \reg_bank|registers[20][10]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[24][10]~q ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[28][10]~q )))) ) ) ) # ( 
// \reg_bank|registers[16][10]~q  & ( !\reg_bank|registers[20][10]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[24][10]~q )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[28][10]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][10]~q  & ( !\reg_bank|registers[20][10]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[24][10]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[28][10]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[24][10]~q ),
	.datad(!\reg_bank|registers[28][10]~q ),
	.datae(!\reg_bank|registers[16][10]~q ),
	.dataf(!\reg_bank|registers[20][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux21~0 .extended_lut = "off";
defparam \reg_bank|Mux21~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N39
cyclonev_lcell_comb \reg_bank|Mux21~1 (
// Equation(s):
// \reg_bank|Mux21~1_combout  = ( \reg_bank|registers[21][10]~q  & ( \reg_bank|registers[17][10]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[25][10]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[29][10]~q ))) ) ) ) # ( 
// !\reg_bank|registers[21][10]~q  & ( \reg_bank|registers[17][10]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[25][10]~q )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[29][10]~q ))) ) ) ) # ( 
// \reg_bank|registers[21][10]~q  & ( !\reg_bank|registers[17][10]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[25][10]~q )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[29][10]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][10]~q  & ( !\reg_bank|registers[17][10]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[25][10]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[29][10]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[29][10]~q ),
	.datad(!\reg_bank|registers[25][10]~q ),
	.datae(!\reg_bank|registers[21][10]~q ),
	.dataf(!\reg_bank|registers[17][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux21~1 .extended_lut = "off";
defparam \reg_bank|Mux21~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg_bank|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N15
cyclonev_lcell_comb \reg_bank|Mux21~3 (
// Equation(s):
// \reg_bank|Mux21~3_combout  = ( \reg_bank|registers[19][10]~q  & ( \reg_bank|registers[23][10]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[27][10]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[31][10]~q ))) ) ) ) # ( 
// !\reg_bank|registers[19][10]~q  & ( \reg_bank|registers[23][10]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o  & \reg_bank|registers[27][10]~q )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|registers[31][10]~q ))) ) ) ) # ( 
// \reg_bank|registers[19][10]~q  & ( !\reg_bank|registers[23][10]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # (\reg_bank|registers[27][10]~q )))) # (\rs1[2]~input_o  & (\reg_bank|registers[31][10]~q  & (\rs1[3]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[19][10]~q  & ( !\reg_bank|registers[23][10]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[27][10]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[31][10]~q )))) ) ) )

	.dataa(!\reg_bank|registers[31][10]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|registers[27][10]~q ),
	.datae(!\reg_bank|registers[19][10]~q ),
	.dataf(!\reg_bank|registers[23][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux21~3 .extended_lut = "off";
defparam \reg_bank|Mux21~3 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \reg_bank|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N12
cyclonev_lcell_comb \reg_bank|Mux21~2 (
// Equation(s):
// \reg_bank|Mux21~2_combout  = ( \reg_bank|registers[30][10]~q  & ( \reg_bank|registers[18][10]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|registers[22][10]~q )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o )) # 
// (\reg_bank|registers[26][10]~q ))) ) ) ) # ( !\reg_bank|registers[30][10]~q  & ( \reg_bank|registers[18][10]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|registers[22][10]~q )))) # (\rs1[3]~input_o  & (\reg_bank|registers[26][10]~q  & 
// ((!\rs1[2]~input_o )))) ) ) ) # ( \reg_bank|registers[30][10]~q  & ( !\reg_bank|registers[18][10]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[22][10]~q  & \rs1[2]~input_o )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o )) # 
// (\reg_bank|registers[26][10]~q ))) ) ) ) # ( !\reg_bank|registers[30][10]~q  & ( !\reg_bank|registers[18][10]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[22][10]~q  & \rs1[2]~input_o )))) # (\rs1[3]~input_o  & (\reg_bank|registers[26][10]~q  & 
// ((!\rs1[2]~input_o )))) ) ) )

	.dataa(!\reg_bank|registers[26][10]~q ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[22][10]~q ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\reg_bank|registers[30][10]~q ),
	.dataf(!\reg_bank|registers[18][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux21~2 .extended_lut = "off";
defparam \reg_bank|Mux21~2 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \reg_bank|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N51
cyclonev_lcell_comb \reg_bank|Mux21~4 (
// Equation(s):
// \reg_bank|Mux21~4_combout  = ( \reg_bank|Mux21~3_combout  & ( \reg_bank|Mux21~2_combout  & ( ((!\rs1[0]~input_o  & (\reg_bank|Mux21~0_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux21~1_combout )))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux21~3_combout  & ( \reg_bank|Mux21~2_combout  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|Mux21~0_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux21~1_combout ))))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o )) ) ) ) # ( 
// \reg_bank|Mux21~3_combout  & ( !\reg_bank|Mux21~2_combout  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|Mux21~0_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux21~1_combout ))))) # (\rs1[1]~input_o  & (\rs1[0]~input_o )) ) ) ) # ( 
// !\reg_bank|Mux21~3_combout  & ( !\reg_bank|Mux21~2_combout  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|Mux21~0_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux21~1_combout ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux21~0_combout ),
	.datad(!\reg_bank|Mux21~1_combout ),
	.datae(!\reg_bank|Mux21~3_combout ),
	.dataf(!\reg_bank|Mux21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux21~4 .extended_lut = "off";
defparam \reg_bank|Mux21~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_bank|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N30
cyclonev_lcell_comb \ULA|Add0~41 (
// Equation(s):
// \ULA|Add0~41_sumout  = SUM(( \reg_bank|Mux53~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux21~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux21~4_combout )) ) + ( \ULA|Add0~38  ))
// \ULA|Add0~42  = CARRY(( \reg_bank|Mux53~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux21~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux21~4_combout )) ) + ( \ULA|Add0~38  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux21~4_combout ),
	.datad(!\reg_bank|Mux53~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux21~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~41_sumout ),
	.cout(\ULA|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~41 .extended_lut = "off";
defparam \ULA|Add0~41 .lut_mask = 64'h0000FA50000000FF;
defparam \ULA|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \ULA|Mux21~0 (
// Equation(s):
// \ULA|Mux21~0_combout  = ( \ULA|Add0~41_sumout  & ( \reg_bank|Mux21~10_combout  & ( ((!\sel[0]~input_o ) # (\sel[1]~input_o )) # (\reg_bank|Mux53~10_combout ) ) ) ) # ( !\ULA|Add0~41_sumout  & ( \reg_bank|Mux21~10_combout  & ( ((\reg_bank|Mux53~10_combout  
// & \sel[0]~input_o )) # (\sel[1]~input_o ) ) ) ) # ( \ULA|Add0~41_sumout  & ( !\reg_bank|Mux21~10_combout  & ( (!\sel[0]~input_o  & ((!\sel[1]~input_o ) # (\reg_bank|Mux53~10_combout ))) ) ) ) # ( !\ULA|Add0~41_sumout  & ( !\reg_bank|Mux21~10_combout  & ( 
// (\reg_bank|Mux53~10_combout  & (!\sel[0]~input_o  & \sel[1]~input_o )) ) ) )

	.dataa(!\reg_bank|Mux53~10_combout ),
	.datab(!\sel[0]~input_o ),
	.datac(gnd),
	.datad(!\sel[1]~input_o ),
	.datae(!\ULA|Add0~41_sumout ),
	.dataf(!\reg_bank|Mux21~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux21~0 .extended_lut = "off";
defparam \ULA|Mux21~0 .lut_mask = 64'h0044CC4411FFDDFF;
defparam \ULA|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N16
dffeas \reg_bank|registers[13][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][10] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N30
cyclonev_lcell_comb \reg_bank|Mux21~7 (
// Equation(s):
// \reg_bank|Mux21~7_combout  = ( \reg_bank|registers[15][10]~q  & ( \reg_bank|registers[14][10]~q  & ( ((!\rs1[0]~input_o  & ((\reg_bank|registers[12][10]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[13][10]~q ))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[15][10]~q  & ( \reg_bank|registers[14][10]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[12][10]~q )) # (\rs1[1]~input_o ))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & (\reg_bank|registers[13][10]~q ))) ) ) ) # ( 
// \reg_bank|registers[15][10]~q  & ( !\reg_bank|registers[14][10]~q  & ( (!\rs1[0]~input_o  & (!\rs1[1]~input_o  & ((\reg_bank|registers[12][10]~q )))) # (\rs1[0]~input_o  & (((\reg_bank|registers[13][10]~q )) # (\rs1[1]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[15][10]~q  & ( !\reg_bank|registers[14][10]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[12][10]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[13][10]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[13][10]~q ),
	.datad(!\reg_bank|registers[12][10]~q ),
	.datae(!\reg_bank|registers[15][10]~q ),
	.dataf(!\reg_bank|registers[14][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux21~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux21~7 .extended_lut = "off";
defparam \reg_bank|Mux21~7 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_bank|Mux21~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N27
cyclonev_lcell_comb \reg_bank|Mux21~5 (
// Equation(s):
// \reg_bank|Mux21~5_combout  = ( \reg_bank|registers[10][10]~q  & ( \reg_bank|registers[11][10]~q  & ( ((!\rs1[0]~input_o  & (\reg_bank|registers[8][10]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][10]~q )))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[10][10]~q  & ( \reg_bank|registers[11][10]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[8][10]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][10]~q ))))) # (\rs1[1]~input_o  & (((\rs1[0]~input_o )))) ) ) 
// ) # ( \reg_bank|registers[10][10]~q  & ( !\reg_bank|registers[11][10]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[8][10]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][10]~q ))))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o 
// )))) ) ) ) # ( !\reg_bank|registers[10][10]~q  & ( !\reg_bank|registers[11][10]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[8][10]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][10]~q ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|registers[8][10]~q ),
	.datac(!\reg_bank|registers[9][10]~q ),
	.datad(!\rs1[0]~input_o ),
	.datae(!\reg_bank|registers[10][10]~q ),
	.dataf(!\reg_bank|registers[11][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux21~5 .extended_lut = "off";
defparam \reg_bank|Mux21~5 .lut_mask = 64'h220A770A225F775F;
defparam \reg_bank|Mux21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N24
cyclonev_lcell_comb \reg_bank|Mux21~6 (
// Equation(s):
// \reg_bank|Mux21~6_combout  = ( \reg_bank|registers[1][10]~q  & ( \reg_bank|registers[2][10]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o )) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # (\reg_bank|registers[3][10]~q ))) ) ) ) # ( 
// !\reg_bank|registers[1][10]~q  & ( \reg_bank|registers[2][10]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # (\reg_bank|registers[3][10]~q ))) ) ) ) # ( \reg_bank|registers[1][10]~q  & ( !\reg_bank|registers[2][10]~q  & ( (\rs1[0]~input_o  & 
// ((!\rs1[1]~input_o ) # (\reg_bank|registers[3][10]~q ))) ) ) ) # ( !\reg_bank|registers[1][10]~q  & ( !\reg_bank|registers[2][10]~q  & ( (\rs1[0]~input_o  & (\rs1[1]~input_o  & \reg_bank|registers[3][10]~q )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[3][10]~q ),
	.datad(gnd),
	.datae(!\reg_bank|registers[1][10]~q ),
	.dataf(!\reg_bank|registers[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux21~6 .extended_lut = "off";
defparam \reg_bank|Mux21~6 .lut_mask = 64'h0101454523236767;
defparam \reg_bank|Mux21~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N18
cyclonev_lcell_comb \reg_bank|Mux21~8 (
// Equation(s):
// \reg_bank|Mux21~8_combout  = ( \reg_bank|registers[4][10]~q  & ( \reg_bank|registers[7][10]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|registers[6][10]~q )))) # (\rs1[0]~input_o  & (((\reg_bank|registers[5][10]~q )) # (\rs1[1]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[4][10]~q  & ( \reg_bank|registers[7][10]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & ((\reg_bank|registers[6][10]~q )))) # (\rs1[0]~input_o  & (((\reg_bank|registers[5][10]~q )) # (\rs1[1]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[4][10]~q  & ( !\reg_bank|registers[7][10]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|registers[6][10]~q )))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & (\reg_bank|registers[5][10]~q ))) ) ) ) # ( 
// !\reg_bank|registers[4][10]~q  & ( !\reg_bank|registers[7][10]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & ((\reg_bank|registers[6][10]~q )))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & (\reg_bank|registers[5][10]~q ))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[5][10]~q ),
	.datad(!\reg_bank|registers[6][10]~q ),
	.datae(!\reg_bank|registers[4][10]~q ),
	.dataf(!\reg_bank|registers[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux21~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux21~8 .extended_lut = "off";
defparam \reg_bank|Mux21~8 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_bank|Mux21~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N3
cyclonev_lcell_comb \reg_bank|Mux21~9 (
// Equation(s):
// \reg_bank|Mux21~9_combout  = ( \reg_bank|Mux21~6_combout  & ( \reg_bank|Mux21~8_combout  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|Mux21~5_combout ))) # (\rs1[2]~input_o  & (\reg_bank|Mux21~7_combout ))) ) ) ) # ( 
// !\reg_bank|Mux21~6_combout  & ( \reg_bank|Mux21~8_combout  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|Mux21~5_combout ))) # (\rs1[2]~input_o  & (\reg_bank|Mux21~7_combout )))) ) ) ) # ( 
// \reg_bank|Mux21~6_combout  & ( !\reg_bank|Mux21~8_combout  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|Mux21~5_combout ))) # (\rs1[2]~input_o  & (\reg_bank|Mux21~7_combout )))) ) ) ) # ( 
// !\reg_bank|Mux21~6_combout  & ( !\reg_bank|Mux21~8_combout  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|Mux21~5_combout ))) # (\rs1[2]~input_o  & (\reg_bank|Mux21~7_combout )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|Mux21~7_combout ),
	.datad(!\reg_bank|Mux21~5_combout ),
	.datae(!\reg_bank|Mux21~6_combout ),
	.dataf(!\reg_bank|Mux21~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux21~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux21~9 .extended_lut = "off";
defparam \reg_bank|Mux21~9 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_bank|Mux21~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \reg_bank|Mux21~10 (
// Equation(s):
// \reg_bank|Mux21~10_combout  = ( \reg_bank|Mux21~4_combout  & ( (\reg_bank|Mux21~9_combout ) # (\rs1[4]~input_o ) ) ) # ( !\reg_bank|Mux21~4_combout  & ( (!\rs1[4]~input_o  & \reg_bank|Mux21~9_combout ) ) )

	.dataa(gnd),
	.datab(!\rs1[4]~input_o ),
	.datac(gnd),
	.datad(!\reg_bank|Mux21~9_combout ),
	.datae(!\reg_bank|Mux21~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux21~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux21~10 .extended_lut = "off";
defparam \reg_bank|Mux21~10 .lut_mask = 64'h00CC33FF00CC33FF;
defparam \reg_bank|Mux21~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N20
dffeas \reg_bank|registers[1][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N59
dffeas \reg_bank|registers[2][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N32
dffeas \reg_bank|registers[3][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N27
cyclonev_lcell_comb \reg_bank|Mux52~8 (
// Equation(s):
// \reg_bank|Mux52~8_combout  = ( \reg_bank|registers[2][11]~q  & ( \reg_bank|registers[3][11]~q  & ( ((\rs2[0]~input_o  & \reg_bank|registers[1][11]~q )) # (\rs2[1]~input_o ) ) ) ) # ( !\reg_bank|registers[2][11]~q  & ( \reg_bank|registers[3][11]~q  & ( 
// (\rs2[0]~input_o  & ((\reg_bank|registers[1][11]~q ) # (\rs2[1]~input_o ))) ) ) ) # ( \reg_bank|registers[2][11]~q  & ( !\reg_bank|registers[3][11]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & \reg_bank|registers[1][11]~q )) # (\rs2[1]~input_o  & 
// (!\rs2[0]~input_o )) ) ) ) # ( !\reg_bank|registers[2][11]~q  & ( !\reg_bank|registers[3][11]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & \reg_bank|registers[1][11]~q )) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(gnd),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[1][11]~q ),
	.datae(!\reg_bank|registers[2][11]~q ),
	.dataf(!\reg_bank|registers[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux52~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux52~8 .extended_lut = "off";
defparam \reg_bank|Mux52~8 .lut_mask = 64'h000A505A050F555F;
defparam \reg_bank|Mux52~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N56
dffeas \reg_bank|registers[6][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N50
dffeas \reg_bank|registers[5][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N26
dffeas \reg_bank|registers[7][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N16
dffeas \reg_bank|registers[4][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N57
cyclonev_lcell_comb \reg_bank|Mux52~7 (
// Equation(s):
// \reg_bank|Mux52~7_combout  = ( \reg_bank|registers[7][11]~q  & ( \reg_bank|registers[4][11]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[6][11]~q ))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o ) # (\reg_bank|registers[5][11]~q 
// )))) ) ) ) # ( !\reg_bank|registers[7][11]~q  & ( \reg_bank|registers[4][11]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[6][11]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][11]~q  & !\rs2[1]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[7][11]~q  & ( !\reg_bank|registers[4][11]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[6][11]~q  & ((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o ) # (\reg_bank|registers[5][11]~q )))) ) ) ) # ( 
// !\reg_bank|registers[7][11]~q  & ( !\reg_bank|registers[4][11]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[6][11]~q  & ((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][11]~q  & !\rs2[1]~input_o )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[6][11]~q ),
	.datac(!\reg_bank|registers[5][11]~q ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[7][11]~q ),
	.dataf(!\reg_bank|registers[4][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux52~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux52~7 .extended_lut = "off";
defparam \reg_bank|Mux52~7 .lut_mask = 64'h05220577AF22AF77;
defparam \reg_bank|Mux52~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N59
dffeas \reg_bank|registers[11][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N50
dffeas \reg_bank|registers[10][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N17
dffeas \reg_bank|registers[8][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N56
dffeas \reg_bank|registers[9][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N9
cyclonev_lcell_comb \reg_bank|Mux52~5 (
// Equation(s):
// \reg_bank|Mux52~5_combout  = ( \reg_bank|registers[8][11]~q  & ( \reg_bank|registers[9][11]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & ((\reg_bank|registers[10][11]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][11]~q ))) ) ) ) # ( 
// !\reg_bank|registers[8][11]~q  & ( \reg_bank|registers[9][11]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[10][11]~q )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[11][11]~q )))) ) ) ) # ( 
// \reg_bank|registers[8][11]~q  & ( !\reg_bank|registers[9][11]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[10][11]~q )))) # (\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|registers[11][11]~q ))) ) ) ) # ( 
// !\reg_bank|registers[8][11]~q  & ( !\reg_bank|registers[9][11]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[10][11]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][11]~q )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[11][11]~q ),
	.datad(!\reg_bank|registers[10][11]~q ),
	.datae(!\reg_bank|registers[8][11]~q ),
	.dataf(!\reg_bank|registers[9][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux52~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux52~5 .extended_lut = "off";
defparam \reg_bank|Mux52~5 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_bank|Mux52~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N53
dffeas \reg_bank|registers[13][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N44
dffeas \reg_bank|registers[15][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N29
dffeas \reg_bank|registers[12][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \reg_bank|registers[14][11]~feeder (
// Equation(s):
// \reg_bank|registers[14][11]~feeder_combout  = ( \ULA|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[14][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[14][11]~feeder .extended_lut = "off";
defparam \reg_bank|registers[14][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[14][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N26
dffeas \reg_bank|registers[14][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \reg_bank|Mux52~6 (
// Equation(s):
// \reg_bank|Mux52~6_combout  = ( \reg_bank|registers[12][11]~q  & ( \reg_bank|registers[14][11]~q  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & (\reg_bank|registers[13][11]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[15][11]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][11]~q  & ( \reg_bank|registers[14][11]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o )) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[13][11]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[15][11]~q ))))) ) ) ) 
// # ( \reg_bank|registers[12][11]~q  & ( !\reg_bank|registers[14][11]~q  & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o )) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[13][11]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[15][11]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[12][11]~q  & ( !\reg_bank|registers[14][11]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[13][11]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[15][11]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[13][11]~q ),
	.datad(!\reg_bank|registers[15][11]~q ),
	.datae(!\reg_bank|registers[12][11]~q ),
	.dataf(!\reg_bank|registers[14][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux52~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux52~6 .extended_lut = "off";
defparam \reg_bank|Mux52~6 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_bank|Mux52~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N36
cyclonev_lcell_comb \reg_bank|Mux52~9 (
// Equation(s):
// \reg_bank|Mux52~9_combout  = ( \reg_bank|Mux52~5_combout  & ( \reg_bank|Mux52~6_combout  & ( ((!\rs2[2]~input_o  & (\reg_bank|Mux52~8_combout )) # (\rs2[2]~input_o  & ((\reg_bank|Mux52~7_combout )))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux52~5_combout  & ( \reg_bank|Mux52~6_combout  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|Mux52~8_combout )) # (\rs2[2]~input_o  & ((\reg_bank|Mux52~7_combout ))))) # (\rs2[3]~input_o  & (\rs2[2]~input_o )) ) ) ) # ( 
// \reg_bank|Mux52~5_combout  & ( !\reg_bank|Mux52~6_combout  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|Mux52~8_combout )) # (\rs2[2]~input_o  & ((\reg_bank|Mux52~7_combout ))))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o )) ) ) ) # ( 
// !\reg_bank|Mux52~5_combout  & ( !\reg_bank|Mux52~6_combout  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|Mux52~8_combout )) # (\rs2[2]~input_o  & ((\reg_bank|Mux52~7_combout ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux52~8_combout ),
	.datad(!\reg_bank|Mux52~7_combout ),
	.datae(!\reg_bank|Mux52~5_combout ),
	.dataf(!\reg_bank|Mux52~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux52~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux52~9 .extended_lut = "off";
defparam \reg_bank|Mux52~9 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_bank|Mux52~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N54
cyclonev_lcell_comb \reg_bank|registers[29][11]~feeder (
// Equation(s):
// \reg_bank|registers[29][11]~feeder_combout  = ( \ULA|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[29][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[29][11]~feeder .extended_lut = "off";
defparam \reg_bank|registers[29][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[29][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N56
dffeas \reg_bank|registers[29][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[29][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N9
cyclonev_lcell_comb \reg_bank|registers[17][11]~feeder (
// Equation(s):
// \reg_bank|registers[17][11]~feeder_combout  = ( \ULA|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[17][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[17][11]~feeder .extended_lut = "off";
defparam \reg_bank|registers[17][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[17][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N11
dffeas \reg_bank|registers[17][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[17][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N15
cyclonev_lcell_comb \reg_bank|registers[21][11]~feeder (
// Equation(s):
// \reg_bank|registers[21][11]~feeder_combout  = ( \ULA|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][11]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N17
dffeas \reg_bank|registers[21][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N24
cyclonev_lcell_comb \reg_bank|registers[25][11]~feeder (
// Equation(s):
// \reg_bank|registers[25][11]~feeder_combout  = ( \ULA|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[25][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[25][11]~feeder .extended_lut = "off";
defparam \reg_bank|registers[25][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[25][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N26
dffeas \reg_bank|registers[25][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[25][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N36
cyclonev_lcell_comb \reg_bank|Mux52~1 (
// Equation(s):
// \reg_bank|Mux52~1_combout  = ( \reg_bank|registers[21][11]~q  & ( \reg_bank|registers[25][11]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[17][11]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # 
// ((\reg_bank|registers[29][11]~q )))) ) ) ) # ( !\reg_bank|registers[21][11]~q  & ( \reg_bank|registers[25][11]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[17][11]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & 
// (\reg_bank|registers[29][11]~q ))) ) ) ) # ( \reg_bank|registers[21][11]~q  & ( !\reg_bank|registers[25][11]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & ((\reg_bank|registers[17][11]~q )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # 
// ((\reg_bank|registers[29][11]~q )))) ) ) ) # ( !\reg_bank|registers[21][11]~q  & ( !\reg_bank|registers[25][11]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & ((\reg_bank|registers[17][11]~q )))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & 
// (\reg_bank|registers[29][11]~q ))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[29][11]~q ),
	.datad(!\reg_bank|registers[17][11]~q ),
	.datae(!\reg_bank|registers[21][11]~q ),
	.dataf(!\reg_bank|registers[25][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux52~1 .extended_lut = "off";
defparam \reg_bank|Mux52~1 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_bank|Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N14
dffeas \reg_bank|registers[27][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N53
dffeas \reg_bank|registers[23][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N8
dffeas \reg_bank|registers[31][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N32
dffeas \reg_bank|registers[19][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N3
cyclonev_lcell_comb \reg_bank|Mux52~3 (
// Equation(s):
// \reg_bank|Mux52~3_combout  = ( \reg_bank|registers[31][11]~q  & ( \reg_bank|registers[19][11]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[23][11]~q )))) # (\rs2[3]~input_o  & (((\reg_bank|registers[27][11]~q )) # 
// (\rs2[2]~input_o ))) ) ) ) # ( !\reg_bank|registers[31][11]~q  & ( \reg_bank|registers[19][11]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[23][11]~q )))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o  & 
// (\reg_bank|registers[27][11]~q ))) ) ) ) # ( \reg_bank|registers[31][11]~q  & ( !\reg_bank|registers[19][11]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[23][11]~q )))) # (\rs2[3]~input_o  & (((\reg_bank|registers[27][11]~q )) # 
// (\rs2[2]~input_o ))) ) ) ) # ( !\reg_bank|registers[31][11]~q  & ( !\reg_bank|registers[19][11]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[23][11]~q )))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[27][11]~q 
// ))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[27][11]~q ),
	.datad(!\reg_bank|registers[23][11]~q ),
	.datae(!\reg_bank|registers[31][11]~q ),
	.dataf(!\reg_bank|registers[19][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux52~3 .extended_lut = "off";
defparam \reg_bank|Mux52~3 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N37
dffeas \reg_bank|registers[22][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N50
dffeas \reg_bank|registers[30][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N56
dffeas \reg_bank|registers[26][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N58
dffeas \reg_bank|registers[18][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N51
cyclonev_lcell_comb \reg_bank|Mux52~2 (
// Equation(s):
// \reg_bank|Mux52~2_combout  = ( \reg_bank|registers[26][11]~q  & ( \reg_bank|registers[18][11]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[22][11]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][11]~q )))) ) ) ) # ( 
// !\reg_bank|registers[26][11]~q  & ( \reg_bank|registers[18][11]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o )) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[22][11]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][11]~q ))))) ) ) 
// ) # ( \reg_bank|registers[26][11]~q  & ( !\reg_bank|registers[18][11]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o )) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[22][11]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][11]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[26][11]~q  & ( !\reg_bank|registers[18][11]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[22][11]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][11]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[22][11]~q ),
	.datad(!\reg_bank|registers[30][11]~q ),
	.datae(!\reg_bank|registers[26][11]~q ),
	.dataf(!\reg_bank|registers[18][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux52~2 .extended_lut = "off";
defparam \reg_bank|Mux52~2 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N32
dffeas \reg_bank|registers[16][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N56
dffeas \reg_bank|registers[24][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \reg_bank|registers[20][11]~feeder (
// Equation(s):
// \reg_bank|registers[20][11]~feeder_combout  = ( \ULA|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][11]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N50
dffeas \reg_bank|registers[20][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N3
cyclonev_lcell_comb \reg_bank|Mux52~0 (
// Equation(s):
// \reg_bank|Mux52~0_combout  = ( \reg_bank|registers[24][11]~q  & ( \reg_bank|registers[20][11]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[16][11]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # 
// ((\reg_bank|registers[28][11]~q )))) ) ) ) # ( !\reg_bank|registers[24][11]~q  & ( \reg_bank|registers[20][11]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[16][11]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & 
// ((\reg_bank|registers[28][11]~q )))) ) ) ) # ( \reg_bank|registers[24][11]~q  & ( !\reg_bank|registers[20][11]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[16][11]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # 
// ((\reg_bank|registers[28][11]~q )))) ) ) ) # ( !\reg_bank|registers[24][11]~q  & ( !\reg_bank|registers[20][11]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[16][11]~q ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & 
// ((\reg_bank|registers[28][11]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[16][11]~q ),
	.datad(!\reg_bank|registers[28][11]~q ),
	.datae(!\reg_bank|registers[24][11]~q ),
	.dataf(!\reg_bank|registers[20][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux52~0 .extended_lut = "off";
defparam \reg_bank|Mux52~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N39
cyclonev_lcell_comb \reg_bank|Mux52~4 (
// Equation(s):
// \reg_bank|Mux52~4_combout  = ( \reg_bank|Mux52~2_combout  & ( \reg_bank|Mux52~0_combout  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & (\reg_bank|Mux52~1_combout )) # (\rs2[1]~input_o  & ((\reg_bank|Mux52~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux52~2_combout  & ( \reg_bank|Mux52~0_combout  & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o )) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|Mux52~1_combout )) # (\rs2[1]~input_o  & ((\reg_bank|Mux52~3_combout ))))) ) ) ) # ( 
// \reg_bank|Mux52~2_combout  & ( !\reg_bank|Mux52~0_combout  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o )) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|Mux52~1_combout )) # (\rs2[1]~input_o  & ((\reg_bank|Mux52~3_combout ))))) ) ) ) # ( 
// !\reg_bank|Mux52~2_combout  & ( !\reg_bank|Mux52~0_combout  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|Mux52~1_combout )) # (\rs2[1]~input_o  & ((\reg_bank|Mux52~3_combout ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux52~1_combout ),
	.datad(!\reg_bank|Mux52~3_combout ),
	.datae(!\reg_bank|Mux52~2_combout ),
	.dataf(!\reg_bank|Mux52~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux52~4 .extended_lut = "off";
defparam \reg_bank|Mux52~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N6
cyclonev_lcell_comb \reg_bank|Mux52~10 (
// Equation(s):
// \reg_bank|Mux52~10_combout  = ( \reg_bank|Mux52~9_combout  & ( \reg_bank|Mux52~4_combout  ) ) # ( !\reg_bank|Mux52~9_combout  & ( \reg_bank|Mux52~4_combout  & ( \rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux52~9_combout  & ( !\reg_bank|Mux52~4_combout  & ( 
// !\rs2[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux52~9_combout ),
	.dataf(!\reg_bank|Mux52~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux52~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux52~10 .extended_lut = "off";
defparam \reg_bank|Mux52~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \reg_bank|Mux52~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N21
cyclonev_lcell_comb \reg_bank|Mux20~6 (
// Equation(s):
// \reg_bank|Mux20~6_combout  = ( \reg_bank|registers[2][11]~q  & ( \reg_bank|registers[3][11]~q  & ( ((\rs1[0]~input_o  & \reg_bank|registers[1][11]~q )) # (\rs1[1]~input_o ) ) ) ) # ( !\reg_bank|registers[2][11]~q  & ( \reg_bank|registers[3][11]~q  & ( 
// (\rs1[0]~input_o  & ((\reg_bank|registers[1][11]~q ) # (\rs1[1]~input_o ))) ) ) ) # ( \reg_bank|registers[2][11]~q  & ( !\reg_bank|registers[3][11]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o )) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & 
// \reg_bank|registers[1][11]~q )) ) ) ) # ( !\reg_bank|registers[2][11]~q  & ( !\reg_bank|registers[3][11]~q  & ( (\rs1[0]~input_o  & (!\rs1[1]~input_o  & \reg_bank|registers[1][11]~q )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(gnd),
	.datad(!\reg_bank|registers[1][11]~q ),
	.datae(!\reg_bank|registers[2][11]~q ),
	.dataf(!\reg_bank|registers[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux20~6 .extended_lut = "off";
defparam \reg_bank|Mux20~6 .lut_mask = 64'h0044226611553377;
defparam \reg_bank|Mux20~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \reg_bank|Mux20~8 (
// Equation(s):
// \reg_bank|Mux20~8_combout  = ( \reg_bank|registers[4][11]~q  & ( \reg_bank|registers[5][11]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & (\reg_bank|registers[6][11]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[7][11]~q )))) ) ) ) # ( 
// !\reg_bank|registers[4][11]~q  & ( \reg_bank|registers[5][11]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[6][11]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[7][11]~q ))))) ) ) ) 
// # ( \reg_bank|registers[4][11]~q  & ( !\reg_bank|registers[5][11]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[6][11]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[7][11]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[4][11]~q  & ( !\reg_bank|registers[5][11]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[6][11]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[7][11]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[6][11]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[7][11]~q ),
	.datae(!\reg_bank|registers[4][11]~q ),
	.dataf(!\reg_bank|registers[5][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux20~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux20~8 .extended_lut = "off";
defparam \reg_bank|Mux20~8 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \reg_bank|Mux20~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N21
cyclonev_lcell_comb \reg_bank|Mux20~5 (
// Equation(s):
// \reg_bank|Mux20~5_combout  = ( \reg_bank|registers[8][11]~q  & ( \reg_bank|registers[9][11]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & ((\reg_bank|registers[10][11]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][11]~q ))) ) ) ) # ( 
// !\reg_bank|registers[8][11]~q  & ( \reg_bank|registers[9][11]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[10][11]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][11]~q )))) ) ) ) # 
// ( \reg_bank|registers[8][11]~q  & ( !\reg_bank|registers[9][11]~q  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[10][11]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][11]~q )))) ) ) 
// ) # ( !\reg_bank|registers[8][11]~q  & ( !\reg_bank|registers[9][11]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[10][11]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][11]~q )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[11][11]~q ),
	.datad(!\reg_bank|registers[10][11]~q ),
	.datae(!\reg_bank|registers[8][11]~q ),
	.dataf(!\reg_bank|registers[9][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux20~5 .extended_lut = "off";
defparam \reg_bank|Mux20~5 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_bank|Mux20~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \reg_bank|Mux20~7 (
// Equation(s):
// \reg_bank|Mux20~7_combout  = ( \reg_bank|registers[12][11]~q  & ( \reg_bank|registers[14][11]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & ((\reg_bank|registers[13][11]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[15][11]~q ))) ) ) ) # ( 
// !\reg_bank|registers[12][11]~q  & ( \reg_bank|registers[14][11]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o )) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[13][11]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[15][11]~q )))) ) ) ) 
// # ( \reg_bank|registers[12][11]~q  & ( !\reg_bank|registers[14][11]~q  & ( (!\rs1[0]~input_o  & (!\rs1[1]~input_o )) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[13][11]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[15][11]~q )))) 
// ) ) ) # ( !\reg_bank|registers[12][11]~q  & ( !\reg_bank|registers[14][11]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[13][11]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[15][11]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[15][11]~q ),
	.datad(!\reg_bank|registers[13][11]~q ),
	.datae(!\reg_bank|registers[12][11]~q ),
	.dataf(!\reg_bank|registers[14][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux20~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux20~7 .extended_lut = "off";
defparam \reg_bank|Mux20~7 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_bank|Mux20~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N3
cyclonev_lcell_comb \reg_bank|Mux20~9 (
// Equation(s):
// \reg_bank|Mux20~9_combout  = ( \reg_bank|Mux20~5_combout  & ( \reg_bank|Mux20~7_combout  & ( ((!\rs1[2]~input_o  & (\reg_bank|Mux20~6_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux20~8_combout )))) # (\rs1[3]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux20~5_combout  & ( \reg_bank|Mux20~7_combout  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux20~6_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux20~8_combout ))))) # (\rs1[3]~input_o  & (\rs1[2]~input_o )) ) ) ) # ( 
// \reg_bank|Mux20~5_combout  & ( !\reg_bank|Mux20~7_combout  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux20~6_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux20~8_combout ))))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o )) ) ) ) # ( 
// !\reg_bank|Mux20~5_combout  & ( !\reg_bank|Mux20~7_combout  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux20~6_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux20~8_combout ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|Mux20~6_combout ),
	.datad(!\reg_bank|Mux20~8_combout ),
	.datae(!\reg_bank|Mux20~5_combout ),
	.dataf(!\reg_bank|Mux20~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux20~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux20~9 .extended_lut = "off";
defparam \reg_bank|Mux20~9 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_bank|Mux20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N33
cyclonev_lcell_comb \ULA|Add0~45 (
// Equation(s):
// \ULA|Add0~45_sumout  = SUM(( (!\rs1[4]~input_o  & ((\reg_bank|Mux20~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux20~4_combout )) ) + ( \reg_bank|Mux52~10_combout  ) + ( \ULA|Add0~42  ))
// \ULA|Add0~46  = CARRY(( (!\rs1[4]~input_o  & ((\reg_bank|Mux20~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux20~4_combout )) ) + ( \reg_bank|Mux52~10_combout  ) + ( \ULA|Add0~42  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(!\reg_bank|Mux20~4_combout ),
	.datac(!\reg_bank|Mux52~10_combout ),
	.datad(!\reg_bank|Mux20~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~45_sumout ),
	.cout(\ULA|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~45 .extended_lut = "off";
defparam \ULA|Add0~45 .lut_mask = 64'h0000F0F0000011BB;
defparam \ULA|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \ULA|Mux20~0 (
// Equation(s):
// \ULA|Mux20~0_combout  = ( \ULA|Add0~45_sumout  & ( (!\reg_bank|Mux52~10_combout  & ((!\sel[1]~input_o  & (!\sel[0]~input_o )) # (\sel[1]~input_o  & ((\reg_bank|Mux20~10_combout ))))) # (\reg_bank|Mux52~10_combout  & ((!\sel[0]~input_o ) # 
// ((\reg_bank|Mux20~10_combout )))) ) ) # ( !\ULA|Add0~45_sumout  & ( (!\reg_bank|Mux52~10_combout  & (((\reg_bank|Mux20~10_combout  & \sel[1]~input_o )))) # (\reg_bank|Mux52~10_combout  & ((!\sel[0]~input_o  & ((\sel[1]~input_o ))) # (\sel[0]~input_o  & 
// (\reg_bank|Mux20~10_combout )))) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\reg_bank|Mux52~10_combout ),
	.datac(!\reg_bank|Mux20~10_combout ),
	.datad(!\sel[1]~input_o ),
	.datae(!\ULA|Add0~45_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux20~0 .extended_lut = "off";
defparam \ULA|Mux20~0 .lut_mask = 64'h012FAB2F012FAB2F;
defparam \ULA|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N2
dffeas \reg_bank|registers[28][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][11] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N3
cyclonev_lcell_comb \reg_bank|Mux20~0 (
// Equation(s):
// \reg_bank|Mux20~0_combout  = ( \reg_bank|registers[16][11]~q  & ( \reg_bank|registers[20][11]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[24][11]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][11]~q ))) ) ) ) # ( 
// !\reg_bank|registers[16][11]~q  & ( \reg_bank|registers[20][11]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[24][11]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][11]~q )))) ) ) ) 
// # ( \reg_bank|registers[16][11]~q  & ( !\reg_bank|registers[20][11]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[24][11]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][11]~q )))) 
// ) ) ) # ( !\reg_bank|registers[16][11]~q  & ( !\reg_bank|registers[20][11]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[24][11]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[28][11]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[28][11]~q ),
	.datad(!\reg_bank|registers[24][11]~q ),
	.datae(!\reg_bank|registers[16][11]~q ),
	.dataf(!\reg_bank|registers[20][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux20~0 .extended_lut = "off";
defparam \reg_bank|Mux20~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_bank|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N57
cyclonev_lcell_comb \reg_bank|Mux20~2 (
// Equation(s):
// \reg_bank|Mux20~2_combout  = ( \reg_bank|registers[26][11]~q  & ( \reg_bank|registers[18][11]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|registers[22][11]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[30][11]~q )))) ) ) ) # ( 
// !\reg_bank|registers[26][11]~q  & ( \reg_bank|registers[18][11]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[22][11]~q )))) # (\rs1[3]~input_o  & (\rs1[2]~input_o  & ((\reg_bank|registers[30][11]~q )))) ) ) ) # ( 
// \reg_bank|registers[26][11]~q  & ( !\reg_bank|registers[18][11]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & (\reg_bank|registers[22][11]~q ))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[30][11]~q )))) ) ) ) # ( 
// !\reg_bank|registers[26][11]~q  & ( !\reg_bank|registers[18][11]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[22][11]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[30][11]~q ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[22][11]~q ),
	.datad(!\reg_bank|registers[30][11]~q ),
	.datae(!\reg_bank|registers[26][11]~q ),
	.dataf(!\reg_bank|registers[18][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux20~2 .extended_lut = "off";
defparam \reg_bank|Mux20~2 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N12
cyclonev_lcell_comb \reg_bank|Mux20~1 (
// Equation(s):
// \reg_bank|Mux20~1_combout  = ( \reg_bank|registers[29][11]~q  & ( \reg_bank|registers[25][11]~q  & ( ((!\rs1[2]~input_o  & ((\reg_bank|registers[17][11]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[21][11]~q ))) # (\rs1[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[29][11]~q  & ( \reg_bank|registers[25][11]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[17][11]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[21][11]~q )))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o )) ) ) 
// ) # ( \reg_bank|registers[29][11]~q  & ( !\reg_bank|registers[25][11]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[17][11]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[21][11]~q )))) # (\rs1[3]~input_o  & (\rs1[2]~input_o )) 
// ) ) ) # ( !\reg_bank|registers[29][11]~q  & ( !\reg_bank|registers[25][11]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[17][11]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[21][11]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[21][11]~q ),
	.datad(!\reg_bank|registers[17][11]~q ),
	.datae(!\reg_bank|registers[29][11]~q ),
	.dataf(!\reg_bank|registers[25][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux20~1 .extended_lut = "off";
defparam \reg_bank|Mux20~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_bank|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N33
cyclonev_lcell_comb \reg_bank|Mux20~3 (
// Equation(s):
// \reg_bank|Mux20~3_combout  = ( \rs1[3]~input_o  & ( \reg_bank|registers[19][11]~q  & ( (!\rs1[2]~input_o  & ((\reg_bank|registers[27][11]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[31][11]~q )) ) ) ) # ( !\rs1[3]~input_o  & ( 
// \reg_bank|registers[19][11]~q  & ( (!\rs1[2]~input_o ) # (\reg_bank|registers[23][11]~q ) ) ) ) # ( \rs1[3]~input_o  & ( !\reg_bank|registers[19][11]~q  & ( (!\rs1[2]~input_o  & ((\reg_bank|registers[27][11]~q ))) # (\rs1[2]~input_o  & 
// (\reg_bank|registers[31][11]~q )) ) ) ) # ( !\rs1[3]~input_o  & ( !\reg_bank|registers[19][11]~q  & ( (\reg_bank|registers[23][11]~q  & \rs1[2]~input_o ) ) ) )

	.dataa(!\reg_bank|registers[23][11]~q ),
	.datab(!\reg_bank|registers[31][11]~q ),
	.datac(!\reg_bank|registers[27][11]~q ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\rs1[3]~input_o ),
	.dataf(!\reg_bank|registers[19][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux20~3 .extended_lut = "off";
defparam \reg_bank|Mux20~3 .lut_mask = 64'h00550F33FF550F33;
defparam \reg_bank|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \reg_bank|Mux20~4 (
// Equation(s):
// \reg_bank|Mux20~4_combout  = ( \reg_bank|Mux20~1_combout  & ( \reg_bank|Mux20~3_combout  & ( ((!\rs1[1]~input_o  & (\reg_bank|Mux20~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux20~2_combout )))) # (\rs1[0]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux20~1_combout  & ( \reg_bank|Mux20~3_combout  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|Mux20~0_combout ))) # (\rs1[1]~input_o  & (((\reg_bank|Mux20~2_combout )) # (\rs1[0]~input_o ))) ) ) ) # ( \reg_bank|Mux20~1_combout  & ( 
// !\reg_bank|Mux20~3_combout  & ( (!\rs1[1]~input_o  & (((\reg_bank|Mux20~0_combout )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|Mux20~2_combout )))) ) ) ) # ( !\reg_bank|Mux20~1_combout  & ( !\reg_bank|Mux20~3_combout  & 
// ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux20~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux20~2_combout ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux20~0_combout ),
	.datad(!\reg_bank|Mux20~2_combout ),
	.datae(!\reg_bank|Mux20~1_combout ),
	.dataf(!\reg_bank|Mux20~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux20~4 .extended_lut = "off";
defparam \reg_bank|Mux20~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \reg_bank|Mux20~10 (
// Equation(s):
// \reg_bank|Mux20~10_combout  = ( \reg_bank|Mux20~9_combout  & ( (!\rs1[4]~input_o ) # (\reg_bank|Mux20~4_combout ) ) ) # ( !\reg_bank|Mux20~9_combout  & ( (\reg_bank|Mux20~4_combout  & \rs1[4]~input_o ) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Mux20~4_combout ),
	.datac(gnd),
	.datad(!\rs1[4]~input_o ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux20~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux20~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux20~10 .extended_lut = "off";
defparam \reg_bank|Mux20~10 .lut_mask = 64'h00330033FF33FF33;
defparam \reg_bank|Mux20~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N6
cyclonev_lcell_comb \reg_bank|registers[29][12]~feeder (
// Equation(s):
// \reg_bank|registers[29][12]~feeder_combout  = ( \ULA|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[29][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[29][12]~feeder .extended_lut = "off";
defparam \reg_bank|registers[29][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[29][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N8
dffeas \reg_bank|registers[29][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[29][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N20
dffeas \reg_bank|registers[25][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \reg_bank|registers[21][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N15
cyclonev_lcell_comb \reg_bank|Mux51~1 (
// Equation(s):
// \reg_bank|Mux51~1_combout  = ( \reg_bank|registers[17][12]~q  & ( \reg_bank|registers[21][12]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|registers[25][12]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][12]~q ))) ) ) ) # ( 
// !\reg_bank|registers[17][12]~q  & ( \reg_bank|registers[21][12]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[25][12]~q )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[29][12]~q )))) ) ) ) # ( 
// \reg_bank|registers[17][12]~q  & ( !\reg_bank|registers[21][12]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[25][12]~q )))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & (\reg_bank|registers[29][12]~q ))) ) ) ) # ( 
// !\reg_bank|registers[17][12]~q  & ( !\reg_bank|registers[21][12]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[25][12]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][12]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[29][12]~q ),
	.datad(!\reg_bank|registers[25][12]~q ),
	.datae(!\reg_bank|registers[17][12]~q ),
	.dataf(!\reg_bank|registers[21][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux51~1 .extended_lut = "off";
defparam \reg_bank|Mux51~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_bank|Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N17
dffeas \reg_bank|registers[20][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N48
cyclonev_lcell_comb \reg_bank|registers[28][12]~feeder (
// Equation(s):
// \reg_bank|registers[28][12]~feeder_combout  = ( \ULA|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[28][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[28][12]~feeder .extended_lut = "off";
defparam \reg_bank|registers[28][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[28][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N50
dffeas \reg_bank|registers[28][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[28][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N8
dffeas \reg_bank|registers[16][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N50
dffeas \reg_bank|registers[24][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N21
cyclonev_lcell_comb \reg_bank|Mux51~0 (
// Equation(s):
// \reg_bank|Mux51~0_combout  = ( \reg_bank|registers[16][12]~q  & ( \reg_bank|registers[24][12]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[20][12]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[28][12]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][12]~q  & ( \reg_bank|registers[24][12]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o )) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[20][12]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[28][12]~q ))))) ) ) ) 
// # ( \reg_bank|registers[16][12]~q  & ( !\reg_bank|registers[24][12]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o )) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[20][12]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[28][12]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[16][12]~q  & ( !\reg_bank|registers[24][12]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[20][12]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[28][12]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[20][12]~q ),
	.datad(!\reg_bank|registers[28][12]~q ),
	.datae(!\reg_bank|registers[16][12]~q ),
	.dataf(!\reg_bank|registers[24][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux51~0 .extended_lut = "off";
defparam \reg_bank|Mux51~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_bank|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N26
dffeas \reg_bank|registers[31][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N38
dffeas \reg_bank|registers[19][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N16
dffeas \reg_bank|registers[23][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N32
dffeas \reg_bank|registers[27][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N12
cyclonev_lcell_comb \reg_bank|Mux51~3 (
// Equation(s):
// \reg_bank|Mux51~3_combout  = ( \reg_bank|registers[23][12]~q  & ( \reg_bank|registers[27][12]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o ) # (\reg_bank|registers[19][12]~q )))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o )) # 
// (\reg_bank|registers[31][12]~q ))) ) ) ) # ( !\reg_bank|registers[23][12]~q  & ( \reg_bank|registers[27][12]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[19][12]~q  & !\rs2[2]~input_o )))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o )) # 
// (\reg_bank|registers[31][12]~q ))) ) ) ) # ( \reg_bank|registers[23][12]~q  & ( !\reg_bank|registers[27][12]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o ) # (\reg_bank|registers[19][12]~q )))) # (\rs2[3]~input_o  & (\reg_bank|registers[31][12]~q  & 
// ((\rs2[2]~input_o )))) ) ) ) # ( !\reg_bank|registers[23][12]~q  & ( !\reg_bank|registers[27][12]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[19][12]~q  & !\rs2[2]~input_o )))) # (\rs2[3]~input_o  & (\reg_bank|registers[31][12]~q  & 
// ((\rs2[2]~input_o )))) ) ) )

	.dataa(!\reg_bank|registers[31][12]~q ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[19][12]~q ),
	.datad(!\rs2[2]~input_o ),
	.datae(!\reg_bank|registers[23][12]~q ),
	.dataf(!\reg_bank|registers[27][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux51~3 .extended_lut = "off";
defparam \reg_bank|Mux51~3 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \reg_bank|Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N44
dffeas \reg_bank|registers[26][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N13
dffeas \reg_bank|registers[22][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N38
dffeas \reg_bank|registers[30][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N39
cyclonev_lcell_comb \reg_bank|registers[18][12]~feeder (
// Equation(s):
// \reg_bank|registers[18][12]~feeder_combout  = ( \ULA|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][12]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N41
dffeas \reg_bank|registers[18][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N0
cyclonev_lcell_comb \reg_bank|Mux51~2 (
// Equation(s):
// \reg_bank|Mux51~2_combout  = ( \reg_bank|registers[30][12]~q  & ( \reg_bank|registers[18][12]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[26][12]~q ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[22][12]~q ) # 
// (\rs2[3]~input_o )))) ) ) ) # ( !\reg_bank|registers[30][12]~q  & ( \reg_bank|registers[18][12]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[26][12]~q ))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o  & 
// \reg_bank|registers[22][12]~q )))) ) ) ) # ( \reg_bank|registers[30][12]~q  & ( !\reg_bank|registers[18][12]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[26][12]~q  & (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[22][12]~q ) # 
// (\rs2[3]~input_o )))) ) ) ) # ( !\reg_bank|registers[30][12]~q  & ( !\reg_bank|registers[18][12]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[26][12]~q  & (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o  & \reg_bank|registers[22][12]~q 
// )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[26][12]~q ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[22][12]~q ),
	.datae(!\reg_bank|registers[30][12]~q ),
	.dataf(!\reg_bank|registers[18][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux51~2 .extended_lut = "off";
defparam \reg_bank|Mux51~2 .lut_mask = 64'h02520757A2F2A7F7;
defparam \reg_bank|Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N45
cyclonev_lcell_comb \reg_bank|Mux51~4 (
// Equation(s):
// \reg_bank|Mux51~4_combout  = ( \reg_bank|Mux51~3_combout  & ( \reg_bank|Mux51~2_combout  & ( ((!\rs2[0]~input_o  & ((\reg_bank|Mux51~0_combout ))) # (\rs2[0]~input_o  & (\reg_bank|Mux51~1_combout ))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux51~3_combout  & ( \reg_bank|Mux51~2_combout  & ( (!\rs2[0]~input_o  & (((\reg_bank|Mux51~0_combout )) # (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|Mux51~1_combout ))) ) ) ) # ( \reg_bank|Mux51~3_combout  & ( 
// !\reg_bank|Mux51~2_combout  & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|Mux51~0_combout )))) # (\rs2[0]~input_o  & (((\reg_bank|Mux51~1_combout )) # (\rs2[1]~input_o ))) ) ) ) # ( !\reg_bank|Mux51~3_combout  & ( !\reg_bank|Mux51~2_combout  & 
// ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|Mux51~0_combout ))) # (\rs2[0]~input_o  & (\reg_bank|Mux51~1_combout )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux51~1_combout ),
	.datad(!\reg_bank|Mux51~0_combout ),
	.datae(!\reg_bank|Mux51~3_combout ),
	.dataf(!\reg_bank|Mux51~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux51~4 .extended_lut = "off";
defparam \reg_bank|Mux51~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_bank|Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N56
dffeas \reg_bank|registers[10][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N14
dffeas \reg_bank|registers[11][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N2
dffeas \reg_bank|registers[9][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \reg_bank|registers[8][12]~feeder (
// Equation(s):
// \reg_bank|registers[8][12]~feeder_combout  = ( \ULA|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][12]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N38
dffeas \reg_bank|registers[8][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N9
cyclonev_lcell_comb \reg_bank|Mux51~5 (
// Equation(s):
// \reg_bank|Mux51~5_combout  = ( \rs2[0]~input_o  & ( \reg_bank|registers[8][12]~q  & ( (!\rs2[1]~input_o  & ((\reg_bank|registers[9][12]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[11][12]~q )) ) ) ) # ( !\rs2[0]~input_o  & ( 
// \reg_bank|registers[8][12]~q  & ( (!\rs2[1]~input_o ) # (\reg_bank|registers[10][12]~q ) ) ) ) # ( \rs2[0]~input_o  & ( !\reg_bank|registers[8][12]~q  & ( (!\rs2[1]~input_o  & ((\reg_bank|registers[9][12]~q ))) # (\rs2[1]~input_o  & 
// (\reg_bank|registers[11][12]~q )) ) ) ) # ( !\rs2[0]~input_o  & ( !\reg_bank|registers[8][12]~q  & ( (\reg_bank|registers[10][12]~q  & \rs2[1]~input_o ) ) ) )

	.dataa(!\reg_bank|registers[10][12]~q ),
	.datab(!\reg_bank|registers[11][12]~q ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[9][12]~q ),
	.datae(!\rs2[0]~input_o ),
	.dataf(!\reg_bank|registers[8][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux51~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux51~5 .extended_lut = "off";
defparam \reg_bank|Mux51~5 .lut_mask = 64'h050503F3F5F503F3;
defparam \reg_bank|Mux51~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N26
dffeas \reg_bank|registers[3][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N59
dffeas \reg_bank|registers[2][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N39
cyclonev_lcell_comb \reg_bank|registers[1][12]~feeder (
// Equation(s):
// \reg_bank|registers[1][12]~feeder_combout  = ( \ULA|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[1][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[1][12]~feeder .extended_lut = "off";
defparam \reg_bank|registers[1][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[1][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N41
dffeas \reg_bank|registers[1][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N48
cyclonev_lcell_comb \reg_bank|Mux51~8 (
// Equation(s):
// \reg_bank|Mux51~8_combout  = ( \reg_bank|registers[2][12]~q  & ( \reg_bank|registers[1][12]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o )) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # (\reg_bank|registers[3][12]~q ))) ) ) ) # ( 
// !\reg_bank|registers[2][12]~q  & ( \reg_bank|registers[1][12]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # (\reg_bank|registers[3][12]~q ))) ) ) ) # ( \reg_bank|registers[2][12]~q  & ( !\reg_bank|registers[1][12]~q  & ( (\rs2[1]~input_o  & 
// ((!\rs2[0]~input_o ) # (\reg_bank|registers[3][12]~q ))) ) ) ) # ( !\reg_bank|registers[2][12]~q  & ( !\reg_bank|registers[1][12]~q  & ( (\rs2[0]~input_o  & (\rs2[1]~input_o  & \reg_bank|registers[3][12]~q )) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[3][12]~q ),
	.datad(gnd),
	.datae(!\reg_bank|registers[2][12]~q ),
	.dataf(!\reg_bank|registers[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux51~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux51~8 .extended_lut = "off";
defparam \reg_bank|Mux51~8 .lut_mask = 64'h0101232345456767;
defparam \reg_bank|Mux51~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N38
dffeas \reg_bank|registers[6][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N24
cyclonev_lcell_comb \reg_bank|registers[5][12]~feeder (
// Equation(s):
// \reg_bank|registers[5][12]~feeder_combout  = ( \ULA|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[5][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[5][12]~feeder .extended_lut = "off";
defparam \reg_bank|registers[5][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[5][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N26
dffeas \reg_bank|registers[5][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N23
dffeas \reg_bank|registers[4][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N23
dffeas \reg_bank|registers[7][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N12
cyclonev_lcell_comb \reg_bank|Mux51~7 (
// Equation(s):
// \reg_bank|Mux51~7_combout  = ( \reg_bank|registers[4][12]~q  & ( \reg_bank|registers[7][12]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[6][12]~q ))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o ) # (\reg_bank|registers[5][12]~q 
// )))) ) ) ) # ( !\reg_bank|registers[4][12]~q  & ( \reg_bank|registers[7][12]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[6][12]~q  & ((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o ) # (\reg_bank|registers[5][12]~q )))) ) ) ) # ( 
// \reg_bank|registers[4][12]~q  & ( !\reg_bank|registers[7][12]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[6][12]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][12]~q  & !\rs2[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[4][12]~q  & ( !\reg_bank|registers[7][12]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[6][12]~q  & ((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][12]~q  & !\rs2[1]~input_o )))) ) ) )

	.dataa(!\reg_bank|registers[6][12]~q ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[5][12]~q ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[4][12]~q ),
	.dataf(!\reg_bank|registers[7][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux51~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux51~7 .extended_lut = "off";
defparam \reg_bank|Mux51~7 .lut_mask = 64'h0344CF440377CF77;
defparam \reg_bank|Mux51~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N26
dffeas \reg_bank|registers[14][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N20
dffeas \reg_bank|registers[15][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N47
dffeas \reg_bank|registers[13][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N9
cyclonev_lcell_comb \reg_bank|registers[12][12]~feeder (
// Equation(s):
// \reg_bank|registers[12][12]~feeder_combout  = ( \ULA|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][12]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[12][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \reg_bank|registers[12][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N27
cyclonev_lcell_comb \reg_bank|Mux51~6 (
// Equation(s):
// \reg_bank|Mux51~6_combout  = ( \reg_bank|registers[13][12]~q  & ( \reg_bank|registers[12][12]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[14][12]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][12]~q )))) ) ) ) # ( 
// !\reg_bank|registers[13][12]~q  & ( \reg_bank|registers[12][12]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o )))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[14][12]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][12]~q ))))) 
// ) ) ) # ( \reg_bank|registers[13][12]~q  & ( !\reg_bank|registers[12][12]~q  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o )))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[14][12]~q )) # (\rs2[0]~input_o  & 
// ((\reg_bank|registers[15][12]~q ))))) ) ) ) # ( !\reg_bank|registers[13][12]~q  & ( !\reg_bank|registers[12][12]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[14][12]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][12]~q ))))) 
// ) ) )

	.dataa(!\reg_bank|registers[14][12]~q ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[15][12]~q ),
	.datae(!\reg_bank|registers[13][12]~q ),
	.dataf(!\reg_bank|registers[12][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux51~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux51~6 .extended_lut = "off";
defparam \reg_bank|Mux51~6 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_bank|Mux51~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N24
cyclonev_lcell_comb \reg_bank|Mux51~9 (
// Equation(s):
// \reg_bank|Mux51~9_combout  = ( \reg_bank|Mux51~7_combout  & ( \reg_bank|Mux51~6_combout  & ( ((!\rs2[3]~input_o  & ((\reg_bank|Mux51~8_combout ))) # (\rs2[3]~input_o  & (\reg_bank|Mux51~5_combout ))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux51~7_combout  & ( \reg_bank|Mux51~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|Mux51~8_combout ))) # (\rs2[3]~input_o  & (\reg_bank|Mux51~5_combout )))) # (\rs2[2]~input_o  & (\rs2[3]~input_o )) ) ) ) # ( 
// \reg_bank|Mux51~7_combout  & ( !\reg_bank|Mux51~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|Mux51~8_combout ))) # (\rs2[3]~input_o  & (\reg_bank|Mux51~5_combout )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o )) ) ) ) # ( 
// !\reg_bank|Mux51~7_combout  & ( !\reg_bank|Mux51~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|Mux51~8_combout ))) # (\rs2[3]~input_o  & (\reg_bank|Mux51~5_combout )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|Mux51~5_combout ),
	.datad(!\reg_bank|Mux51~8_combout ),
	.datae(!\reg_bank|Mux51~7_combout ),
	.dataf(!\reg_bank|Mux51~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux51~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux51~9 .extended_lut = "off";
defparam \reg_bank|Mux51~9 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_bank|Mux51~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N54
cyclonev_lcell_comb \reg_bank|Mux51~10 (
// Equation(s):
// \reg_bank|Mux51~10_combout  = ( \reg_bank|Mux51~4_combout  & ( \reg_bank|Mux51~9_combout  ) ) # ( !\reg_bank|Mux51~4_combout  & ( \reg_bank|Mux51~9_combout  & ( !\rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux51~4_combout  & ( !\reg_bank|Mux51~9_combout  & ( 
// \rs2[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\rs2[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_bank|Mux51~4_combout ),
	.dataf(!\reg_bank|Mux51~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux51~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux51~10 .extended_lut = "off";
defparam \reg_bank|Mux51~10 .lut_mask = 64'h00003333CCCCFFFF;
defparam \reg_bank|Mux51~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \reg_bank|Mux19~7 (
// Equation(s):
// \reg_bank|Mux19~7_combout  = ( \rs1[1]~input_o  & ( \reg_bank|registers[12][12]~q  & ( (!\rs1[0]~input_o  & ((\reg_bank|registers[14][12]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[15][12]~q )) ) ) ) # ( !\rs1[1]~input_o  & ( 
// \reg_bank|registers[12][12]~q  & ( (!\rs1[0]~input_o ) # (\reg_bank|registers[13][12]~q ) ) ) ) # ( \rs1[1]~input_o  & ( !\reg_bank|registers[12][12]~q  & ( (!\rs1[0]~input_o  & ((\reg_bank|registers[14][12]~q ))) # (\rs1[0]~input_o  & 
// (\reg_bank|registers[15][12]~q )) ) ) ) # ( !\rs1[1]~input_o  & ( !\reg_bank|registers[12][12]~q  & ( (\rs1[0]~input_o  & \reg_bank|registers[13][12]~q ) ) ) )

	.dataa(!\reg_bank|registers[15][12]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[14][12]~q ),
	.datad(!\reg_bank|registers[13][12]~q ),
	.datae(!\rs1[1]~input_o ),
	.dataf(!\reg_bank|registers[12][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux19~7 .extended_lut = "off";
defparam \reg_bank|Mux19~7 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \reg_bank|Mux19~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N42
cyclonev_lcell_comb \reg_bank|Mux19~6 (
// Equation(s):
// \reg_bank|Mux19~6_combout  = ( \reg_bank|registers[2][12]~q  & ( \reg_bank|registers[1][12]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o )) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # (\reg_bank|registers[3][12]~q ))) ) ) ) # ( 
// !\reg_bank|registers[2][12]~q  & ( \reg_bank|registers[1][12]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # (\reg_bank|registers[3][12]~q ))) ) ) ) # ( \reg_bank|registers[2][12]~q  & ( !\reg_bank|registers[1][12]~q  & ( (\rs1[1]~input_o  & 
// ((!\rs1[0]~input_o ) # (\reg_bank|registers[3][12]~q ))) ) ) ) # ( !\reg_bank|registers[2][12]~q  & ( !\reg_bank|registers[1][12]~q  & ( (\rs1[0]~input_o  & (\rs1[1]~input_o  & \reg_bank|registers[3][12]~q )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[3][12]~q ),
	.datad(gnd),
	.datae(!\reg_bank|registers[2][12]~q ),
	.dataf(!\reg_bank|registers[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux19~6 .extended_lut = "off";
defparam \reg_bank|Mux19~6 .lut_mask = 64'h0101232345456767;
defparam \reg_bank|Mux19~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N39
cyclonev_lcell_comb \reg_bank|Mux19~8 (
// Equation(s):
// \reg_bank|Mux19~8_combout  = ( \reg_bank|registers[4][12]~q  & ( \rs1[1]~input_o  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[6][12]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[7][12]~q ))) ) ) ) # ( !\reg_bank|registers[4][12]~q  & ( 
// \rs1[1]~input_o  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[6][12]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[7][12]~q ))) ) ) ) # ( \reg_bank|registers[4][12]~q  & ( !\rs1[1]~input_o  & ( (!\rs1[0]~input_o ) # (\reg_bank|registers[5][12]~q ) ) ) 
// ) # ( !\reg_bank|registers[4][12]~q  & ( !\rs1[1]~input_o  & ( (\rs1[0]~input_o  & \reg_bank|registers[5][12]~q ) ) ) )

	.dataa(!\reg_bank|registers[6][12]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[7][12]~q ),
	.datad(!\reg_bank|registers[5][12]~q ),
	.datae(!\reg_bank|registers[4][12]~q ),
	.dataf(!\rs1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux19~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux19~8 .extended_lut = "off";
defparam \reg_bank|Mux19~8 .lut_mask = 64'h0033CCFF47474747;
defparam \reg_bank|Mux19~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N15
cyclonev_lcell_comb \reg_bank|Mux19~5 (
// Equation(s):
// \reg_bank|Mux19~5_combout  = ( \reg_bank|registers[10][12]~q  & ( \reg_bank|registers[8][12]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & ((\reg_bank|registers[9][12]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][12]~q ))) ) ) ) # ( 
// !\reg_bank|registers[10][12]~q  & ( \reg_bank|registers[8][12]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|registers[9][12]~q )))) # (\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|registers[11][12]~q ))) ) ) ) # ( 
// \reg_bank|registers[10][12]~q  & ( !\reg_bank|registers[8][12]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|registers[9][12]~q )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|registers[11][12]~q )))) ) ) ) # ( 
// !\reg_bank|registers[10][12]~q  & ( !\reg_bank|registers[8][12]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[9][12]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][12]~q )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[11][12]~q ),
	.datad(!\reg_bank|registers[9][12]~q ),
	.datae(!\reg_bank|registers[10][12]~q ),
	.dataf(!\reg_bank|registers[8][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux19~5 .extended_lut = "off";
defparam \reg_bank|Mux19~5 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg_bank|Mux19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N39
cyclonev_lcell_comb \reg_bank|Mux19~9 (
// Equation(s):
// \reg_bank|Mux19~9_combout  = ( \reg_bank|Mux19~8_combout  & ( \reg_bank|Mux19~5_combout  & ( (!\rs1[3]~input_o  & (((\reg_bank|Mux19~6_combout )) # (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|Mux19~7_combout )))) ) ) ) # 
// ( !\reg_bank|Mux19~8_combout  & ( \reg_bank|Mux19~5_combout  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o  & ((\reg_bank|Mux19~6_combout )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|Mux19~7_combout )))) ) ) ) # ( \reg_bank|Mux19~8_combout  
// & ( !\reg_bank|Mux19~5_combout  & ( (!\rs1[3]~input_o  & (((\reg_bank|Mux19~6_combout )) # (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & (\rs1[2]~input_o  & (\reg_bank|Mux19~7_combout ))) ) ) ) # ( !\reg_bank|Mux19~8_combout  & ( !\reg_bank|Mux19~5_combout  
// & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o  & ((\reg_bank|Mux19~6_combout )))) # (\rs1[3]~input_o  & (\rs1[2]~input_o  & (\reg_bank|Mux19~7_combout ))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|Mux19~7_combout ),
	.datad(!\reg_bank|Mux19~6_combout ),
	.datae(!\reg_bank|Mux19~8_combout ),
	.dataf(!\reg_bank|Mux19~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux19~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux19~9 .extended_lut = "off";
defparam \reg_bank|Mux19~9 .lut_mask = 64'h018923AB45CD67EF;
defparam \reg_bank|Mux19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N36
cyclonev_lcell_comb \ULA|Add0~49 (
// Equation(s):
// \ULA|Add0~49_sumout  = SUM(( \reg_bank|Mux51~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux19~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux19~4_combout )) ) + ( \ULA|Add0~46  ))
// \ULA|Add0~50  = CARRY(( \reg_bank|Mux51~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux19~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux19~4_combout )) ) + ( \ULA|Add0~46  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux19~4_combout ),
	.datad(!\reg_bank|Mux51~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux19~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~49_sumout ),
	.cout(\ULA|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~49 .extended_lut = "off";
defparam \ULA|Add0~49 .lut_mask = 64'h0000FA50000000FF;
defparam \ULA|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N3
cyclonev_lcell_comb \ULA|Mux19~0 (
// Equation(s):
// \ULA|Mux19~0_combout  = ( \reg_bank|Mux19~10_combout  & ( ((!\sel[0]~input_o  & ((\ULA|Add0~49_sumout ))) # (\sel[0]~input_o  & (\reg_bank|Mux51~10_combout ))) # (\sel[1]~input_o ) ) ) # ( !\reg_bank|Mux19~10_combout  & ( (!\sel[0]~input_o  & 
// ((!\sel[1]~input_o  & ((\ULA|Add0~49_sumout ))) # (\sel[1]~input_o  & (\reg_bank|Mux51~10_combout )))) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\reg_bank|Mux51~10_combout ),
	.datad(!\ULA|Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux19~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux19~0 .extended_lut = "off";
defparam \ULA|Mux19~0 .lut_mask = 64'h048C048C57DF57DF;
defparam \ULA|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N8
dffeas \reg_bank|registers[17][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][12] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N15
cyclonev_lcell_comb \reg_bank|Mux19~1 (
// Equation(s):
// \reg_bank|Mux19~1_combout  = ( \reg_bank|registers[29][12]~q  & ( \reg_bank|registers[21][12]~q  & ( ((!\rs1[3]~input_o  & (\reg_bank|registers[17][12]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[25][12]~q )))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[29][12]~q  & ( \reg_bank|registers[21][12]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[17][12]~q )) # (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & ((\reg_bank|registers[25][12]~q )))) ) ) ) # ( 
// \reg_bank|registers[29][12]~q  & ( !\reg_bank|registers[21][12]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|registers[17][12]~q ))) # (\rs1[3]~input_o  & (((\reg_bank|registers[25][12]~q )) # (\rs1[2]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[29][12]~q  & ( !\reg_bank|registers[21][12]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[17][12]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[25][12]~q ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[17][12]~q ),
	.datad(!\reg_bank|registers[25][12]~q ),
	.datae(!\reg_bank|registers[29][12]~q ),
	.dataf(!\reg_bank|registers[21][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux19~1 .extended_lut = "off";
defparam \reg_bank|Mux19~1 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N33
cyclonev_lcell_comb \reg_bank|Mux19~0 (
// Equation(s):
// \reg_bank|Mux19~0_combout  = ( \reg_bank|registers[20][12]~q  & ( \reg_bank|registers[24][12]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[16][12]~q )) # (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # 
// ((\reg_bank|registers[28][12]~q )))) ) ) ) # ( !\reg_bank|registers[20][12]~q  & ( \reg_bank|registers[24][12]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|registers[16][12]~q ))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # 
// ((\reg_bank|registers[28][12]~q )))) ) ) ) # ( \reg_bank|registers[20][12]~q  & ( !\reg_bank|registers[24][12]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[16][12]~q )) # (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & (\rs1[2]~input_o  & 
// ((\reg_bank|registers[28][12]~q )))) ) ) ) # ( !\reg_bank|registers[20][12]~q  & ( !\reg_bank|registers[24][12]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|registers[16][12]~q ))) # (\rs1[3]~input_o  & (\rs1[2]~input_o  & 
// ((\reg_bank|registers[28][12]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[16][12]~q ),
	.datad(!\reg_bank|registers[28][12]~q ),
	.datae(!\reg_bank|registers[20][12]~q ),
	.dataf(!\reg_bank|registers[24][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux19~0 .extended_lut = "off";
defparam \reg_bank|Mux19~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_bank|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N9
cyclonev_lcell_comb \reg_bank|Mux19~2 (
// Equation(s):
// \reg_bank|Mux19~2_combout  = ( \reg_bank|registers[30][12]~q  & ( \reg_bank|registers[18][12]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )) # (\reg_bank|registers[22][12]~q ))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o ) # 
// (\reg_bank|registers[26][12]~q )))) ) ) ) # ( !\reg_bank|registers[30][12]~q  & ( \reg_bank|registers[18][12]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )) # (\reg_bank|registers[22][12]~q ))) # (\rs1[3]~input_o  & (((\reg_bank|registers[26][12]~q  & 
// !\rs1[2]~input_o )))) ) ) ) # ( \reg_bank|registers[30][12]~q  & ( !\reg_bank|registers[18][12]~q  & ( (!\rs1[3]~input_o  & (\reg_bank|registers[22][12]~q  & ((\rs1[2]~input_o )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o ) # 
// (\reg_bank|registers[26][12]~q )))) ) ) ) # ( !\reg_bank|registers[30][12]~q  & ( !\reg_bank|registers[18][12]~q  & ( (!\rs1[3]~input_o  & (\reg_bank|registers[22][12]~q  & ((\rs1[2]~input_o )))) # (\rs1[3]~input_o  & (((\reg_bank|registers[26][12]~q  & 
// !\rs1[2]~input_o )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|registers[22][12]~q ),
	.datac(!\reg_bank|registers[26][12]~q ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\reg_bank|registers[30][12]~q ),
	.dataf(!\reg_bank|registers[18][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux19~2 .extended_lut = "off";
defparam \reg_bank|Mux19~2 .lut_mask = 64'h05220577AF22AF77;
defparam \reg_bank|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N57
cyclonev_lcell_comb \reg_bank|Mux19~3 (
// Equation(s):
// \reg_bank|Mux19~3_combout  = ( \reg_bank|registers[23][12]~q  & ( \reg_bank|registers[31][12]~q  & ( ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][12]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][12]~q ))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[23][12]~q  & ( \reg_bank|registers[31][12]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][12]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][12]~q )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o )) ) ) ) 
// # ( \reg_bank|registers[23][12]~q  & ( !\reg_bank|registers[31][12]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][12]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][12]~q )))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o )) 
// ) ) ) # ( !\reg_bank|registers[23][12]~q  & ( !\reg_bank|registers[31][12]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][12]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][12]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[27][12]~q ),
	.datad(!\reg_bank|registers[19][12]~q ),
	.datae(!\reg_bank|registers[23][12]~q ),
	.dataf(!\reg_bank|registers[31][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux19~3 .extended_lut = "off";
defparam \reg_bank|Mux19~3 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_bank|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N45
cyclonev_lcell_comb \reg_bank|Mux19~4 (
// Equation(s):
// \reg_bank|Mux19~4_combout  = ( \reg_bank|Mux19~2_combout  & ( \reg_bank|Mux19~3_combout  & ( ((!\rs1[0]~input_o  & ((\reg_bank|Mux19~0_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux19~1_combout ))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux19~2_combout  & ( \reg_bank|Mux19~3_combout  & ( (!\rs1[0]~input_o  & (!\rs1[1]~input_o  & ((\reg_bank|Mux19~0_combout )))) # (\rs1[0]~input_o  & (((\reg_bank|Mux19~1_combout )) # (\rs1[1]~input_o ))) ) ) ) # ( \reg_bank|Mux19~2_combout  & ( 
// !\reg_bank|Mux19~3_combout  & ( (!\rs1[0]~input_o  & (((\reg_bank|Mux19~0_combout )) # (\rs1[1]~input_o ))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & (\reg_bank|Mux19~1_combout ))) ) ) ) # ( !\reg_bank|Mux19~2_combout  & ( !\reg_bank|Mux19~3_combout  & ( 
// (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|Mux19~0_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux19~1_combout )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|Mux19~1_combout ),
	.datad(!\reg_bank|Mux19~0_combout ),
	.datae(!\reg_bank|Mux19~2_combout ),
	.dataf(!\reg_bank|Mux19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux19~4 .extended_lut = "off";
defparam \reg_bank|Mux19~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg_bank|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N18
cyclonev_lcell_comb \reg_bank|Mux19~10 (
// Equation(s):
// \reg_bank|Mux19~10_combout  = ( \reg_bank|Mux19~9_combout  & ( (!\rs1[4]~input_o ) # (\reg_bank|Mux19~4_combout ) ) ) # ( !\reg_bank|Mux19~9_combout  & ( (\reg_bank|Mux19~4_combout  & \rs1[4]~input_o ) ) )

	.dataa(!\reg_bank|Mux19~4_combout ),
	.datab(gnd),
	.datac(!\rs1[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_bank|Mux19~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux19~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux19~10 .extended_lut = "off";
defparam \reg_bank|Mux19~10 .lut_mask = 64'h05050505F5F5F5F5;
defparam \reg_bank|Mux19~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N44
dffeas \reg_bank|registers[24][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N38
dffeas \reg_bank|registers[28][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N29
dffeas \reg_bank|registers[20][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \reg_bank|registers[16][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \reg_bank|Mux50~0 (
// Equation(s):
// \reg_bank|Mux50~0_combout  = ( \reg_bank|registers[20][13]~q  & ( \reg_bank|registers[16][13]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[24][13]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][13]~q )))) ) ) ) # ( 
// !\reg_bank|registers[20][13]~q  & ( \reg_bank|registers[16][13]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[24][13]~q )))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[28][13]~q )))) ) ) ) # ( 
// \reg_bank|registers[20][13]~q  & ( !\reg_bank|registers[16][13]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & (\reg_bank|registers[24][13]~q ))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[28][13]~q )))) ) ) ) # ( 
// !\reg_bank|registers[20][13]~q  & ( !\reg_bank|registers[16][13]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[24][13]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][13]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[24][13]~q ),
	.datad(!\reg_bank|registers[28][13]~q ),
	.datae(!\reg_bank|registers[20][13]~q ),
	.dataf(!\reg_bank|registers[16][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux50~0 .extended_lut = "off";
defparam \reg_bank|Mux50~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N14
dffeas \reg_bank|registers[25][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N38
dffeas \reg_bank|registers[29][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N23
dffeas \reg_bank|registers[21][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N5
dffeas \reg_bank|registers[17][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N39
cyclonev_lcell_comb \reg_bank|Mux50~1 (
// Equation(s):
// \reg_bank|Mux50~1_combout  = ( \reg_bank|registers[21][13]~q  & ( \reg_bank|registers[17][13]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[25][13]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[29][13]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][13]~q  & ( \reg_bank|registers[17][13]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[25][13]~q )))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[29][13]~q )))) ) ) ) # ( 
// \reg_bank|registers[21][13]~q  & ( !\reg_bank|registers[17][13]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & (\reg_bank|registers[25][13]~q ))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[29][13]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][13]~q  & ( !\reg_bank|registers[17][13]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[25][13]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[29][13]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[25][13]~q ),
	.datad(!\reg_bank|registers[29][13]~q ),
	.datae(!\reg_bank|registers[21][13]~q ),
	.dataf(!\reg_bank|registers[17][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux50~1 .extended_lut = "off";
defparam \reg_bank|Mux50~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \reg_bank|registers[18][13]~feeder (
// Equation(s):
// \reg_bank|registers[18][13]~feeder_combout  = ( \ULA|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][13]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N26
dffeas \reg_bank|registers[18][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N33
cyclonev_lcell_comb \reg_bank|registers[22][13]~feeder (
// Equation(s):
// \reg_bank|registers[22][13]~feeder_combout  = ( \ULA|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][13]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N35
dffeas \reg_bank|registers[22][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N48
cyclonev_lcell_comb \reg_bank|registers[30][13]~feeder (
// Equation(s):
// \reg_bank|registers[30][13]~feeder_combout  = ( \ULA|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[30][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[30][13]~feeder .extended_lut = "off";
defparam \reg_bank|registers[30][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[30][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N50
dffeas \reg_bank|registers[30][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[30][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N2
dffeas \reg_bank|registers[26][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N6
cyclonev_lcell_comb \reg_bank|Mux50~2 (
// Equation(s):
// \reg_bank|Mux50~2_combout  = ( \reg_bank|registers[30][13]~q  & ( \reg_bank|registers[26][13]~q  & ( ((!\rs2[2]~input_o  & (\reg_bank|registers[18][13]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[22][13]~q )))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[30][13]~q  & ( \reg_bank|registers[26][13]~q  & ( (!\rs2[2]~input_o  & (((\rs2[3]~input_o )) # (\reg_bank|registers[18][13]~q ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[22][13]~q  & !\rs2[3]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[30][13]~q  & ( !\reg_bank|registers[26][13]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[18][13]~q  & ((!\rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o ) # (\reg_bank|registers[22][13]~q )))) ) ) ) # ( 
// !\reg_bank|registers[30][13]~q  & ( !\reg_bank|registers[26][13]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[18][13]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[22][13]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[18][13]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[22][13]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[30][13]~q ),
	.dataf(!\reg_bank|registers[26][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux50~2 .extended_lut = "off";
defparam \reg_bank|Mux50~2 .lut_mask = 64'h4700473347CC47FF;
defparam \reg_bank|Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N47
dffeas \reg_bank|registers[27][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N32
dffeas \reg_bank|registers[31][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N8
dffeas \reg_bank|registers[19][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N33
cyclonev_lcell_comb \reg_bank|Mux50~3 (
// Equation(s):
// \reg_bank|Mux50~3_combout  = ( \reg_bank|registers[23][13]~q  & ( \reg_bank|registers[19][13]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[27][13]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][13]~q )))) ) ) ) # ( 
// !\reg_bank|registers[23][13]~q  & ( \reg_bank|registers[19][13]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[27][13]~q ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[31][13]~q  & \rs2[3]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[23][13]~q  & ( !\reg_bank|registers[19][13]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[27][13]~q  & ((\rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[31][13]~q )))) ) ) ) # ( 
// !\reg_bank|registers[23][13]~q  & ( !\reg_bank|registers[19][13]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[27][13]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][13]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[27][13]~q ),
	.datac(!\reg_bank|registers[31][13]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[23][13]~q ),
	.dataf(!\reg_bank|registers[19][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux50~3 .extended_lut = "off";
defparam \reg_bank|Mux50~3 .lut_mask = 64'h00275527AA27FF27;
defparam \reg_bank|Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \reg_bank|Mux50~4 (
// Equation(s):
// \reg_bank|Mux50~4_combout  = ( \reg_bank|Mux50~2_combout  & ( \reg_bank|Mux50~3_combout  & ( ((!\rs2[0]~input_o  & (\reg_bank|Mux50~0_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux50~1_combout )))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux50~2_combout  & ( \reg_bank|Mux50~3_combout  & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|Mux50~0_combout ))) # (\rs2[0]~input_o  & (((\reg_bank|Mux50~1_combout )) # (\rs2[1]~input_o ))) ) ) ) # ( \reg_bank|Mux50~2_combout  & ( 
// !\reg_bank|Mux50~3_combout  & ( (!\rs2[0]~input_o  & (((\reg_bank|Mux50~0_combout )) # (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|Mux50~1_combout )))) ) ) ) # ( !\reg_bank|Mux50~2_combout  & ( !\reg_bank|Mux50~3_combout  & 
// ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|Mux50~0_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux50~1_combout ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux50~0_combout ),
	.datad(!\reg_bank|Mux50~1_combout ),
	.datae(!\reg_bank|Mux50~2_combout ),
	.dataf(!\reg_bank|Mux50~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux50~4 .extended_lut = "off";
defparam \reg_bank|Mux50~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N10
dffeas \reg_bank|registers[13][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N5
dffeas \reg_bank|registers[14][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \reg_bank|registers[12][13]~feeder (
// Equation(s):
// \reg_bank|registers[12][13]~feeder_combout  = ( \ULA|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][13]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[12][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N20
dffeas \reg_bank|registers[12][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N59
dffeas \reg_bank|registers[15][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N9
cyclonev_lcell_comb \reg_bank|Mux50~6 (
// Equation(s):
// \reg_bank|Mux50~6_combout  = ( \reg_bank|registers[12][13]~q  & ( \reg_bank|registers[15][13]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|registers[13][13]~q )))) # (\rs2[1]~input_o  & (((\reg_bank|registers[14][13]~q )) # 
// (\rs2[0]~input_o ))) ) ) ) # ( !\reg_bank|registers[12][13]~q  & ( \reg_bank|registers[15][13]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|registers[13][13]~q ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[14][13]~q )) # (\rs2[0]~input_o 
// ))) ) ) ) # ( \reg_bank|registers[12][13]~q  & ( !\reg_bank|registers[15][13]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|registers[13][13]~q )))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[14][13]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][13]~q  & ( !\reg_bank|registers[15][13]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|registers[13][13]~q ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[14][13]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[13][13]~q ),
	.datad(!\reg_bank|registers[14][13]~q ),
	.datae(!\reg_bank|registers[12][13]~q ),
	.dataf(!\reg_bank|registers[15][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux50~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux50~6 .extended_lut = "off";
defparam \reg_bank|Mux50~6 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_bank|Mux50~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N8
dffeas \reg_bank|registers[3][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N2
dffeas \reg_bank|registers[1][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N35
dffeas \reg_bank|registers[2][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N15
cyclonev_lcell_comb \reg_bank|Mux50~8 (
// Equation(s):
// \reg_bank|Mux50~8_combout  = ( \reg_bank|registers[1][13]~q  & ( \reg_bank|registers[2][13]~q  & ( (!\rs2[1]~input_o  & ((\rs2[0]~input_o ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # (\reg_bank|registers[3][13]~q ))) ) ) ) # ( 
// !\reg_bank|registers[1][13]~q  & ( \reg_bank|registers[2][13]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # (\reg_bank|registers[3][13]~q ))) ) ) ) # ( \reg_bank|registers[1][13]~q  & ( !\reg_bank|registers[2][13]~q  & ( (\rs2[0]~input_o  & 
// ((!\rs2[1]~input_o ) # (\reg_bank|registers[3][13]~q ))) ) ) ) # ( !\reg_bank|registers[1][13]~q  & ( !\reg_bank|registers[2][13]~q  & ( (\rs2[1]~input_o  & (\reg_bank|registers[3][13]~q  & \rs2[0]~input_o )) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[3][13]~q ),
	.datac(!\rs2[0]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|registers[1][13]~q ),
	.dataf(!\reg_bank|registers[2][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux50~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux50~8 .extended_lut = "off";
defparam \reg_bank|Mux50~8 .lut_mask = 64'h01010B0B51515B5B;
defparam \reg_bank|Mux50~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N14
dffeas \reg_bank|registers[11][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N47
dffeas \reg_bank|registers[10][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N36
cyclonev_lcell_comb \reg_bank|registers[9][13]~feeder (
// Equation(s):
// \reg_bank|registers[9][13]~feeder_combout  = ( \ULA|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[9][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[9][13]~feeder .extended_lut = "off";
defparam \reg_bank|registers[9][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[9][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N37
dffeas \reg_bank|registers[9][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N1
dffeas \reg_bank|registers[8][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N42
cyclonev_lcell_comb \reg_bank|Mux50~5 (
// Equation(s):
// \reg_bank|Mux50~5_combout  = ( \reg_bank|registers[9][13]~q  & ( \reg_bank|registers[8][13]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & ((\reg_bank|registers[10][13]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][13]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][13]~q  & ( \reg_bank|registers[8][13]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|registers[10][13]~q )))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][13]~q  & (\rs2[1]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[9][13]~q  & ( !\reg_bank|registers[8][13]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o  & \reg_bank|registers[10][13]~q )))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[11][13]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][13]~q  & ( !\reg_bank|registers[8][13]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[10][13]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][13]~q )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[11][13]~q ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[10][13]~q ),
	.datae(!\reg_bank|registers[9][13]~q ),
	.dataf(!\reg_bank|registers[8][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux50~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux50~5 .extended_lut = "off";
defparam \reg_bank|Mux50~5 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \reg_bank|Mux50~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N14
dffeas \reg_bank|registers[5][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N2
dffeas \reg_bank|registers[6][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N17
dffeas \reg_bank|registers[4][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N14
dffeas \reg_bank|registers[7][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N9
cyclonev_lcell_comb \reg_bank|Mux50~7 (
// Equation(s):
// \reg_bank|Mux50~7_combout  = ( \reg_bank|registers[4][13]~q  & ( \reg_bank|registers[7][13]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[6][13]~q )))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][13]~q )) # (\rs2[1]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[4][13]~q  & ( \reg_bank|registers[7][13]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[6][13]~q )))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][13]~q )) # (\rs2[1]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[4][13]~q  & ( !\reg_bank|registers[7][13]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[6][13]~q )))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|registers[5][13]~q ))) ) ) ) # ( 
// !\reg_bank|registers[4][13]~q  & ( !\reg_bank|registers[7][13]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[6][13]~q )))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|registers[5][13]~q ))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[5][13]~q ),
	.datad(!\reg_bank|registers[6][13]~q ),
	.datae(!\reg_bank|registers[4][13]~q ),
	.dataf(!\reg_bank|registers[7][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux50~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux50~7 .extended_lut = "off";
defparam \reg_bank|Mux50~7 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_bank|Mux50~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N33
cyclonev_lcell_comb \reg_bank|Mux50~9 (
// Equation(s):
// \reg_bank|Mux50~9_combout  = ( \reg_bank|Mux50~5_combout  & ( \reg_bank|Mux50~7_combout  & ( (!\rs2[3]~input_o  & (((\reg_bank|Mux50~8_combout )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux50~6_combout )))) ) ) ) # 
// ( !\reg_bank|Mux50~5_combout  & ( \reg_bank|Mux50~7_combout  & ( (!\rs2[3]~input_o  & (((\reg_bank|Mux50~8_combout )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|Mux50~6_combout ))) ) ) ) # ( \reg_bank|Mux50~5_combout  & ( 
// !\reg_bank|Mux50~7_combout  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & ((\reg_bank|Mux50~8_combout )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux50~6_combout )))) ) ) ) # ( !\reg_bank|Mux50~5_combout  & ( !\reg_bank|Mux50~7_combout  
// & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & ((\reg_bank|Mux50~8_combout )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|Mux50~6_combout ))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux50~6_combout ),
	.datad(!\reg_bank|Mux50~8_combout ),
	.datae(!\reg_bank|Mux50~5_combout ),
	.dataf(!\reg_bank|Mux50~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux50~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux50~9 .extended_lut = "off";
defparam \reg_bank|Mux50~9 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_bank|Mux50~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N27
cyclonev_lcell_comb \reg_bank|Mux50~10 (
// Equation(s):
// \reg_bank|Mux50~10_combout  = ( \reg_bank|Mux50~4_combout  & ( \reg_bank|Mux50~9_combout  ) ) # ( !\reg_bank|Mux50~4_combout  & ( \reg_bank|Mux50~9_combout  & ( !\rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux50~4_combout  & ( !\reg_bank|Mux50~9_combout  & ( 
// \rs2[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux50~4_combout ),
	.dataf(!\reg_bank|Mux50~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux50~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux50~10 .extended_lut = "off";
defparam \reg_bank|Mux50~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_bank|Mux50~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N36
cyclonev_lcell_comb \reg_bank|Mux18~6 (
// Equation(s):
// \reg_bank|Mux18~6_combout  = ( \reg_bank|registers[1][13]~q  & ( \reg_bank|registers[2][13]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o )) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # (\reg_bank|registers[3][13]~q ))) ) ) ) # ( 
// !\reg_bank|registers[1][13]~q  & ( \reg_bank|registers[2][13]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # (\reg_bank|registers[3][13]~q ))) ) ) ) # ( \reg_bank|registers[1][13]~q  & ( !\reg_bank|registers[2][13]~q  & ( (\rs1[0]~input_o  & 
// ((!\rs1[1]~input_o ) # (\reg_bank|registers[3][13]~q ))) ) ) ) # ( !\reg_bank|registers[1][13]~q  & ( !\reg_bank|registers[2][13]~q  & ( (\rs1[0]~input_o  & (\rs1[1]~input_o  & \reg_bank|registers[3][13]~q )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(gnd),
	.datad(!\reg_bank|registers[3][13]~q ),
	.datae(!\reg_bank|registers[1][13]~q ),
	.dataf(!\reg_bank|registers[2][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux18~6 .extended_lut = "off";
defparam \reg_bank|Mux18~6 .lut_mask = 64'h0011445522336677;
defparam \reg_bank|Mux18~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N15
cyclonev_lcell_comb \reg_bank|Mux18~5 (
// Equation(s):
// \reg_bank|Mux18~5_combout  = ( \reg_bank|registers[9][13]~q  & ( \reg_bank|registers[8][13]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & ((\reg_bank|registers[10][13]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][13]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][13]~q  & ( \reg_bank|registers[8][13]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o ) # (\reg_bank|registers[10][13]~q )))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][13]~q  & ((\rs1[1]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[9][13]~q  & ( !\reg_bank|registers[8][13]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[10][13]~q  & \rs1[1]~input_o )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[11][13]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][13]~q  & ( !\reg_bank|registers[8][13]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[10][13]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][13]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[11][13]~q ),
	.datac(!\reg_bank|registers[10][13]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[9][13]~q ),
	.dataf(!\reg_bank|registers[8][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux18~5 .extended_lut = "off";
defparam \reg_bank|Mux18~5 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \reg_bank|Mux18~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N3
cyclonev_lcell_comb \reg_bank|Mux18~8 (
// Equation(s):
// \reg_bank|Mux18~8_combout  = ( \reg_bank|registers[4][13]~q  & ( \reg_bank|registers[7][13]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|registers[6][13]~q )))) # (\rs1[0]~input_o  & (((\reg_bank|registers[5][13]~q )) # (\rs1[1]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[4][13]~q  & ( \reg_bank|registers[7][13]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & ((\reg_bank|registers[6][13]~q )))) # (\rs1[0]~input_o  & (((\reg_bank|registers[5][13]~q )) # (\rs1[1]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[4][13]~q  & ( !\reg_bank|registers[7][13]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|registers[6][13]~q )))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & (\reg_bank|registers[5][13]~q ))) ) ) ) # ( 
// !\reg_bank|registers[4][13]~q  & ( !\reg_bank|registers[7][13]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & ((\reg_bank|registers[6][13]~q )))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & (\reg_bank|registers[5][13]~q ))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[5][13]~q ),
	.datad(!\reg_bank|registers[6][13]~q ),
	.datae(!\reg_bank|registers[4][13]~q ),
	.dataf(!\reg_bank|registers[7][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux18~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux18~8 .extended_lut = "off";
defparam \reg_bank|Mux18~8 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_bank|Mux18~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \reg_bank|Mux18~7 (
// Equation(s):
// \reg_bank|Mux18~7_combout  = ( \reg_bank|registers[15][13]~q  & ( \reg_bank|registers[14][13]~q  & ( ((!\rs1[0]~input_o  & (\reg_bank|registers[12][13]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[13][13]~q )))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[15][13]~q  & ( \reg_bank|registers[14][13]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[12][13]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[13][13]~q ))))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )))) 
// ) ) ) # ( \reg_bank|registers[15][13]~q  & ( !\reg_bank|registers[14][13]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[12][13]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[13][13]~q ))))) # (\rs1[1]~input_o  & 
// (((\rs1[0]~input_o )))) ) ) ) # ( !\reg_bank|registers[15][13]~q  & ( !\reg_bank|registers[14][13]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[12][13]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[13][13]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[12][13]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[13][13]~q ),
	.datad(!\rs1[0]~input_o ),
	.datae(!\reg_bank|registers[15][13]~q ),
	.dataf(!\reg_bank|registers[14][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux18~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux18~7 .extended_lut = "off";
defparam \reg_bank|Mux18~7 .lut_mask = 64'h440C443F770C773F;
defparam \reg_bank|Mux18~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N36
cyclonev_lcell_comb \reg_bank|Mux18~9 (
// Equation(s):
// \reg_bank|Mux18~9_combout  = ( \reg_bank|Mux18~8_combout  & ( \reg_bank|Mux18~7_combout  & ( ((!\rs1[3]~input_o  & (\reg_bank|Mux18~6_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux18~5_combout )))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux18~8_combout  & ( \reg_bank|Mux18~7_combout  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|Mux18~6_combout ))) # (\rs1[3]~input_o  & (((\reg_bank|Mux18~5_combout )) # (\rs1[2]~input_o ))) ) ) ) # ( \reg_bank|Mux18~8_combout  & ( 
// !\reg_bank|Mux18~7_combout  & ( (!\rs1[3]~input_o  & (((\reg_bank|Mux18~6_combout )) # (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & ((\reg_bank|Mux18~5_combout )))) ) ) ) # ( !\reg_bank|Mux18~8_combout  & ( !\reg_bank|Mux18~7_combout  & 
// ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|Mux18~6_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux18~5_combout ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|Mux18~6_combout ),
	.datad(!\reg_bank|Mux18~5_combout ),
	.datae(!\reg_bank|Mux18~8_combout ),
	.dataf(!\reg_bank|Mux18~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux18~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux18~9 .extended_lut = "off";
defparam \reg_bank|Mux18~9 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N39
cyclonev_lcell_comb \ULA|Add0~53 (
// Equation(s):
// \ULA|Add0~53_sumout  = SUM(( \reg_bank|Mux50~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux18~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux18~4_combout )) ) + ( \ULA|Add0~50  ))
// \ULA|Add0~54  = CARRY(( \reg_bank|Mux50~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux18~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux18~4_combout )) ) + ( \ULA|Add0~50  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(!\reg_bank|Mux18~4_combout ),
	.datac(!\reg_bank|Mux18~9_combout ),
	.datad(!\reg_bank|Mux50~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~53_sumout ),
	.cout(\ULA|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~53 .extended_lut = "off";
defparam \ULA|Add0~53 .lut_mask = 64'h0000E4E4000000FF;
defparam \ULA|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N6
cyclonev_lcell_comb \ULA|Mux18~0 (
// Equation(s):
// \ULA|Mux18~0_combout  = ( \ULA|Add0~53_sumout  & ( (!\reg_bank|Mux50~10_combout  & ((!\sel[1]~input_o  & (!\sel[0]~input_o )) # (\sel[1]~input_o  & ((\reg_bank|Mux18~10_combout ))))) # (\reg_bank|Mux50~10_combout  & (((!\sel[0]~input_o ) # 
// (\reg_bank|Mux18~10_combout )))) ) ) # ( !\ULA|Add0~53_sumout  & ( (!\reg_bank|Mux50~10_combout  & (\sel[1]~input_o  & ((\reg_bank|Mux18~10_combout )))) # (\reg_bank|Mux50~10_combout  & ((!\sel[0]~input_o  & (\sel[1]~input_o )) # (\sel[0]~input_o  & 
// ((\reg_bank|Mux18~10_combout ))))) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\reg_bank|Mux18~10_combout ),
	.datad(!\reg_bank|Mux50~10_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux18~0 .extended_lut = "off";
defparam \ULA|Mux18~0 .lut_mask = 64'h054705478DCF8DCF;
defparam \ULA|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N1
dffeas \reg_bank|registers[23][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][13] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N42
cyclonev_lcell_comb \reg_bank|Mux18~3 (
// Equation(s):
// \reg_bank|Mux18~3_combout  = ( \reg_bank|registers[27][13]~q  & ( \reg_bank|registers[19][13]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|registers[23][13]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[31][13]~q )))) ) ) ) # ( 
// !\reg_bank|registers[27][13]~q  & ( \reg_bank|registers[19][13]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[23][13]~q )))) # (\rs1[3]~input_o  & (\rs1[2]~input_o  & ((\reg_bank|registers[31][13]~q )))) ) ) ) # ( 
// \reg_bank|registers[27][13]~q  & ( !\reg_bank|registers[19][13]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & (\reg_bank|registers[23][13]~q ))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[31][13]~q )))) ) ) ) # ( 
// !\reg_bank|registers[27][13]~q  & ( !\reg_bank|registers[19][13]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[23][13]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[31][13]~q ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[23][13]~q ),
	.datad(!\reg_bank|registers[31][13]~q ),
	.datae(!\reg_bank|registers[27][13]~q ),
	.dataf(!\reg_bank|registers[19][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux18~3 .extended_lut = "off";
defparam \reg_bank|Mux18~3 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N15
cyclonev_lcell_comb \reg_bank|Mux18~1 (
// Equation(s):
// \reg_bank|Mux18~1_combout  = ( \reg_bank|registers[21][13]~q  & ( \reg_bank|registers[17][13]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[25][13]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][13]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][13]~q  & ( \reg_bank|registers[17][13]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[25][13]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][13]~q ))))) ) ) 
// ) # ( \reg_bank|registers[21][13]~q  & ( !\reg_bank|registers[17][13]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[25][13]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][13]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[21][13]~q  & ( !\reg_bank|registers[17][13]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[25][13]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][13]~q ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[25][13]~q ),
	.datad(!\reg_bank|registers[29][13]~q ),
	.datae(!\reg_bank|registers[21][13]~q ),
	.dataf(!\reg_bank|registers[17][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux18~1 .extended_lut = "off";
defparam \reg_bank|Mux18~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N3
cyclonev_lcell_comb \reg_bank|Mux18~2 (
// Equation(s):
// \reg_bank|Mux18~2_combout  = ( \reg_bank|registers[22][13]~q  & ( \reg_bank|registers[18][13]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][13]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][13]~q ))) ) ) ) # ( 
// !\reg_bank|registers[22][13]~q  & ( \reg_bank|registers[18][13]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][13]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][13]~q )))) ) ) 
// ) # ( \reg_bank|registers[22][13]~q  & ( !\reg_bank|registers[18][13]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][13]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][13]~q )))) 
// ) ) ) # ( !\reg_bank|registers[22][13]~q  & ( !\reg_bank|registers[18][13]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][13]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][13]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[30][13]~q ),
	.datad(!\reg_bank|registers[26][13]~q ),
	.datae(!\reg_bank|registers[22][13]~q ),
	.dataf(!\reg_bank|registers[18][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux18~2 .extended_lut = "off";
defparam \reg_bank|Mux18~2 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_bank|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N45
cyclonev_lcell_comb \reg_bank|Mux18~0 (
// Equation(s):
// \reg_bank|Mux18~0_combout  = ( \reg_bank|registers[20][13]~q  & ( \reg_bank|registers[16][13]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[24][13]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[28][13]~q )))) ) ) ) # ( 
// !\reg_bank|registers[20][13]~q  & ( \reg_bank|registers[16][13]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[24][13]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[28][13]~q ))))) ) ) 
// ) # ( \reg_bank|registers[20][13]~q  & ( !\reg_bank|registers[16][13]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[24][13]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[28][13]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[20][13]~q  & ( !\reg_bank|registers[16][13]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[24][13]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[28][13]~q ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[24][13]~q ),
	.datad(!\reg_bank|registers[28][13]~q ),
	.datae(!\reg_bank|registers[20][13]~q ),
	.dataf(!\reg_bank|registers[16][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux18~0 .extended_lut = "off";
defparam \reg_bank|Mux18~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N24
cyclonev_lcell_comb \reg_bank|Mux18~4 (
// Equation(s):
// \reg_bank|Mux18~4_combout  = ( \reg_bank|Mux18~2_combout  & ( \reg_bank|Mux18~0_combout  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & ((\reg_bank|Mux18~1_combout ))) # (\rs1[1]~input_o  & (\reg_bank|Mux18~3_combout ))) ) ) ) # ( 
// !\reg_bank|Mux18~2_combout  & ( \reg_bank|Mux18~0_combout  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|Mux18~1_combout ))) # (\rs1[1]~input_o  & (\reg_bank|Mux18~3_combout )))) ) ) ) # ( 
// \reg_bank|Mux18~2_combout  & ( !\reg_bank|Mux18~0_combout  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|Mux18~1_combout ))) # (\rs1[1]~input_o  & (\reg_bank|Mux18~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux18~2_combout  & ( !\reg_bank|Mux18~0_combout  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|Mux18~1_combout ))) # (\rs1[1]~input_o  & (\reg_bank|Mux18~3_combout )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|Mux18~3_combout ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|Mux18~1_combout ),
	.datae(!\reg_bank|Mux18~2_combout ),
	.dataf(!\reg_bank|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux18~4 .extended_lut = "off";
defparam \reg_bank|Mux18~4 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \reg_bank|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N27
cyclonev_lcell_comb \reg_bank|Mux18~10 (
// Equation(s):
// \reg_bank|Mux18~10_combout  = ( \reg_bank|Mux18~4_combout  & ( \reg_bank|Mux18~9_combout  ) ) # ( !\reg_bank|Mux18~4_combout  & ( \reg_bank|Mux18~9_combout  & ( !\rs1[4]~input_o  ) ) ) # ( \reg_bank|Mux18~4_combout  & ( !\reg_bank|Mux18~9_combout  & ( 
// \rs1[4]~input_o  ) ) )

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_bank|Mux18~4_combout ),
	.dataf(!\reg_bank|Mux18~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux18~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux18~10 .extended_lut = "off";
defparam \reg_bank|Mux18~10 .lut_mask = 64'h00005555AAAAFFFF;
defparam \reg_bank|Mux18~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N8
dffeas \reg_bank|registers[25][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N17
dffeas \reg_bank|registers[21][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N45
cyclonev_lcell_comb \reg_bank|registers[17][14]~feeder (
// Equation(s):
// \reg_bank|registers[17][14]~feeder_combout  = ( \ULA|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[17][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[17][14]~feeder .extended_lut = "off";
defparam \reg_bank|registers[17][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[17][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N47
dffeas \reg_bank|registers[17][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[17][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N39
cyclonev_lcell_comb \reg_bank|registers[29][14]~feeder (
// Equation(s):
// \reg_bank|registers[29][14]~feeder_combout  = ( \ULA|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[29][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[29][14]~feeder .extended_lut = "off";
defparam \reg_bank|registers[29][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[29][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N41
dffeas \reg_bank|registers[29][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[29][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N21
cyclonev_lcell_comb \reg_bank|Mux49~1 (
// Equation(s):
// \reg_bank|Mux49~1_combout  = ( \reg_bank|registers[17][14]~q  & ( \reg_bank|registers[29][14]~q  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o ) # (\reg_bank|registers[21][14]~q )))) # (\rs2[3]~input_o  & (((\rs2[2]~input_o )) # 
// (\reg_bank|registers[25][14]~q ))) ) ) ) # ( !\reg_bank|registers[17][14]~q  & ( \reg_bank|registers[29][14]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o  & \reg_bank|registers[21][14]~q )))) # (\rs2[3]~input_o  & (((\rs2[2]~input_o )) # 
// (\reg_bank|registers[25][14]~q ))) ) ) ) # ( \reg_bank|registers[17][14]~q  & ( !\reg_bank|registers[29][14]~q  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o ) # (\reg_bank|registers[21][14]~q )))) # (\rs2[3]~input_o  & (\reg_bank|registers[25][14]~q  & 
// (!\rs2[2]~input_o ))) ) ) ) # ( !\reg_bank|registers[17][14]~q  & ( !\reg_bank|registers[29][14]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o  & \reg_bank|registers[21][14]~q )))) # (\rs2[3]~input_o  & (\reg_bank|registers[25][14]~q  & (!\rs2[2]~input_o 
// ))) ) ) )

	.dataa(!\reg_bank|registers[25][14]~q ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\rs2[2]~input_o ),
	.datad(!\reg_bank|registers[21][14]~q ),
	.datae(!\reg_bank|registers[17][14]~q ),
	.dataf(!\reg_bank|registers[29][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux49~1 .extended_lut = "off";
defparam \reg_bank|Mux49~1 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \reg_bank|Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N38
dffeas \reg_bank|registers[31][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N48
cyclonev_lcell_comb \reg_bank|registers[23][14]~feeder (
// Equation(s):
// \reg_bank|registers[23][14]~feeder_combout  = ( \ULA|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[23][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[23][14]~feeder .extended_lut = "off";
defparam \reg_bank|registers[23][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[23][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N50
dffeas \reg_bank|registers[23][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[23][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N32
dffeas \reg_bank|registers[19][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N30
cyclonev_lcell_comb \reg_bank|registers[27][14]~feeder (
// Equation(s):
// \reg_bank|registers[27][14]~feeder_combout  = ( \ULA|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[27][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[27][14]~feeder .extended_lut = "off";
defparam \reg_bank|registers[27][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[27][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N32
dffeas \reg_bank|registers[27][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[27][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N42
cyclonev_lcell_comb \reg_bank|Mux49~3 (
// Equation(s):
// \reg_bank|Mux49~3_combout  = ( \reg_bank|registers[19][14]~q  & ( \reg_bank|registers[27][14]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & ((\reg_bank|registers[23][14]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[31][14]~q ))) ) ) ) # ( 
// !\reg_bank|registers[19][14]~q  & ( \reg_bank|registers[27][14]~q  & ( (!\rs2[2]~input_o  & (((\rs2[3]~input_o )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[23][14]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[31][14]~q )))) ) 
// ) ) # ( \reg_bank|registers[19][14]~q  & ( !\reg_bank|registers[27][14]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[23][14]~q ))) # (\rs2[3]~input_o  & 
// (\reg_bank|registers[31][14]~q )))) ) ) ) # ( !\reg_bank|registers[19][14]~q  & ( !\reg_bank|registers[27][14]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[23][14]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[31][14]~q )))) ) 
// ) )

	.dataa(!\reg_bank|registers[31][14]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[23][14]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[19][14]~q ),
	.dataf(!\reg_bank|registers[27][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux49~3 .extended_lut = "off";
defparam \reg_bank|Mux49~3 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \reg_bank|Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N8
dffeas \reg_bank|registers[30][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N2
dffeas \reg_bank|registers[26][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N18
cyclonev_lcell_comb \reg_bank|registers[18][14]~feeder (
// Equation(s):
// \reg_bank|registers[18][14]~feeder_combout  = ( \ULA|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][14]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N19
dffeas \reg_bank|registers[18][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N20
dffeas \reg_bank|registers[22][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N9
cyclonev_lcell_comb \reg_bank|Mux49~2 (
// Equation(s):
// \reg_bank|Mux49~2_combout  = ( \reg_bank|registers[18][14]~q  & ( \reg_bank|registers[22][14]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][14]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][14]~q ))) ) ) ) # ( 
// !\reg_bank|registers[18][14]~q  & ( \reg_bank|registers[22][14]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[26][14]~q )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[30][14]~q )))) ) ) ) # ( 
// \reg_bank|registers[18][14]~q  & ( !\reg_bank|registers[22][14]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[26][14]~q )))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & (\reg_bank|registers[30][14]~q ))) ) ) ) # ( 
// !\reg_bank|registers[18][14]~q  & ( !\reg_bank|registers[22][14]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][14]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][14]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[30][14]~q ),
	.datad(!\reg_bank|registers[26][14]~q ),
	.datae(!\reg_bank|registers[18][14]~q ),
	.dataf(!\reg_bank|registers[22][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux49~2 .extended_lut = "off";
defparam \reg_bank|Mux49~2 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_bank|Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N15
cyclonev_lcell_comb \reg_bank|registers[28][14]~feeder (
// Equation(s):
// \reg_bank|registers[28][14]~feeder_combout  = ( \ULA|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[28][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[28][14]~feeder .extended_lut = "off";
defparam \reg_bank|registers[28][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[28][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N17
dffeas \reg_bank|registers[28][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[28][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N29
dffeas \reg_bank|registers[16][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N38
dffeas \reg_bank|registers[24][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N39
cyclonev_lcell_comb \reg_bank|registers[20][14]~feeder (
// Equation(s):
// \reg_bank|registers[20][14]~feeder_combout  = ( \ULA|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][14]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N41
dffeas \reg_bank|registers[20][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N39
cyclonev_lcell_comb \reg_bank|Mux49~0 (
// Equation(s):
// \reg_bank|Mux49~0_combout  = ( \reg_bank|registers[24][14]~q  & ( \reg_bank|registers[20][14]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[16][14]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # 
// ((\reg_bank|registers[28][14]~q )))) ) ) ) # ( !\reg_bank|registers[24][14]~q  & ( \reg_bank|registers[20][14]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[16][14]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & 
// (\reg_bank|registers[28][14]~q ))) ) ) ) # ( \reg_bank|registers[24][14]~q  & ( !\reg_bank|registers[20][14]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & ((\reg_bank|registers[16][14]~q )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # 
// ((\reg_bank|registers[28][14]~q )))) ) ) ) # ( !\reg_bank|registers[24][14]~q  & ( !\reg_bank|registers[20][14]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & ((\reg_bank|registers[16][14]~q )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & 
// (\reg_bank|registers[28][14]~q ))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[28][14]~q ),
	.datad(!\reg_bank|registers[16][14]~q ),
	.datae(!\reg_bank|registers[24][14]~q ),
	.dataf(!\reg_bank|registers[20][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux49~0 .extended_lut = "off";
defparam \reg_bank|Mux49~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_bank|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N9
cyclonev_lcell_comb \reg_bank|Mux49~4 (
// Equation(s):
// \reg_bank|Mux49~4_combout  = ( \reg_bank|Mux49~2_combout  & ( \reg_bank|Mux49~0_combout  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & (\reg_bank|Mux49~1_combout )) # (\rs2[1]~input_o  & ((\reg_bank|Mux49~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux49~2_combout  & ( \reg_bank|Mux49~0_combout  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o )) # (\reg_bank|Mux49~1_combout ))) # (\rs2[1]~input_o  & (((\reg_bank|Mux49~3_combout  & \rs2[0]~input_o )))) ) ) ) # ( \reg_bank|Mux49~2_combout  & ( 
// !\reg_bank|Mux49~0_combout  & ( (!\rs2[1]~input_o  & (\reg_bank|Mux49~1_combout  & ((\rs2[0]~input_o )))) # (\rs2[1]~input_o  & (((!\rs2[0]~input_o ) # (\reg_bank|Mux49~3_combout )))) ) ) ) # ( !\reg_bank|Mux49~2_combout  & ( !\reg_bank|Mux49~0_combout  & 
// ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|Mux49~1_combout )) # (\rs2[1]~input_o  & ((\reg_bank|Mux49~3_combout ))))) ) ) )

	.dataa(!\reg_bank|Mux49~1_combout ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux49~3_combout ),
	.datad(!\rs2[0]~input_o ),
	.datae(!\reg_bank|Mux49~2_combout ),
	.dataf(!\reg_bank|Mux49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux49~4 .extended_lut = "off";
defparam \reg_bank|Mux49~4 .lut_mask = 64'h00473347CC47FF47;
defparam \reg_bank|Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N47
dffeas \reg_bank|registers[10][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N5
dffeas \reg_bank|registers[8][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N26
dffeas \reg_bank|registers[11][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N32
dffeas \reg_bank|registers[9][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N3
cyclonev_lcell_comb \reg_bank|Mux49~5 (
// Equation(s):
// \reg_bank|Mux49~5_combout  = ( \reg_bank|registers[11][14]~q  & ( \reg_bank|registers[9][14]~q  & ( ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][14]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][14]~q ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[11][14]~q  & ( \reg_bank|registers[9][14]~q  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o ) # (\reg_bank|registers[8][14]~q )))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][14]~q  & ((!\rs2[0]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[11][14]~q  & ( !\reg_bank|registers[9][14]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[8][14]~q  & !\rs2[0]~input_o )))) # (\rs2[1]~input_o  & (((\rs2[0]~input_o )) # (\reg_bank|registers[10][14]~q ))) ) ) ) # ( 
// !\reg_bank|registers[11][14]~q  & ( !\reg_bank|registers[9][14]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][14]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][14]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[10][14]~q ),
	.datac(!\reg_bank|registers[8][14]~q ),
	.datad(!\rs2[0]~input_o ),
	.datae(!\reg_bank|registers[11][14]~q ),
	.dataf(!\reg_bank|registers[9][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux49~5 .extended_lut = "off";
defparam \reg_bank|Mux49~5 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \reg_bank|Mux49~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N46
dffeas \reg_bank|registers[2][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N2
dffeas \reg_bank|registers[1][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N45
cyclonev_lcell_comb \reg_bank|Mux49~8 (
// Equation(s):
// \reg_bank|Mux49~8_combout  = ( \reg_bank|registers[1][14]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[2][14]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[3][14]~q )))) ) ) # ( 
// !\reg_bank|registers[1][14]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[2][14]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[3][14]~q )))) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[3][14]~q ),
	.datad(!\reg_bank|registers[2][14]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[1][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux49~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux49~8 .extended_lut = "off";
defparam \reg_bank|Mux49~8 .lut_mask = 64'h0145014523672367;
defparam \reg_bank|Mux49~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N50
dffeas \reg_bank|registers[14][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N14
dffeas \reg_bank|registers[15][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N19
dffeas \reg_bank|registers[12][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N50
dffeas \reg_bank|registers[13][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N51
cyclonev_lcell_comb \reg_bank|Mux49~6 (
// Equation(s):
// \reg_bank|Mux49~6_combout  = ( \reg_bank|registers[12][14]~q  & ( \reg_bank|registers[13][14]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[14][14]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][14]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][14]~q  & ( \reg_bank|registers[13][14]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[14][14]~q  & ((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|registers[15][14]~q )))) ) ) ) # ( 
// \reg_bank|registers[12][14]~q  & ( !\reg_bank|registers[13][14]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[14][14]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[15][14]~q  & \rs2[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[12][14]~q  & ( !\reg_bank|registers[13][14]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[14][14]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][14]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[14][14]~q ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[15][14]~q ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[12][14]~q ),
	.dataf(!\reg_bank|registers[13][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux49~6 .extended_lut = "off";
defparam \reg_bank|Mux49~6 .lut_mask = 64'h0047CC473347FF47;
defparam \reg_bank|Mux49~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N14
dffeas \reg_bank|registers[6][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N20
dffeas \reg_bank|registers[5][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N47
dffeas \reg_bank|registers[7][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N54
cyclonev_lcell_comb \reg_bank|registers[4][14]~feeder (
// Equation(s):
// \reg_bank|registers[4][14]~feeder_combout  = ( \ULA|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[4][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[4][14]~feeder .extended_lut = "off";
defparam \reg_bank|registers[4][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[4][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N55
dffeas \reg_bank|registers[4][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N21
cyclonev_lcell_comb \reg_bank|Mux49~7 (
// Equation(s):
// \reg_bank|Mux49~7_combout  = ( \reg_bank|registers[7][14]~q  & ( \reg_bank|registers[4][14]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|registers[5][14]~q )))) # (\rs2[1]~input_o  & (((\reg_bank|registers[6][14]~q )) # (\rs2[0]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[7][14]~q  & ( \reg_bank|registers[4][14]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|registers[5][14]~q )))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[6][14]~q ))) ) ) ) # ( 
// \reg_bank|registers[7][14]~q  & ( !\reg_bank|registers[4][14]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & ((\reg_bank|registers[5][14]~q )))) # (\rs2[1]~input_o  & (((\reg_bank|registers[6][14]~q )) # (\rs2[0]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[7][14]~q  & ( !\reg_bank|registers[4][14]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & ((\reg_bank|registers[5][14]~q )))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[6][14]~q ))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[6][14]~q ),
	.datad(!\reg_bank|registers[5][14]~q ),
	.datae(!\reg_bank|registers[7][14]~q ),
	.dataf(!\reg_bank|registers[4][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux49~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux49~7 .extended_lut = "off";
defparam \reg_bank|Mux49~7 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux49~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N48
cyclonev_lcell_comb \reg_bank|Mux49~9 (
// Equation(s):
// \reg_bank|Mux49~9_combout  = ( \reg_bank|Mux49~6_combout  & ( \reg_bank|Mux49~7_combout  & ( ((!\rs2[3]~input_o  & ((\reg_bank|Mux49~8_combout ))) # (\rs2[3]~input_o  & (\reg_bank|Mux49~5_combout ))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux49~6_combout  & ( \reg_bank|Mux49~7_combout  & ( (!\rs2[3]~input_o  & (((\reg_bank|Mux49~8_combout )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|Mux49~5_combout ))) ) ) ) # ( \reg_bank|Mux49~6_combout  & ( 
// !\reg_bank|Mux49~7_combout  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & ((\reg_bank|Mux49~8_combout )))) # (\rs2[3]~input_o  & (((\reg_bank|Mux49~5_combout )) # (\rs2[2]~input_o ))) ) ) ) # ( !\reg_bank|Mux49~6_combout  & ( !\reg_bank|Mux49~7_combout  & 
// ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|Mux49~8_combout ))) # (\rs2[3]~input_o  & (\reg_bank|Mux49~5_combout )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux49~5_combout ),
	.datad(!\reg_bank|Mux49~8_combout ),
	.datae(!\reg_bank|Mux49~6_combout ),
	.dataf(!\reg_bank|Mux49~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux49~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux49~9 .extended_lut = "off";
defparam \reg_bank|Mux49~9 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_bank|Mux49~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N9
cyclonev_lcell_comb \reg_bank|Mux49~10 (
// Equation(s):
// \reg_bank|Mux49~10_combout  = ( \reg_bank|Mux49~4_combout  & ( \reg_bank|Mux49~9_combout  ) ) # ( !\reg_bank|Mux49~4_combout  & ( \reg_bank|Mux49~9_combout  & ( !\rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux49~4_combout  & ( !\reg_bank|Mux49~9_combout  & ( 
// \rs2[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux49~4_combout ),
	.dataf(!\reg_bank|Mux49~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux49~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux49~10 .extended_lut = "off";
defparam \reg_bank|Mux49~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_bank|Mux49~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N3
cyclonev_lcell_comb \reg_bank|Mux17~2 (
// Equation(s):
// \reg_bank|Mux17~2_combout  = ( \reg_bank|registers[18][14]~q  & ( \reg_bank|registers[22][14]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][14]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][14]~q ))) ) ) ) # ( 
// !\reg_bank|registers[18][14]~q  & ( \reg_bank|registers[22][14]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][14]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][14]~q )))) ) ) ) 
// # ( \reg_bank|registers[18][14]~q  & ( !\reg_bank|registers[22][14]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][14]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][14]~q )))) 
// ) ) ) # ( !\reg_bank|registers[18][14]~q  & ( !\reg_bank|registers[22][14]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][14]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][14]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[30][14]~q ),
	.datad(!\reg_bank|registers[26][14]~q ),
	.datae(!\reg_bank|registers[18][14]~q ),
	.dataf(!\reg_bank|registers[22][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux17~2 .extended_lut = "off";
defparam \reg_bank|Mux17~2 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_bank|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N9
cyclonev_lcell_comb \reg_bank|Mux17~1 (
// Equation(s):
// \reg_bank|Mux17~1_combout  = ( \reg_bank|registers[17][14]~q  & ( \reg_bank|registers[29][14]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )) # (\reg_bank|registers[21][14]~q ))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o ) # 
// (\reg_bank|registers[25][14]~q )))) ) ) ) # ( !\reg_bank|registers[17][14]~q  & ( \reg_bank|registers[29][14]~q  & ( (!\rs1[3]~input_o  & (\reg_bank|registers[21][14]~q  & ((\rs1[2]~input_o )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o ) # 
// (\reg_bank|registers[25][14]~q )))) ) ) ) # ( \reg_bank|registers[17][14]~q  & ( !\reg_bank|registers[29][14]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )) # (\reg_bank|registers[21][14]~q ))) # (\rs1[3]~input_o  & (((\reg_bank|registers[25][14]~q  & 
// !\rs1[2]~input_o )))) ) ) ) # ( !\reg_bank|registers[17][14]~q  & ( !\reg_bank|registers[29][14]~q  & ( (!\rs1[3]~input_o  & (\reg_bank|registers[21][14]~q  & ((\rs1[2]~input_o )))) # (\rs1[3]~input_o  & (((\reg_bank|registers[25][14]~q  & 
// !\rs1[2]~input_o )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|registers[21][14]~q ),
	.datac(!\reg_bank|registers[25][14]~q ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\reg_bank|registers[17][14]~q ),
	.dataf(!\reg_bank|registers[29][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux17~1 .extended_lut = "off";
defparam \reg_bank|Mux17~1 .lut_mask = 64'h0522AF220577AF77;
defparam \reg_bank|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N15
cyclonev_lcell_comb \reg_bank|Mux17~3 (
// Equation(s):
// \reg_bank|Mux17~3_combout  = ( \reg_bank|registers[31][14]~q  & ( \reg_bank|registers[19][14]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # (\reg_bank|registers[27][14]~q )))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o )) # 
// (\reg_bank|registers[23][14]~q ))) ) ) ) # ( !\reg_bank|registers[31][14]~q  & ( \reg_bank|registers[19][14]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # (\reg_bank|registers[27][14]~q )))) # (\rs1[2]~input_o  & (\reg_bank|registers[23][14]~q  & 
// ((!\rs1[3]~input_o )))) ) ) ) # ( \reg_bank|registers[31][14]~q  & ( !\reg_bank|registers[19][14]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[27][14]~q  & \rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o )) # 
// (\reg_bank|registers[23][14]~q ))) ) ) ) # ( !\reg_bank|registers[31][14]~q  & ( !\reg_bank|registers[19][14]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[27][14]~q  & \rs1[3]~input_o )))) # (\rs1[2]~input_o  & (\reg_bank|registers[23][14]~q  & 
// ((!\rs1[3]~input_o )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[23][14]~q ),
	.datac(!\reg_bank|registers[27][14]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[31][14]~q ),
	.dataf(!\reg_bank|registers[19][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux17~3 .extended_lut = "off";
defparam \reg_bank|Mux17~3 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \reg_bank|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N24
cyclonev_lcell_comb \reg_bank|Mux17~0 (
// Equation(s):
// \reg_bank|Mux17~0_combout  = ( \reg_bank|registers[24][14]~q  & ( \reg_bank|registers[20][14]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[16][14]~q )) # (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # 
// ((\reg_bank|registers[28][14]~q )))) ) ) ) # ( !\reg_bank|registers[24][14]~q  & ( \reg_bank|registers[20][14]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[16][14]~q ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # 
// ((\reg_bank|registers[28][14]~q )))) ) ) ) # ( \reg_bank|registers[24][14]~q  & ( !\reg_bank|registers[20][14]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[16][14]~q )) # (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & 
// ((\reg_bank|registers[28][14]~q )))) ) ) ) # ( !\reg_bank|registers[24][14]~q  & ( !\reg_bank|registers[20][14]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[16][14]~q ))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & 
// ((\reg_bank|registers[28][14]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[16][14]~q ),
	.datad(!\reg_bank|registers[28][14]~q ),
	.datae(!\reg_bank|registers[24][14]~q ),
	.dataf(!\reg_bank|registers[20][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux17~0 .extended_lut = "off";
defparam \reg_bank|Mux17~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_bank|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N18
cyclonev_lcell_comb \reg_bank|Mux17~4 (
// Equation(s):
// \reg_bank|Mux17~4_combout  = ( \reg_bank|Mux17~3_combout  & ( \reg_bank|Mux17~0_combout  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|Mux17~2_combout )))) # (\rs1[0]~input_o  & (((\reg_bank|Mux17~1_combout )) # (\rs1[1]~input_o ))) ) ) ) # 
// ( !\reg_bank|Mux17~3_combout  & ( \reg_bank|Mux17~0_combout  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|Mux17~2_combout )))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & ((\reg_bank|Mux17~1_combout )))) ) ) ) # ( \reg_bank|Mux17~3_combout  
// & ( !\reg_bank|Mux17~0_combout  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & (\reg_bank|Mux17~2_combout ))) # (\rs1[0]~input_o  & (((\reg_bank|Mux17~1_combout )) # (\rs1[1]~input_o ))) ) ) ) # ( !\reg_bank|Mux17~3_combout  & ( !\reg_bank|Mux17~0_combout  
// & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & (\reg_bank|Mux17~2_combout ))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & ((\reg_bank|Mux17~1_combout )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|Mux17~2_combout ),
	.datad(!\reg_bank|Mux17~1_combout ),
	.datae(!\reg_bank|Mux17~3_combout ),
	.dataf(!\reg_bank|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux17~4 .extended_lut = "off";
defparam \reg_bank|Mux17~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_bank|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N42
cyclonev_lcell_comb \ULA|Add0~57 (
// Equation(s):
// \ULA|Add0~57_sumout  = SUM(( \reg_bank|Mux49~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux17~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux17~4_combout )) ) + ( \ULA|Add0~54  ))
// \ULA|Add0~58  = CARRY(( \reg_bank|Mux49~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux17~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux17~4_combout )) ) + ( \ULA|Add0~54  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux17~4_combout ),
	.datad(!\reg_bank|Mux49~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux17~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~57_sumout ),
	.cout(\ULA|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~57 .extended_lut = "off";
defparam \ULA|Add0~57 .lut_mask = 64'h0000FA50000000FF;
defparam \ULA|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \ULA|Mux17~0 (
// Equation(s):
// \ULA|Mux17~0_combout  = ( \reg_bank|Mux17~10_combout  & ( \ULA|Add0~57_sumout  & ( ((!\sel[0]~input_o ) # (\sel[1]~input_o )) # (\reg_bank|Mux49~10_combout ) ) ) ) # ( !\reg_bank|Mux17~10_combout  & ( \ULA|Add0~57_sumout  & ( (!\sel[0]~input_o  & 
// ((!\sel[1]~input_o ) # (\reg_bank|Mux49~10_combout ))) ) ) ) # ( \reg_bank|Mux17~10_combout  & ( !\ULA|Add0~57_sumout  & ( ((\reg_bank|Mux49~10_combout  & \sel[0]~input_o )) # (\sel[1]~input_o ) ) ) ) # ( !\reg_bank|Mux17~10_combout  & ( 
// !\ULA|Add0~57_sumout  & ( (\reg_bank|Mux49~10_combout  & (!\sel[0]~input_o  & \sel[1]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Mux49~10_combout ),
	.datac(!\sel[0]~input_o ),
	.datad(!\sel[1]~input_o ),
	.datae(!\reg_bank|Mux17~10_combout ),
	.dataf(!\ULA|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux17~0 .extended_lut = "off";
defparam \ULA|Mux17~0 .lut_mask = 64'h003003FFF030F3FF;
defparam \ULA|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N53
dffeas \reg_bank|registers[3][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][14] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N54
cyclonev_lcell_comb \reg_bank|Mux17~6 (
// Equation(s):
// \reg_bank|Mux17~6_combout  = ( \reg_bank|registers[1][14]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & ((\reg_bank|registers[2][14]~q )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|registers[3][14]~q )))) ) ) # ( 
// !\reg_bank|registers[1][14]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[2][14]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[3][14]~q )))) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[3][14]~q ),
	.datad(!\reg_bank|registers[2][14]~q ),
	.datae(!\reg_bank|registers[1][14]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux17~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux17~6 .extended_lut = "off";
defparam \reg_bank|Mux17~6 .lut_mask = 64'h0123456701234567;
defparam \reg_bank|Mux17~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N45
cyclonev_lcell_comb \reg_bank|Mux17~8 (
// Equation(s):
// \reg_bank|Mux17~8_combout  = ( \reg_bank|registers[6][14]~q  & ( \reg_bank|registers[4][14]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & ((\reg_bank|registers[5][14]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][14]~q ))) ) ) ) # ( 
// !\reg_bank|registers[6][14]~q  & ( \reg_bank|registers[4][14]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[5][14]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][14]~q )))) ) ) 
// ) # ( \reg_bank|registers[6][14]~q  & ( !\reg_bank|registers[4][14]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[5][14]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][14]~q )))) 
// ) ) ) # ( !\reg_bank|registers[6][14]~q  & ( !\reg_bank|registers[4][14]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[5][14]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][14]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[7][14]~q ),
	.datac(!\reg_bank|registers[5][14]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[6][14]~q ),
	.dataf(!\reg_bank|registers[4][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux17~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux17~8 .extended_lut = "off";
defparam \reg_bank|Mux17~8 .lut_mask = 64'h051105BBAF11AFBB;
defparam \reg_bank|Mux17~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N27
cyclonev_lcell_comb \reg_bank|Mux17~5 (
// Equation(s):
// \reg_bank|Mux17~5_combout  = ( \reg_bank|registers[8][14]~q  & ( \reg_bank|registers[10][14]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & (\reg_bank|registers[9][14]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[11][14]~q )))) ) ) ) # ( 
// !\reg_bank|registers[8][14]~q  & ( \reg_bank|registers[10][14]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[9][14]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[11][14]~q ))))) ) ) 
// ) # ( \reg_bank|registers[8][14]~q  & ( !\reg_bank|registers[10][14]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[9][14]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[11][14]~q 
// ))))) ) ) ) # ( !\reg_bank|registers[8][14]~q  & ( !\reg_bank|registers[10][14]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[9][14]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[11][14]~q ))))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[9][14]~q ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[11][14]~q ),
	.datae(!\reg_bank|registers[8][14]~q ),
	.dataf(!\reg_bank|registers[10][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux17~5 .extended_lut = "off";
defparam \reg_bank|Mux17~5 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \reg_bank|Mux17~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \reg_bank|Mux17~7 (
// Equation(s):
// \reg_bank|Mux17~7_combout  = ( \reg_bank|registers[14][14]~q  & ( \reg_bank|registers[13][14]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o )) # (\reg_bank|registers[12][14]~q ))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o ) # 
// (\reg_bank|registers[15][14]~q )))) ) ) ) # ( !\reg_bank|registers[14][14]~q  & ( \reg_bank|registers[13][14]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o )) # (\reg_bank|registers[12][14]~q ))) # (\rs1[1]~input_o  & (((\reg_bank|registers[15][14]~q  & 
// \rs1[0]~input_o )))) ) ) ) # ( \reg_bank|registers[14][14]~q  & ( !\reg_bank|registers[13][14]~q  & ( (!\rs1[1]~input_o  & (\reg_bank|registers[12][14]~q  & ((!\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o ) # 
// (\reg_bank|registers[15][14]~q )))) ) ) ) # ( !\reg_bank|registers[14][14]~q  & ( !\reg_bank|registers[13][14]~q  & ( (!\rs1[1]~input_o  & (\reg_bank|registers[12][14]~q  & ((!\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (((\reg_bank|registers[15][14]~q  & 
// \rs1[0]~input_o )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|registers[12][14]~q ),
	.datac(!\reg_bank|registers[15][14]~q ),
	.datad(!\rs1[0]~input_o ),
	.datae(!\reg_bank|registers[14][14]~q ),
	.dataf(!\reg_bank|registers[13][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux17~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux17~7 .extended_lut = "off";
defparam \reg_bank|Mux17~7 .lut_mask = 64'h2205770522AF77AF;
defparam \reg_bank|Mux17~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \reg_bank|Mux17~9 (
// Equation(s):
// \reg_bank|Mux17~9_combout  = ( \reg_bank|Mux17~5_combout  & ( \reg_bank|Mux17~7_combout  & ( ((!\rs1[2]~input_o  & (\reg_bank|Mux17~6_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux17~8_combout )))) # (\rs1[3]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux17~5_combout  & ( \reg_bank|Mux17~7_combout  & ( (!\rs1[2]~input_o  & (\reg_bank|Mux17~6_combout  & (!\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (((\reg_bank|Mux17~8_combout ) # (\rs1[3]~input_o )))) ) ) ) # ( \reg_bank|Mux17~5_combout  & ( 
// !\reg_bank|Mux17~7_combout  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o )) # (\reg_bank|Mux17~6_combout ))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o  & \reg_bank|Mux17~8_combout )))) ) ) ) # ( !\reg_bank|Mux17~5_combout  & ( !\reg_bank|Mux17~7_combout  & 
// ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux17~6_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux17~8_combout ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|Mux17~6_combout ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|Mux17~8_combout ),
	.datae(!\reg_bank|Mux17~5_combout ),
	.dataf(!\reg_bank|Mux17~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux17~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux17~9 .extended_lut = "off";
defparam \reg_bank|Mux17~9 .lut_mask = 64'h20702A7A25752F7F;
defparam \reg_bank|Mux17~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N39
cyclonev_lcell_comb \reg_bank|Mux17~10 (
// Equation(s):
// \reg_bank|Mux17~10_combout  = ( \reg_bank|Mux17~4_combout  & ( (\rs1[4]~input_o ) # (\reg_bank|Mux17~9_combout ) ) ) # ( !\reg_bank|Mux17~4_combout  & ( (\reg_bank|Mux17~9_combout  & !\rs1[4]~input_o ) ) )

	.dataa(!\reg_bank|Mux17~9_combout ),
	.datab(gnd),
	.datac(!\rs1[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_bank|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux17~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux17~10 .extended_lut = "off";
defparam \reg_bank|Mux17~10 .lut_mask = 64'h505050505F5F5F5F;
defparam \reg_bank|Mux17~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N8
dffeas \reg_bank|registers[14][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N1
dffeas \reg_bank|registers[13][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N14
dffeas \reg_bank|registers[15][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \reg_bank|registers[12][15]~feeder (
// Equation(s):
// \reg_bank|registers[12][15]~feeder_combout  = \ULA|Mux16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|Mux16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][15]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_bank|registers[12][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N28
dffeas \reg_bank|registers[12][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N57
cyclonev_lcell_comb \reg_bank|Mux48~7 (
// Equation(s):
// \reg_bank|Mux48~7_combout  = ( \reg_bank|registers[15][15]~q  & ( \reg_bank|registers[12][15]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[14][15]~q ))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o ) # 
// (\reg_bank|registers[13][15]~q )))) ) ) ) # ( !\reg_bank|registers[15][15]~q  & ( \reg_bank|registers[12][15]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[14][15]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[13][15]~q  & 
// !\rs2[1]~input_o )))) ) ) ) # ( \reg_bank|registers[15][15]~q  & ( !\reg_bank|registers[12][15]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[14][15]~q  & ((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o ) # 
// (\reg_bank|registers[13][15]~q )))) ) ) ) # ( !\reg_bank|registers[15][15]~q  & ( !\reg_bank|registers[12][15]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[14][15]~q  & ((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((\reg_bank|registers[13][15]~q  & 
// !\rs2[1]~input_o )))) ) ) )

	.dataa(!\reg_bank|registers[14][15]~q ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[13][15]~q ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[15][15]~q ),
	.dataf(!\reg_bank|registers[12][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux48~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux48~7 .extended_lut = "off";
defparam \reg_bank|Mux48~7 .lut_mask = 64'h03440377CF44CF77;
defparam \reg_bank|Mux48~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N14
dffeas \reg_bank|registers[10][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N51
cyclonev_lcell_comb \reg_bank|registers[8][15]~feeder (
// Equation(s):
// \reg_bank|registers[8][15]~feeder_combout  = ( \ULA|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][15]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N53
dffeas \reg_bank|registers[8][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N20
dffeas \reg_bank|registers[11][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N4
dffeas \reg_bank|registers[9][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N15
cyclonev_lcell_comb \reg_bank|Mux48~5 (
// Equation(s):
// \reg_bank|Mux48~5_combout  = ( \reg_bank|registers[11][15]~q  & ( \reg_bank|registers[9][15]~q  & ( ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][15]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][15]~q ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[11][15]~q  & ( \reg_bank|registers[9][15]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[8][15]~q )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[10][15]~q ))) ) ) ) # ( 
// \reg_bank|registers[11][15]~q  & ( !\reg_bank|registers[9][15]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[8][15]~q )))) # (\rs2[1]~input_o  & (((\reg_bank|registers[10][15]~q )) # (\rs2[0]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[11][15]~q  & ( !\reg_bank|registers[9][15]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][15]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][15]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[10][15]~q ),
	.datad(!\reg_bank|registers[8][15]~q ),
	.datae(!\reg_bank|registers[11][15]~q ),
	.dataf(!\reg_bank|registers[9][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux48~5 .extended_lut = "off";
defparam \reg_bank|Mux48~5 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_bank|Mux48~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N50
dffeas \reg_bank|registers[1][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N38
dffeas \reg_bank|registers[3][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \reg_bank|registers[2][15]~feeder (
// Equation(s):
// \reg_bank|registers[2][15]~feeder_combout  = ( \ULA|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[2][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[2][15]~feeder .extended_lut = "off";
defparam \reg_bank|registers[2][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[2][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N20
dffeas \reg_bank|registers[2][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N45
cyclonev_lcell_comb \reg_bank|Mux48~6 (
// Equation(s):
// \reg_bank|Mux48~6_combout  = ( \reg_bank|registers[3][15]~q  & ( \reg_bank|registers[2][15]~q  & ( ((\rs2[0]~input_o  & \reg_bank|registers[1][15]~q )) # (\rs2[1]~input_o ) ) ) ) # ( !\reg_bank|registers[3][15]~q  & ( \reg_bank|registers[2][15]~q  & ( 
// (!\rs2[1]~input_o  & (\rs2[0]~input_o  & \reg_bank|registers[1][15]~q )) # (\rs2[1]~input_o  & (!\rs2[0]~input_o )) ) ) ) # ( \reg_bank|registers[3][15]~q  & ( !\reg_bank|registers[2][15]~q  & ( (\rs2[0]~input_o  & ((\reg_bank|registers[1][15]~q ) # 
// (\rs2[1]~input_o ))) ) ) ) # ( !\reg_bank|registers[3][15]~q  & ( !\reg_bank|registers[2][15]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & \reg_bank|registers[1][15]~q )) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(gnd),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[1][15]~q ),
	.datae(!\reg_bank|registers[3][15]~q ),
	.dataf(!\reg_bank|registers[2][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux48~6 .extended_lut = "off";
defparam \reg_bank|Mux48~6 .lut_mask = 64'h000A050F505A555F;
defparam \reg_bank|Mux48~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \reg_bank|registers[6][15]~feeder (
// Equation(s):
// \reg_bank|registers[6][15]~feeder_combout  = ( \ULA|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[6][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[6][15]~feeder .extended_lut = "off";
defparam \reg_bank|registers[6][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[6][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N56
dffeas \reg_bank|registers[6][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \reg_bank|registers[5][15]~feeder (
// Equation(s):
// \reg_bank|registers[5][15]~feeder_combout  = ( \ULA|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[5][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[5][15]~feeder .extended_lut = "off";
defparam \reg_bank|registers[5][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[5][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N50
dffeas \reg_bank|registers[5][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N52
dffeas \reg_bank|registers[4][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N20
dffeas \reg_bank|registers[7][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N33
cyclonev_lcell_comb \reg_bank|Mux48~8 (
// Equation(s):
// \reg_bank|Mux48~8_combout  = ( \reg_bank|registers[4][15]~q  & ( \reg_bank|registers[7][15]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o ) # (\reg_bank|registers[5][15]~q )))) # (\rs2[1]~input_o  & (((\rs2[0]~input_o )) # (\reg_bank|registers[6][15]~q 
// ))) ) ) ) # ( !\reg_bank|registers[4][15]~q  & ( \reg_bank|registers[7][15]~q  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o  & \reg_bank|registers[5][15]~q )))) # (\rs2[1]~input_o  & (((\rs2[0]~input_o )) # (\reg_bank|registers[6][15]~q ))) ) ) ) # ( 
// \reg_bank|registers[4][15]~q  & ( !\reg_bank|registers[7][15]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o ) # (\reg_bank|registers[5][15]~q )))) # (\rs2[1]~input_o  & (\reg_bank|registers[6][15]~q  & (!\rs2[0]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[4][15]~q  & ( !\reg_bank|registers[7][15]~q  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o  & \reg_bank|registers[5][15]~q )))) # (\rs2[1]~input_o  & (\reg_bank|registers[6][15]~q  & (!\rs2[0]~input_o ))) ) ) )

	.dataa(!\reg_bank|registers[6][15]~q ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[5][15]~q ),
	.datae(!\reg_bank|registers[4][15]~q ),
	.dataf(!\reg_bank|registers[7][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux48~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux48~8 .extended_lut = "off";
defparam \reg_bank|Mux48~8 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \reg_bank|Mux48~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N3
cyclonev_lcell_comb \reg_bank|Mux48~9 (
// Equation(s):
// \reg_bank|Mux48~9_combout  = ( \reg_bank|Mux48~6_combout  & ( \reg_bank|Mux48~8_combout  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|Mux48~5_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux48~7_combout ))) ) ) ) # ( 
// !\reg_bank|Mux48~6_combout  & ( \reg_bank|Mux48~8_combout  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|Mux48~5_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux48~7_combout )))) ) ) ) # ( 
// \reg_bank|Mux48~6_combout  & ( !\reg_bank|Mux48~8_combout  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|Mux48~5_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux48~7_combout )))) ) ) ) # ( 
// !\reg_bank|Mux48~6_combout  & ( !\reg_bank|Mux48~8_combout  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|Mux48~5_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux48~7_combout )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\reg_bank|Mux48~7_combout ),
	.datac(!\reg_bank|Mux48~5_combout ),
	.datad(!\rs2[2]~input_o ),
	.datae(!\reg_bank|Mux48~6_combout ),
	.dataf(!\reg_bank|Mux48~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux48~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux48~9 .extended_lut = "off";
defparam \reg_bank|Mux48~9 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \reg_bank|Mux48~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N9
cyclonev_lcell_comb \reg_bank|registers[30][15]~feeder (
// Equation(s):
// \reg_bank|registers[30][15]~feeder_combout  = ( \ULA|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[30][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[30][15]~feeder .extended_lut = "off";
defparam \reg_bank|registers[30][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[30][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N11
dffeas \reg_bank|registers[30][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[30][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N42
cyclonev_lcell_comb \reg_bank|registers[22][15]~feeder (
// Equation(s):
// \reg_bank|registers[22][15]~feeder_combout  = ( \ULA|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][15]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N44
dffeas \reg_bank|registers[22][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N21
cyclonev_lcell_comb \reg_bank|registers[18][15]~feeder (
// Equation(s):
// \reg_bank|registers[18][15]~feeder_combout  = ( \ULA|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][15]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N23
dffeas \reg_bank|registers[18][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N26
dffeas \reg_bank|registers[26][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N36
cyclonev_lcell_comb \reg_bank|Mux48~2 (
// Equation(s):
// \reg_bank|Mux48~2_combout  = ( \reg_bank|registers[18][15]~q  & ( \reg_bank|registers[26][15]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & ((\reg_bank|registers[22][15]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[30][15]~q ))) ) ) ) # ( 
// !\reg_bank|registers[18][15]~q  & ( \reg_bank|registers[26][15]~q  & ( (!\rs2[2]~input_o  & (((\rs2[3]~input_o )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[22][15]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[30][15]~q )))) ) 
// ) ) # ( \reg_bank|registers[18][15]~q  & ( !\reg_bank|registers[26][15]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[22][15]~q ))) # (\rs2[3]~input_o  & 
// (\reg_bank|registers[30][15]~q )))) ) ) ) # ( !\reg_bank|registers[18][15]~q  & ( !\reg_bank|registers[26][15]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[22][15]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[30][15]~q )))) ) 
// ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[30][15]~q ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[22][15]~q ),
	.datae(!\reg_bank|registers[18][15]~q ),
	.dataf(!\reg_bank|registers[26][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux48~2 .extended_lut = "off";
defparam \reg_bank|Mux48~2 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \reg_bank|Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N59
dffeas \reg_bank|registers[24][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N2
dffeas \reg_bank|registers[28][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N26
dffeas \reg_bank|registers[16][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N21
cyclonev_lcell_comb \reg_bank|registers[20][15]~feeder (
// Equation(s):
// \reg_bank|registers[20][15]~feeder_combout  = ( \ULA|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][15]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N23
dffeas \reg_bank|registers[20][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \reg_bank|Mux48~0 (
// Equation(s):
// \reg_bank|Mux48~0_combout  = ( \reg_bank|registers[16][15]~q  & ( \reg_bank|registers[20][15]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[24][15]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][15]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][15]~q  & ( \reg_bank|registers[20][15]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & (\reg_bank|registers[24][15]~q ))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[28][15]~q )))) ) ) ) # ( 
// \reg_bank|registers[16][15]~q  & ( !\reg_bank|registers[20][15]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[24][15]~q )))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[28][15]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][15]~q  & ( !\reg_bank|registers[20][15]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[24][15]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][15]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[24][15]~q ),
	.datad(!\reg_bank|registers[28][15]~q ),
	.datae(!\reg_bank|registers[16][15]~q ),
	.dataf(!\reg_bank|registers[20][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux48~0 .extended_lut = "off";
defparam \reg_bank|Mux48~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N32
dffeas \reg_bank|registers[25][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N29
dffeas \reg_bank|registers[17][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N53
dffeas \reg_bank|registers[21][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N9
cyclonev_lcell_comb \reg_bank|Mux48~1 (
// Equation(s):
// \reg_bank|Mux48~1_combout  = ( \reg_bank|registers[17][15]~q  & ( \reg_bank|registers[21][15]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|registers[25][15]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][15]~q ))) ) ) ) # ( 
// !\reg_bank|registers[17][15]~q  & ( \reg_bank|registers[21][15]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[25][15]~q  & \rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[29][15]~q ))) ) ) ) # ( 
// \reg_bank|registers[17][15]~q  & ( !\reg_bank|registers[21][15]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[25][15]~q )))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][15]~q  & ((\rs2[3]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[17][15]~q  & ( !\reg_bank|registers[21][15]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[25][15]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][15]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[29][15]~q ),
	.datac(!\reg_bank|registers[25][15]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[17][15]~q ),
	.dataf(!\reg_bank|registers[21][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux48~1 .extended_lut = "off";
defparam \reg_bank|Mux48~1 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \reg_bank|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N17
dffeas \reg_bank|registers[19][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N50
dffeas \reg_bank|registers[27][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N56
dffeas \reg_bank|registers[31][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N40
dffeas \reg_bank|registers[23][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N57
cyclonev_lcell_comb \reg_bank|Mux48~3 (
// Equation(s):
// \reg_bank|Mux48~3_combout  = ( \reg_bank|registers[31][15]~q  & ( \reg_bank|registers[23][15]~q  & ( ((!\rs2[3]~input_o  & (\reg_bank|registers[19][15]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[27][15]~q )))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[31][15]~q  & ( \reg_bank|registers[23][15]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[19][15]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o  & ((\reg_bank|registers[27][15]~q )))) ) ) ) # ( 
// \reg_bank|registers[31][15]~q  & ( !\reg_bank|registers[23][15]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[19][15]~q ))) # (\rs2[3]~input_o  & (((\reg_bank|registers[27][15]~q )) # (\rs2[2]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[31][15]~q  & ( !\reg_bank|registers[23][15]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[19][15]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[27][15]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[19][15]~q ),
	.datad(!\reg_bank|registers[27][15]~q ),
	.datae(!\reg_bank|registers[31][15]~q ),
	.dataf(!\reg_bank|registers[23][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux48~3 .extended_lut = "off";
defparam \reg_bank|Mux48~3 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N30
cyclonev_lcell_comb \reg_bank|Mux48~4 (
// Equation(s):
// \reg_bank|Mux48~4_combout  = ( \reg_bank|Mux48~1_combout  & ( \reg_bank|Mux48~3_combout  & ( ((!\rs2[1]~input_o  & ((\reg_bank|Mux48~0_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux48~2_combout ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux48~1_combout  & ( \reg_bank|Mux48~3_combout  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux48~0_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux48~2_combout )))) # (\rs2[0]~input_o  & (\rs2[1]~input_o )) ) ) ) # ( 
// \reg_bank|Mux48~1_combout  & ( !\reg_bank|Mux48~3_combout  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux48~0_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux48~2_combout )))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o )) ) ) ) # ( 
// !\reg_bank|Mux48~1_combout  & ( !\reg_bank|Mux48~3_combout  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux48~0_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux48~2_combout )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux48~2_combout ),
	.datad(!\reg_bank|Mux48~0_combout ),
	.datae(!\reg_bank|Mux48~1_combout ),
	.dataf(!\reg_bank|Mux48~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux48~4 .extended_lut = "off";
defparam \reg_bank|Mux48~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_bank|Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N6
cyclonev_lcell_comb \reg_bank|Mux48~10 (
// Equation(s):
// \reg_bank|Mux48~10_combout  = ( \reg_bank|Mux48~4_combout  & ( (\reg_bank|Mux48~9_combout ) # (\rs2[4]~input_o ) ) ) # ( !\reg_bank|Mux48~4_combout  & ( (!\rs2[4]~input_o  & \reg_bank|Mux48~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(!\reg_bank|Mux48~9_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux48~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux48~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux48~10 .extended_lut = "off";
defparam \reg_bank|Mux48~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \reg_bank|Mux48~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N45
cyclonev_lcell_comb \reg_bank|Mux16~6 (
// Equation(s):
// \reg_bank|Mux16~6_combout  = ( \reg_bank|registers[3][15]~q  & ( \reg_bank|registers[1][15]~q  & ( ((\rs1[1]~input_o  & \reg_bank|registers[2][15]~q )) # (\rs1[0]~input_o ) ) ) ) # ( !\reg_bank|registers[3][15]~q  & ( \reg_bank|registers[1][15]~q  & ( 
// (!\rs1[0]~input_o  & (\rs1[1]~input_o  & \reg_bank|registers[2][15]~q )) # (\rs1[0]~input_o  & (!\rs1[1]~input_o )) ) ) ) # ( \reg_bank|registers[3][15]~q  & ( !\reg_bank|registers[1][15]~q  & ( (\rs1[1]~input_o  & ((\reg_bank|registers[2][15]~q ) # 
// (\rs1[0]~input_o ))) ) ) ) # ( !\reg_bank|registers[3][15]~q  & ( !\reg_bank|registers[1][15]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & \reg_bank|registers[2][15]~q )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(gnd),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[2][15]~q ),
	.datae(!\reg_bank|registers[3][15]~q ),
	.dataf(!\reg_bank|registers[1][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux16~6 .extended_lut = "off";
defparam \reg_bank|Mux16~6 .lut_mask = 64'h000A050F505A555F;
defparam \reg_bank|Mux16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \reg_bank|Mux16~5 (
// Equation(s):
// \reg_bank|Mux16~5_combout  = ( \reg_bank|registers[10][15]~q  & ( \reg_bank|registers[11][15]~q  & ( ((!\rs1[0]~input_o  & (\reg_bank|registers[8][15]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][15]~q )))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[10][15]~q  & ( \reg_bank|registers[11][15]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[8][15]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][15]~q ))))) # (\rs1[1]~input_o  & (\rs1[0]~input_o )) ) ) ) # 
// ( \reg_bank|registers[10][15]~q  & ( !\reg_bank|registers[11][15]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[8][15]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][15]~q ))))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o )) ) ) 
// ) # ( !\reg_bank|registers[10][15]~q  & ( !\reg_bank|registers[11][15]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[8][15]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][15]~q ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[8][15]~q ),
	.datad(!\reg_bank|registers[9][15]~q ),
	.datae(!\reg_bank|registers[10][15]~q ),
	.dataf(!\reg_bank|registers[11][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux16~5 .extended_lut = "off";
defparam \reg_bank|Mux16~5 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_bank|Mux16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N15
cyclonev_lcell_comb \reg_bank|Mux16~7 (
// Equation(s):
// \reg_bank|Mux16~7_combout  = ( \reg_bank|registers[13][15]~q  & ( \reg_bank|registers[15][15]~q  & ( ((!\rs1[1]~input_o  & ((\reg_bank|registers[12][15]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[14][15]~q ))) # (\rs1[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[13][15]~q  & ( \reg_bank|registers[15][15]~q  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|registers[12][15]~q )))) # (\rs1[1]~input_o  & (((\reg_bank|registers[14][15]~q )) # (\rs1[0]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[13][15]~q  & ( !\reg_bank|registers[15][15]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[12][15]~q )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|registers[14][15]~q ))) ) ) ) # ( 
// !\reg_bank|registers[13][15]~q  & ( !\reg_bank|registers[15][15]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[12][15]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[14][15]~q )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[14][15]~q ),
	.datad(!\reg_bank|registers[12][15]~q ),
	.datae(!\reg_bank|registers[13][15]~q ),
	.dataf(!\reg_bank|registers[15][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux16~7 .extended_lut = "off";
defparam \reg_bank|Mux16~7 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg_bank|Mux16~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \reg_bank|Mux16~8 (
// Equation(s):
// \reg_bank|Mux16~8_combout  = ( \reg_bank|registers[6][15]~q  & ( \reg_bank|registers[7][15]~q  & ( ((!\rs1[0]~input_o  & ((\reg_bank|registers[4][15]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][15]~q ))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[6][15]~q  & ( \reg_bank|registers[7][15]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[4][15]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][15]~q )))) # (\rs1[1]~input_o  & (((\rs1[0]~input_o )))) ) ) ) 
// # ( \reg_bank|registers[6][15]~q  & ( !\reg_bank|registers[7][15]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[4][15]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][15]~q )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[6][15]~q  & ( !\reg_bank|registers[7][15]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[4][15]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][15]~q )))) ) ) )

	.dataa(!\reg_bank|registers[5][15]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[4][15]~q ),
	.datae(!\reg_bank|registers[6][15]~q ),
	.dataf(!\reg_bank|registers[7][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux16~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux16~8 .extended_lut = "off";
defparam \reg_bank|Mux16~8 .lut_mask = 64'h04C434F407C737F7;
defparam \reg_bank|Mux16~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N27
cyclonev_lcell_comb \reg_bank|Mux16~9 (
// Equation(s):
// \reg_bank|Mux16~9_combout  = ( \reg_bank|Mux16~7_combout  & ( \reg_bank|Mux16~8_combout  & ( ((!\rs1[3]~input_o  & (\reg_bank|Mux16~6_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux16~5_combout )))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux16~7_combout  & ( \reg_bank|Mux16~8_combout  & ( (!\rs1[3]~input_o  & (((\reg_bank|Mux16~6_combout )) # (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & ((\reg_bank|Mux16~5_combout )))) ) ) ) # ( \reg_bank|Mux16~7_combout  & ( 
// !\reg_bank|Mux16~8_combout  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|Mux16~6_combout ))) # (\rs1[3]~input_o  & (((\reg_bank|Mux16~5_combout )) # (\rs1[2]~input_o ))) ) ) ) # ( !\reg_bank|Mux16~7_combout  & ( !\reg_bank|Mux16~8_combout  & ( 
// (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|Mux16~6_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux16~5_combout ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|Mux16~6_combout ),
	.datad(!\reg_bank|Mux16~5_combout ),
	.datae(!\reg_bank|Mux16~7_combout ),
	.dataf(!\reg_bank|Mux16~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux16~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux16~9 .extended_lut = "off";
defparam \reg_bank|Mux16~9 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N45
cyclonev_lcell_comb \ULA|Add0~61 (
// Equation(s):
// \ULA|Add0~61_sumout  = SUM(( \reg_bank|Mux48~10_combout  ) + ( (!\rs1[4]~input_o  & (\reg_bank|Mux16~9_combout )) # (\rs1[4]~input_o  & ((\reg_bank|Mux16~4_combout ))) ) + ( \ULA|Add0~58  ))
// \ULA|Add0~62  = CARRY(( \reg_bank|Mux48~10_combout  ) + ( (!\rs1[4]~input_o  & (\reg_bank|Mux16~9_combout )) # (\rs1[4]~input_o  & ((\reg_bank|Mux16~4_combout ))) ) + ( \ULA|Add0~58  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(!\reg_bank|Mux16~9_combout ),
	.datac(!\reg_bank|Mux16~4_combout ),
	.datad(!\reg_bank|Mux48~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~61_sumout ),
	.cout(\ULA|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~61 .extended_lut = "off";
defparam \ULA|Add0~61 .lut_mask = 64'h0000D8D8000000FF;
defparam \ULA|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N0
cyclonev_lcell_comb \ULA|Mux16~0 (
// Equation(s):
// \ULA|Mux16~0_combout  = ( \reg_bank|Mux16~10_combout  & ( ((!\sel[0]~input_o  & ((\ULA|Add0~61_sumout ))) # (\sel[0]~input_o  & (\reg_bank|Mux48~10_combout ))) # (\sel[1]~input_o ) ) ) # ( !\reg_bank|Mux16~10_combout  & ( (!\sel[0]~input_o  & 
// ((!\sel[1]~input_o  & ((\ULA|Add0~61_sumout ))) # (\sel[1]~input_o  & (\reg_bank|Mux48~10_combout )))) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\reg_bank|Mux48~10_combout ),
	.datad(!\ULA|Add0~61_sumout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux16~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux16~0 .extended_lut = "off";
defparam \ULA|Mux16~0 .lut_mask = 64'h048C048C57DF57DF;
defparam \ULA|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N8
dffeas \reg_bank|registers[29][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][15] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \reg_bank|Mux16~1 (
// Equation(s):
// \reg_bank|Mux16~1_combout  = ( \rs1[2]~input_o  & ( \reg_bank|registers[21][15]~q  & ( (!\rs1[3]~input_o ) # (\reg_bank|registers[29][15]~q ) ) ) ) # ( !\rs1[2]~input_o  & ( \reg_bank|registers[21][15]~q  & ( (!\rs1[3]~input_o  & 
// ((\reg_bank|registers[17][15]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][15]~q )) ) ) ) # ( \rs1[2]~input_o  & ( !\reg_bank|registers[21][15]~q  & ( (\rs1[3]~input_o  & \reg_bank|registers[29][15]~q ) ) ) ) # ( !\rs1[2]~input_o  & ( 
// !\reg_bank|registers[21][15]~q  & ( (!\rs1[3]~input_o  & ((\reg_bank|registers[17][15]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][15]~q )) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|registers[29][15]~q ),
	.datac(!\reg_bank|registers[25][15]~q ),
	.datad(!\reg_bank|registers[17][15]~q ),
	.datae(!\rs1[2]~input_o ),
	.dataf(!\reg_bank|registers[21][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux16~1 .extended_lut = "off";
defparam \reg_bank|Mux16~1 .lut_mask = 64'h05AF111105AFBBBB;
defparam \reg_bank|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \reg_bank|Mux16~0 (
// Equation(s):
// \reg_bank|Mux16~0_combout  = ( \reg_bank|registers[28][15]~q  & ( \rs1[3]~input_o  & ( (\rs1[2]~input_o ) # (\reg_bank|registers[24][15]~q ) ) ) ) # ( !\reg_bank|registers[28][15]~q  & ( \rs1[3]~input_o  & ( (\reg_bank|registers[24][15]~q  & 
// !\rs1[2]~input_o ) ) ) ) # ( \reg_bank|registers[28][15]~q  & ( !\rs1[3]~input_o  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[16][15]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[20][15]~q ))) ) ) ) # ( !\reg_bank|registers[28][15]~q  & ( 
// !\rs1[3]~input_o  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[16][15]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[20][15]~q ))) ) ) )

	.dataa(!\reg_bank|registers[16][15]~q ),
	.datab(!\reg_bank|registers[24][15]~q ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[20][15]~q ),
	.datae(!\reg_bank|registers[28][15]~q ),
	.dataf(!\rs1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux16~0 .extended_lut = "off";
defparam \reg_bank|Mux16~0 .lut_mask = 64'h505F505F30303F3F;
defparam \reg_bank|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N27
cyclonev_lcell_comb \reg_bank|Mux16~2 (
// Equation(s):
// \reg_bank|Mux16~2_combout  = ( \reg_bank|registers[18][15]~q  & ( \reg_bank|registers[30][15]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[22][15]~q )))) # (\rs1[3]~input_o  & (((\reg_bank|registers[26][15]~q )) # 
// (\rs1[2]~input_o ))) ) ) ) # ( !\reg_bank|registers[18][15]~q  & ( \reg_bank|registers[30][15]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & (\reg_bank|registers[22][15]~q ))) # (\rs1[3]~input_o  & (((\reg_bank|registers[26][15]~q )) # (\rs1[2]~input_o 
// ))) ) ) ) # ( \reg_bank|registers[18][15]~q  & ( !\reg_bank|registers[30][15]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[22][15]~q )))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & ((\reg_bank|registers[26][15]~q )))) ) ) ) # ( 
// !\reg_bank|registers[18][15]~q  & ( !\reg_bank|registers[30][15]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & (\reg_bank|registers[22][15]~q ))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & ((\reg_bank|registers[26][15]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[22][15]~q ),
	.datad(!\reg_bank|registers[26][15]~q ),
	.datae(!\reg_bank|registers[18][15]~q ),
	.dataf(!\reg_bank|registers[30][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux16~2 .extended_lut = "off";
defparam \reg_bank|Mux16~2 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_bank|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N51
cyclonev_lcell_comb \reg_bank|Mux16~3 (
// Equation(s):
// \reg_bank|Mux16~3_combout  = ( \reg_bank|registers[31][15]~q  & ( \reg_bank|registers[23][15]~q  & ( ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][15]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][15]~q ))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[31][15]~q  & ( \reg_bank|registers[23][15]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][15]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][15]~q )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) 
// ) ) ) # ( \reg_bank|registers[31][15]~q  & ( !\reg_bank|registers[23][15]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][15]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][15]~q )))) # (\rs1[2]~input_o  & 
// (((\rs1[3]~input_o )))) ) ) ) # ( !\reg_bank|registers[31][15]~q  & ( !\reg_bank|registers[23][15]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][15]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][15]~q )))) ) ) )

	.dataa(!\reg_bank|registers[27][15]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[19][15]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[31][15]~q ),
	.dataf(!\reg_bank|registers[23][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux16~3 .extended_lut = "off";
defparam \reg_bank|Mux16~3 .lut_mask = 64'h0C440C773F443F77;
defparam \reg_bank|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N57
cyclonev_lcell_comb \reg_bank|Mux16~4 (
// Equation(s):
// \reg_bank|Mux16~4_combout  = ( \reg_bank|Mux16~2_combout  & ( \reg_bank|Mux16~3_combout  & ( ((!\rs1[0]~input_o  & ((\reg_bank|Mux16~0_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux16~1_combout ))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux16~2_combout  & ( \reg_bank|Mux16~3_combout  & ( (!\rs1[0]~input_o  & (!\rs1[1]~input_o  & ((\reg_bank|Mux16~0_combout )))) # (\rs1[0]~input_o  & (((\reg_bank|Mux16~1_combout )) # (\rs1[1]~input_o ))) ) ) ) # ( \reg_bank|Mux16~2_combout  & ( 
// !\reg_bank|Mux16~3_combout  & ( (!\rs1[0]~input_o  & (((\reg_bank|Mux16~0_combout )) # (\rs1[1]~input_o ))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & (\reg_bank|Mux16~1_combout ))) ) ) ) # ( !\reg_bank|Mux16~2_combout  & ( !\reg_bank|Mux16~3_combout  & ( 
// (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|Mux16~0_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux16~1_combout )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|Mux16~1_combout ),
	.datad(!\reg_bank|Mux16~0_combout ),
	.datae(!\reg_bank|Mux16~2_combout ),
	.dataf(!\reg_bank|Mux16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux16~4 .extended_lut = "off";
defparam \reg_bank|Mux16~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg_bank|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N15
cyclonev_lcell_comb \reg_bank|Mux16~10 (
// Equation(s):
// \reg_bank|Mux16~10_combout  = ( \reg_bank|Mux16~9_combout  & ( (!\rs1[4]~input_o ) # (\reg_bank|Mux16~4_combout ) ) ) # ( !\reg_bank|Mux16~9_combout  & ( (\rs1[4]~input_o  & \reg_bank|Mux16~4_combout ) ) )

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux16~4_combout ),
	.datad(gnd),
	.datae(!\reg_bank|Mux16~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux16~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux16~10 .extended_lut = "off";
defparam \reg_bank|Mux16~10 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \reg_bank|Mux16~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N59
dffeas \reg_bank|registers[14][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N42
cyclonev_lcell_comb \reg_bank|registers[13][16]~feeder (
// Equation(s):
// \reg_bank|registers[13][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[13][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[13][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[13][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[13][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N44
dffeas \reg_bank|registers[13][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[13][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N36
cyclonev_lcell_comb \reg_bank|registers[12][16]~feeder (
// Equation(s):
// \reg_bank|registers[12][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[12][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N38
dffeas \reg_bank|registers[12][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \reg_bank|registers[15][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N3
cyclonev_lcell_comb \reg_bank|Mux47~7 (
// Equation(s):
// \reg_bank|Mux47~7_combout  = ( \reg_bank|registers[12][16]~q  & ( \reg_bank|registers[15][16]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o ) # (\reg_bank|registers[13][16]~q )))) # (\rs2[1]~input_o  & (((\rs2[0]~input_o )) # 
// (\reg_bank|registers[14][16]~q ))) ) ) ) # ( !\reg_bank|registers[12][16]~q  & ( \reg_bank|registers[15][16]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[13][16]~q  & \rs2[0]~input_o )))) # (\rs2[1]~input_o  & (((\rs2[0]~input_o )) # 
// (\reg_bank|registers[14][16]~q ))) ) ) ) # ( \reg_bank|registers[12][16]~q  & ( !\reg_bank|registers[15][16]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o ) # (\reg_bank|registers[13][16]~q )))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][16]~q  & 
// ((!\rs2[0]~input_o )))) ) ) ) # ( !\reg_bank|registers[12][16]~q  & ( !\reg_bank|registers[15][16]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[13][16]~q  & \rs2[0]~input_o )))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][16]~q  & 
// ((!\rs2[0]~input_o )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[14][16]~q ),
	.datac(!\reg_bank|registers[13][16]~q ),
	.datad(!\rs2[0]~input_o ),
	.datae(!\reg_bank|registers[12][16]~q ),
	.dataf(!\reg_bank|registers[15][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~7 .extended_lut = "off";
defparam \reg_bank|Mux47~7 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \reg_bank|Mux47~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N20
dffeas \reg_bank|registers[6][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N12
cyclonev_lcell_comb \reg_bank|registers[5][16]~feeder (
// Equation(s):
// \reg_bank|registers[5][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[5][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[5][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[5][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[5][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N14
dffeas \reg_bank|registers[5][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[5][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N10
dffeas \reg_bank|registers[4][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N32
dffeas \reg_bank|registers[7][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N33
cyclonev_lcell_comb \reg_bank|Mux47~8 (
// Equation(s):
// \reg_bank|Mux47~8_combout  = ( \reg_bank|registers[4][16]~q  & ( \reg_bank|registers[7][16]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[6][16]~q ))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o ) # (\reg_bank|registers[5][16]~q 
// )))) ) ) ) # ( !\reg_bank|registers[4][16]~q  & ( \reg_bank|registers[7][16]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[6][16]~q  & ((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o ) # (\reg_bank|registers[5][16]~q )))) ) ) ) # ( 
// \reg_bank|registers[4][16]~q  & ( !\reg_bank|registers[7][16]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[6][16]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][16]~q  & !\rs2[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[4][16]~q  & ( !\reg_bank|registers[7][16]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[6][16]~q  & ((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][16]~q  & !\rs2[1]~input_o )))) ) ) )

	.dataa(!\reg_bank|registers[6][16]~q ),
	.datab(!\reg_bank|registers[5][16]~q ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[4][16]~q ),
	.dataf(!\reg_bank|registers[7][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~8 .extended_lut = "off";
defparam \reg_bank|Mux47~8 .lut_mask = 64'h0350F350035FF35F;
defparam \reg_bank|Mux47~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \reg_bank|registers[3][16]~feeder (
// Equation(s):
// \reg_bank|registers[3][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[3][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[3][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[3][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[3][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N50
dffeas \reg_bank|registers[3][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[3][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \reg_bank|registers[2][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N44
dffeas \reg_bank|registers[1][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N9
cyclonev_lcell_comb \reg_bank|Mux47~6 (
// Equation(s):
// \reg_bank|Mux47~6_combout  = ( \reg_bank|registers[2][16]~q  & ( \reg_bank|registers[1][16]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # (\reg_bank|registers[3][16]~q ))) ) ) ) # ( 
// !\reg_bank|registers[2][16]~q  & ( \reg_bank|registers[1][16]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # (\reg_bank|registers[3][16]~q ))) ) ) ) # ( \reg_bank|registers[2][16]~q  & ( !\reg_bank|registers[1][16]~q  & ( (\rs2[1]~input_o  & 
// ((!\rs2[0]~input_o ) # (\reg_bank|registers[3][16]~q ))) ) ) ) # ( !\reg_bank|registers[2][16]~q  & ( !\reg_bank|registers[1][16]~q  & ( (\rs2[1]~input_o  & (\rs2[0]~input_o  & \reg_bank|registers[3][16]~q )) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(gnd),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[3][16]~q ),
	.datae(!\reg_bank|registers[2][16]~q ),
	.dataf(!\reg_bank|registers[1][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~6 .extended_lut = "off";
defparam \reg_bank|Mux47~6 .lut_mask = 64'h000550550A0F5A5F;
defparam \reg_bank|Mux47~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N33
cyclonev_lcell_comb \reg_bank|registers[9][16]~feeder (
// Equation(s):
// \reg_bank|registers[9][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[9][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[9][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[9][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[9][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N35
dffeas \reg_bank|registers[9][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N8
dffeas \reg_bank|registers[10][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N54
cyclonev_lcell_comb \reg_bank|registers[11][16]~feeder (
// Equation(s):
// \reg_bank|registers[11][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[11][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[11][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[11][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[11][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N56
dffeas \reg_bank|registers[11][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[11][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N54
cyclonev_lcell_comb \reg_bank|registers[8][16]~feeder (
// Equation(s):
// \reg_bank|registers[8][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N56
dffeas \reg_bank|registers[8][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N0
cyclonev_lcell_comb \reg_bank|Mux47~5 (
// Equation(s):
// \reg_bank|Mux47~5_combout  = ( \reg_bank|registers[11][16]~q  & ( \reg_bank|registers[8][16]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[10][16]~q )))) # (\rs2[0]~input_o  & (((\reg_bank|registers[9][16]~q )) # 
// (\rs2[1]~input_o ))) ) ) ) # ( !\reg_bank|registers[11][16]~q  & ( \reg_bank|registers[8][16]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[10][16]~q )))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|registers[9][16]~q 
// ))) ) ) ) # ( \reg_bank|registers[11][16]~q  & ( !\reg_bank|registers[8][16]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[10][16]~q )))) # (\rs2[0]~input_o  & (((\reg_bank|registers[9][16]~q )) # (\rs2[1]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[11][16]~q  & ( !\reg_bank|registers[8][16]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[10][16]~q )))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|registers[9][16]~q ))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[9][16]~q ),
	.datad(!\reg_bank|registers[10][16]~q ),
	.datae(!\reg_bank|registers[11][16]~q ),
	.dataf(!\reg_bank|registers[8][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~5 .extended_lut = "off";
defparam \reg_bank|Mux47~5 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux47~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N30
cyclonev_lcell_comb \reg_bank|Mux47~9 (
// Equation(s):
// \reg_bank|Mux47~9_combout  = ( \reg_bank|Mux47~6_combout  & ( \reg_bank|Mux47~5_combout  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & ((\reg_bank|Mux47~8_combout ))) # (\rs2[3]~input_o  & (\reg_bank|Mux47~7_combout ))) ) ) ) # ( 
// !\reg_bank|Mux47~6_combout  & ( \reg_bank|Mux47~5_combout  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|Mux47~8_combout )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux47~7_combout )))) ) ) ) # ( \reg_bank|Mux47~6_combout  & ( 
// !\reg_bank|Mux47~5_combout  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux47~8_combout )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|Mux47~7_combout ))) ) ) ) # ( !\reg_bank|Mux47~6_combout  & ( !\reg_bank|Mux47~5_combout  & ( 
// (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|Mux47~8_combout ))) # (\rs2[3]~input_o  & (\reg_bank|Mux47~7_combout )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux47~7_combout ),
	.datad(!\reg_bank|Mux47~8_combout ),
	.datae(!\reg_bank|Mux47~6_combout ),
	.dataf(!\reg_bank|Mux47~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~9 .extended_lut = "off";
defparam \reg_bank|Mux47~9 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_bank|Mux47~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N51
cyclonev_lcell_comb \reg_bank|registers[20][16]~feeder (
// Equation(s):
// \reg_bank|registers[20][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N53
dffeas \reg_bank|registers[20][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N36
cyclonev_lcell_comb \reg_bank|registers[28][16]~feeder (
// Equation(s):
// \reg_bank|registers[28][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[28][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[28][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[28][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[28][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N38
dffeas \reg_bank|registers[28][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[28][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N12
cyclonev_lcell_comb \reg_bank|registers[16][16]~feeder (
// Equation(s):
// \reg_bank|registers[16][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[16][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[16][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[16][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[16][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N14
dffeas \reg_bank|registers[16][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[16][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N24
cyclonev_lcell_comb \reg_bank|Mux47~0 (
// Equation(s):
// \reg_bank|Mux47~0_combout  = ( \reg_bank|registers[28][16]~q  & ( \reg_bank|registers[16][16]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[20][16]~q )))) # (\rs2[3]~input_o  & (((\reg_bank|registers[24][16]~q )) # 
// (\rs2[2]~input_o ))) ) ) ) # ( !\reg_bank|registers[28][16]~q  & ( \reg_bank|registers[16][16]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[20][16]~q )))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o  & 
// ((\reg_bank|registers[24][16]~q )))) ) ) ) # ( \reg_bank|registers[28][16]~q  & ( !\reg_bank|registers[16][16]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[20][16]~q ))) # (\rs2[3]~input_o  & (((\reg_bank|registers[24][16]~q )) # 
// (\rs2[2]~input_o ))) ) ) ) # ( !\reg_bank|registers[28][16]~q  & ( !\reg_bank|registers[16][16]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[20][16]~q ))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o  & ((\reg_bank|registers[24][16]~q 
// )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[20][16]~q ),
	.datad(!\reg_bank|registers[24][16]~q ),
	.datae(!\reg_bank|registers[28][16]~q ),
	.dataf(!\reg_bank|registers[16][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~0 .extended_lut = "off";
defparam \reg_bank|Mux47~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_bank|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N6
cyclonev_lcell_comb \reg_bank|registers[29][16]~feeder (
// Equation(s):
// \reg_bank|registers[29][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[29][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[29][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[29][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[29][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N8
dffeas \reg_bank|registers[29][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[29][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N36
cyclonev_lcell_comb \reg_bank|registers[25][16]~feeder (
// Equation(s):
// \reg_bank|registers[25][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[25][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[25][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[25][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[25][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N38
dffeas \reg_bank|registers[25][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[25][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N48
cyclonev_lcell_comb \reg_bank|registers[21][16]~feeder (
// Equation(s):
// \reg_bank|registers[21][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N49
dffeas \reg_bank|registers[21][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \reg_bank|registers[17][16]~feeder (
// Equation(s):
// \reg_bank|registers[17][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[17][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[17][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[17][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[17][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N32
dffeas \reg_bank|registers[17][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[17][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N27
cyclonev_lcell_comb \reg_bank|Mux47~1 (
// Equation(s):
// \reg_bank|Mux47~1_combout  = ( \reg_bank|registers[21][16]~q  & ( \reg_bank|registers[17][16]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|registers[25][16]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][16]~q ))) ) ) ) # ( 
// !\reg_bank|registers[21][16]~q  & ( \reg_bank|registers[17][16]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[25][16]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][16]~q )))) ) ) 
// ) # ( \reg_bank|registers[21][16]~q  & ( !\reg_bank|registers[17][16]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[25][16]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][16]~q )))) 
// ) ) ) # ( !\reg_bank|registers[21][16]~q  & ( !\reg_bank|registers[17][16]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[25][16]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][16]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[29][16]~q ),
	.datad(!\reg_bank|registers[25][16]~q ),
	.datae(!\reg_bank|registers[21][16]~q ),
	.dataf(!\reg_bank|registers[17][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~1 .extended_lut = "off";
defparam \reg_bank|Mux47~1 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_bank|Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N47
dffeas \reg_bank|registers[19][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N20
dffeas \reg_bank|registers[27][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N38
dffeas \reg_bank|registers[31][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N26
dffeas \reg_bank|registers[23][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N15
cyclonev_lcell_comb \reg_bank|Mux47~3 (
// Equation(s):
// \reg_bank|Mux47~3_combout  = ( \reg_bank|registers[31][16]~q  & ( \reg_bank|registers[23][16]~q  & ( ((!\rs2[3]~input_o  & (\reg_bank|registers[19][16]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[27][16]~q )))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[31][16]~q  & ( \reg_bank|registers[23][16]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[19][16]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o  & ((\reg_bank|registers[27][16]~q )))) ) ) ) # ( 
// \reg_bank|registers[31][16]~q  & ( !\reg_bank|registers[23][16]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[19][16]~q ))) # (\rs2[3]~input_o  & (((\reg_bank|registers[27][16]~q )) # (\rs2[2]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[31][16]~q  & ( !\reg_bank|registers[23][16]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[19][16]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[27][16]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[19][16]~q ),
	.datad(!\reg_bank|registers[27][16]~q ),
	.datae(!\reg_bank|registers[31][16]~q ),
	.dataf(!\reg_bank|registers[23][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~3 .extended_lut = "off";
defparam \reg_bank|Mux47~3 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N42
cyclonev_lcell_comb \reg_bank|registers[30][16]~feeder (
// Equation(s):
// \reg_bank|registers[30][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[30][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[30][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[30][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[30][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N44
dffeas \reg_bank|registers[30][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[30][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N36
cyclonev_lcell_comb \reg_bank|registers[22][16]~feeder (
// Equation(s):
// \reg_bank|registers[22][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N38
dffeas \reg_bank|registers[22][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N24
cyclonev_lcell_comb \reg_bank|registers[18][16]~feeder (
// Equation(s):
// \reg_bank|registers[18][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N26
dffeas \reg_bank|registers[18][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N42
cyclonev_lcell_comb \reg_bank|registers[26][16]~feeder (
// Equation(s):
// \reg_bank|registers[26][16]~feeder_combout  = ( \ULA|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[26][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[26][16]~feeder .extended_lut = "off";
defparam \reg_bank|registers[26][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[26][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N44
dffeas \reg_bank|registers[26][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[26][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N33
cyclonev_lcell_comb \reg_bank|Mux47~2 (
// Equation(s):
// \reg_bank|Mux47~2_combout  = ( \reg_bank|registers[18][16]~q  & ( \reg_bank|registers[26][16]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & ((\reg_bank|registers[22][16]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[30][16]~q ))) ) ) ) # ( 
// !\reg_bank|registers[18][16]~q  & ( \reg_bank|registers[26][16]~q  & ( (!\rs2[2]~input_o  & (((\rs2[3]~input_o )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[22][16]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[30][16]~q )))) ) 
// ) ) # ( \reg_bank|registers[18][16]~q  & ( !\reg_bank|registers[26][16]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[22][16]~q ))) # (\rs2[3]~input_o  & 
// (\reg_bank|registers[30][16]~q )))) ) ) ) # ( !\reg_bank|registers[18][16]~q  & ( !\reg_bank|registers[26][16]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[22][16]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[30][16]~q )))) ) 
// ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[30][16]~q ),
	.datac(!\reg_bank|registers[22][16]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[18][16]~q ),
	.dataf(!\reg_bank|registers[26][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~2 .extended_lut = "off";
defparam \reg_bank|Mux47~2 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \reg_bank|Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N3
cyclonev_lcell_comb \reg_bank|Mux47~4 (
// Equation(s):
// \reg_bank|Mux47~4_combout  = ( \reg_bank|Mux47~3_combout  & ( \reg_bank|Mux47~2_combout  & ( ((!\rs2[0]~input_o  & (\reg_bank|Mux47~0_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux47~1_combout )))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux47~3_combout  & ( \reg_bank|Mux47~2_combout  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|Mux47~0_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux47~1_combout ))))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o )) ) ) ) # ( 
// \reg_bank|Mux47~3_combout  & ( !\reg_bank|Mux47~2_combout  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|Mux47~0_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux47~1_combout ))))) # (\rs2[1]~input_o  & (\rs2[0]~input_o )) ) ) ) # ( 
// !\reg_bank|Mux47~3_combout  & ( !\reg_bank|Mux47~2_combout  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|Mux47~0_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux47~1_combout ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|Mux47~0_combout ),
	.datad(!\reg_bank|Mux47~1_combout ),
	.datae(!\reg_bank|Mux47~3_combout ),
	.dataf(!\reg_bank|Mux47~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~4 .extended_lut = "off";
defparam \reg_bank|Mux47~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_bank|Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N51
cyclonev_lcell_comb \reg_bank|Mux47~10 (
// Equation(s):
// \reg_bank|Mux47~10_combout  = ( \reg_bank|Mux47~4_combout  & ( (\reg_bank|Mux47~9_combout ) # (\rs2[4]~input_o ) ) ) # ( !\reg_bank|Mux47~4_combout  & ( (!\rs2[4]~input_o  & \reg_bank|Mux47~9_combout ) ) )

	.dataa(gnd),
	.datab(!\rs2[4]~input_o ),
	.datac(!\reg_bank|Mux47~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_bank|Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~10 .extended_lut = "off";
defparam \reg_bank|Mux47~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \reg_bank|Mux47~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N33
cyclonev_lcell_comb \reg_bank|Mux15~5 (
// Equation(s):
// \reg_bank|Mux15~5_combout  = ( \reg_bank|registers[11][16]~q  & ( \reg_bank|registers[9][16]~q  & ( ((!\rs1[1]~input_o  & ((\reg_bank|registers[8][16]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[10][16]~q ))) # (\rs1[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[11][16]~q  & ( \reg_bank|registers[9][16]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[8][16]~q )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|registers[10][16]~q ))) ) ) ) # ( 
// \reg_bank|registers[11][16]~q  & ( !\reg_bank|registers[9][16]~q  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|registers[8][16]~q )))) # (\rs1[1]~input_o  & (((\reg_bank|registers[10][16]~q )) # (\rs1[0]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[11][16]~q  & ( !\reg_bank|registers[9][16]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[8][16]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[10][16]~q )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[10][16]~q ),
	.datad(!\reg_bank|registers[8][16]~q ),
	.datae(!\reg_bank|registers[11][16]~q ),
	.dataf(!\reg_bank|registers[9][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux15~5 .extended_lut = "off";
defparam \reg_bank|Mux15~5 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_bank|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N15
cyclonev_lcell_comb \reg_bank|Mux15~7 (
// Equation(s):
// \reg_bank|Mux15~7_combout  = ( \reg_bank|registers[13][16]~q  & ( \reg_bank|registers[14][16]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o )) # (\reg_bank|registers[12][16]~q ))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o ) # 
// (\reg_bank|registers[15][16]~q )))) ) ) ) # ( !\reg_bank|registers[13][16]~q  & ( \reg_bank|registers[14][16]~q  & ( (!\rs1[1]~input_o  & (\reg_bank|registers[12][16]~q  & (!\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o ) # 
// (\reg_bank|registers[15][16]~q )))) ) ) ) # ( \reg_bank|registers[13][16]~q  & ( !\reg_bank|registers[14][16]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o )) # (\reg_bank|registers[12][16]~q ))) # (\rs1[1]~input_o  & (((\rs1[0]~input_o  & 
// \reg_bank|registers[15][16]~q )))) ) ) ) # ( !\reg_bank|registers[13][16]~q  & ( !\reg_bank|registers[14][16]~q  & ( (!\rs1[1]~input_o  & (\reg_bank|registers[12][16]~q  & (!\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (((\rs1[0]~input_o  & 
// \reg_bank|registers[15][16]~q )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|registers[12][16]~q ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[15][16]~q ),
	.datae(!\reg_bank|registers[13][16]~q ),
	.dataf(!\reg_bank|registers[14][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux15~7 .extended_lut = "off";
defparam \reg_bank|Mux15~7 .lut_mask = 64'h20252A2F70757A7F;
defparam \reg_bank|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N36
cyclonev_lcell_comb \reg_bank|Mux15~8 (
// Equation(s):
// \reg_bank|Mux15~8_combout  = ( \reg_bank|registers[4][16]~q  & ( \reg_bank|registers[6][16]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & ((\reg_bank|registers[5][16]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][16]~q ))) ) ) ) # ( 
// !\reg_bank|registers[4][16]~q  & ( \reg_bank|registers[6][16]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o  & \reg_bank|registers[5][16]~q )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|registers[7][16]~q ))) ) ) ) # ( 
// \reg_bank|registers[4][16]~q  & ( !\reg_bank|registers[6][16]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o ) # (\reg_bank|registers[5][16]~q )))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][16]~q  & (\rs1[0]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[4][16]~q  & ( !\reg_bank|registers[6][16]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[5][16]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][16]~q )))) ) ) )

	.dataa(!\reg_bank|registers[7][16]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[5][16]~q ),
	.datae(!\reg_bank|registers[4][16]~q ),
	.dataf(!\reg_bank|registers[6][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux15~8 .extended_lut = "off";
defparam \reg_bank|Mux15~8 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \reg_bank|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N54
cyclonev_lcell_comb \reg_bank|Mux15~6 (
// Equation(s):
// \reg_bank|Mux15~6_combout  = ( \reg_bank|registers[3][16]~q  & ( (!\rs1[1]~input_o  & (\reg_bank|registers[1][16]~q  & (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (((\reg_bank|registers[2][16]~q ) # (\rs1[0]~input_o )))) ) ) # ( 
// !\reg_bank|registers[3][16]~q  & ( (!\rs1[1]~input_o  & (\reg_bank|registers[1][16]~q  & (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o  & \reg_bank|registers[2][16]~q )))) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|registers[1][16]~q ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[2][16]~q ),
	.datae(!\reg_bank|registers[3][16]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux15~6 .extended_lut = "off";
defparam \reg_bank|Mux15~6 .lut_mask = 64'h0252075702520757;
defparam \reg_bank|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N18
cyclonev_lcell_comb \reg_bank|Mux15~9 (
// Equation(s):
// \reg_bank|Mux15~9_combout  = ( \reg_bank|Mux15~8_combout  & ( \reg_bank|Mux15~6_combout  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|Mux15~5_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux15~7_combout )))) ) ) ) # ( 
// !\reg_bank|Mux15~8_combout  & ( \reg_bank|Mux15~6_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|Mux15~5_combout )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|Mux15~7_combout )))) ) ) ) # ( \reg_bank|Mux15~8_combout  & ( 
// !\reg_bank|Mux15~6_combout  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|Mux15~5_combout ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|Mux15~7_combout )))) ) ) ) # ( !\reg_bank|Mux15~8_combout  & ( !\reg_bank|Mux15~6_combout  & ( 
// (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux15~5_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux15~7_combout ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|Mux15~5_combout ),
	.datad(!\reg_bank|Mux15~7_combout ),
	.datae(!\reg_bank|Mux15~8_combout ),
	.dataf(!\reg_bank|Mux15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux15~9 .extended_lut = "off";
defparam \reg_bank|Mux15~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N48
cyclonev_lcell_comb \ULA|Add0~65 (
// Equation(s):
// \ULA|Add0~65_sumout  = SUM(( \reg_bank|Mux47~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux15~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux15~4_combout )) ) + ( \ULA|Add0~62  ))
// \ULA|Add0~66  = CARRY(( \reg_bank|Mux47~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux15~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux15~4_combout )) ) + ( \ULA|Add0~62  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux15~4_combout ),
	.datad(!\reg_bank|Mux47~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux15~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~65_sumout ),
	.cout(\ULA|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~65 .extended_lut = "off";
defparam \ULA|Add0~65 .lut_mask = 64'h0000FA50000000FF;
defparam \ULA|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N51
cyclonev_lcell_comb \ULA|Mux15~0 (
// Equation(s):
// \ULA|Mux15~0_combout  = ( \ULA|Add0~65_sumout  & ( (!\reg_bank|Mux47~10_combout  & ((!\sel[1]~input_o  & (!\sel[0]~input_o )) # (\sel[1]~input_o  & ((\reg_bank|Mux15~10_combout ))))) # (\reg_bank|Mux47~10_combout  & (((!\sel[0]~input_o ) # 
// (\reg_bank|Mux15~10_combout )))) ) ) # ( !\ULA|Add0~65_sumout  & ( (!\reg_bank|Mux47~10_combout  & (\sel[1]~input_o  & ((\reg_bank|Mux15~10_combout )))) # (\reg_bank|Mux47~10_combout  & ((!\sel[0]~input_o  & (\sel[1]~input_o )) # (\sel[0]~input_o  & 
// ((\reg_bank|Mux15~10_combout ))))) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\reg_bank|Mux15~10_combout ),
	.datad(!\reg_bank|Mux47~10_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux15~0 .extended_lut = "off";
defparam \ULA|Mux15~0 .lut_mask = 64'h054705478DCF8DCF;
defparam \ULA|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N8
dffeas \reg_bank|registers[24][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][16] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N33
cyclonev_lcell_comb \reg_bank|Mux15~0 (
// Equation(s):
// \reg_bank|Mux15~0_combout  = ( \reg_bank|registers[16][16]~q  & ( \reg_bank|registers[20][16]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[24][16]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[28][16]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][16]~q  & ( \reg_bank|registers[20][16]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[24][16]~q ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[28][16]~q )))) ) ) ) # ( 
// \reg_bank|registers[16][16]~q  & ( !\reg_bank|registers[20][16]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[24][16]~q )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[28][16]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][16]~q  & ( !\reg_bank|registers[20][16]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[24][16]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[28][16]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[24][16]~q ),
	.datad(!\reg_bank|registers[28][16]~q ),
	.datae(!\reg_bank|registers[16][16]~q ),
	.dataf(!\reg_bank|registers[20][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux15~0 .extended_lut = "off";
defparam \reg_bank|Mux15~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N0
cyclonev_lcell_comb \reg_bank|Mux15~2 (
// Equation(s):
// \reg_bank|Mux15~2_combout  = ( \reg_bank|registers[18][16]~q  & ( \reg_bank|registers[22][16]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[26][16]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][16]~q )))) ) ) ) # ( 
// !\reg_bank|registers[18][16]~q  & ( \reg_bank|registers[22][16]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[26][16]~q  & (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # (\reg_bank|registers[30][16]~q )))) ) ) ) # ( 
// \reg_bank|registers[18][16]~q  & ( !\reg_bank|registers[22][16]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|registers[26][16]~q ))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o  & \reg_bank|registers[30][16]~q )))) ) ) ) # ( 
// !\reg_bank|registers[18][16]~q  & ( !\reg_bank|registers[22][16]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[26][16]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][16]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[26][16]~q ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|registers[30][16]~q ),
	.datae(!\reg_bank|registers[18][16]~q ),
	.dataf(!\reg_bank|registers[22][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux15~2 .extended_lut = "off";
defparam \reg_bank|Mux15~2 .lut_mask = 64'h0207A2A75257F2F7;
defparam \reg_bank|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N21
cyclonev_lcell_comb \reg_bank|Mux15~3 (
// Equation(s):
// \reg_bank|Mux15~3_combout  = ( \reg_bank|registers[23][16]~q  & ( \reg_bank|registers[27][16]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[19][16]~q )) # (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # 
// ((\reg_bank|registers[31][16]~q )))) ) ) ) # ( !\reg_bank|registers[23][16]~q  & ( \reg_bank|registers[27][16]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|registers[19][16]~q ))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # 
// ((\reg_bank|registers[31][16]~q )))) ) ) ) # ( \reg_bank|registers[23][16]~q  & ( !\reg_bank|registers[27][16]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[19][16]~q )) # (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & (\rs1[2]~input_o  & 
// ((\reg_bank|registers[31][16]~q )))) ) ) ) # ( !\reg_bank|registers[23][16]~q  & ( !\reg_bank|registers[27][16]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o  & (\reg_bank|registers[19][16]~q ))) # (\rs1[3]~input_o  & (\rs1[2]~input_o  & 
// ((\reg_bank|registers[31][16]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[19][16]~q ),
	.datad(!\reg_bank|registers[31][16]~q ),
	.datae(!\reg_bank|registers[23][16]~q ),
	.dataf(!\reg_bank|registers[27][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux15~3 .extended_lut = "off";
defparam \reg_bank|Mux15~3 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_bank|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N15
cyclonev_lcell_comb \reg_bank|Mux15~1 (
// Equation(s):
// \reg_bank|Mux15~1_combout  = ( \reg_bank|registers[25][16]~q  & ( \reg_bank|registers[17][16]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & ((\reg_bank|registers[21][16]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[29][16]~q ))) ) ) ) # ( 
// !\reg_bank|registers[25][16]~q  & ( \reg_bank|registers[17][16]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o )) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[21][16]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[29][16]~q )))) ) ) 
// ) # ( \reg_bank|registers[25][16]~q  & ( !\reg_bank|registers[17][16]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o )) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[21][16]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[29][16]~q )))) 
// ) ) ) # ( !\reg_bank|registers[25][16]~q  & ( !\reg_bank|registers[17][16]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[21][16]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[29][16]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[29][16]~q ),
	.datad(!\reg_bank|registers[21][16]~q ),
	.datae(!\reg_bank|registers[25][16]~q ),
	.dataf(!\reg_bank|registers[17][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux15~1 .extended_lut = "off";
defparam \reg_bank|Mux15~1 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_bank|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \reg_bank|Mux15~4 (
// Equation(s):
// \reg_bank|Mux15~4_combout  = ( \reg_bank|Mux15~3_combout  & ( \reg_bank|Mux15~1_combout  & ( ((!\rs1[1]~input_o  & (\reg_bank|Mux15~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux15~2_combout )))) # (\rs1[0]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux15~3_combout  & ( \reg_bank|Mux15~1_combout  & ( (!\rs1[1]~input_o  & (((\reg_bank|Mux15~0_combout )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|Mux15~2_combout )))) ) ) ) # ( \reg_bank|Mux15~3_combout  & ( 
// !\reg_bank|Mux15~1_combout  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|Mux15~0_combout ))) # (\rs1[1]~input_o  & (((\reg_bank|Mux15~2_combout )) # (\rs1[0]~input_o ))) ) ) ) # ( !\reg_bank|Mux15~3_combout  & ( !\reg_bank|Mux15~1_combout  & ( 
// (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux15~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux15~2_combout ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux15~0_combout ),
	.datad(!\reg_bank|Mux15~2_combout ),
	.datae(!\reg_bank|Mux15~3_combout ),
	.dataf(!\reg_bank|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux15~4 .extended_lut = "off";
defparam \reg_bank|Mux15~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N30
cyclonev_lcell_comb \reg_bank|Mux15~10 (
// Equation(s):
// \reg_bank|Mux15~10_combout  = ( \rs1[4]~input_o  & ( \reg_bank|Mux15~4_combout  ) ) # ( !\rs1[4]~input_o  & ( \reg_bank|Mux15~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_bank|Mux15~4_combout ),
	.datad(!\reg_bank|Mux15~9_combout ),
	.datae(!\rs1[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux15~10 .extended_lut = "off";
defparam \reg_bank|Mux15~10 .lut_mask = 64'h00FF0F0F00FF0F0F;
defparam \reg_bank|Mux15~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N23
dffeas \reg_bank|registers[7][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N35
dffeas \reg_bank|registers[4][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N56
dffeas \reg_bank|registers[5][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N56
dffeas \reg_bank|registers[6][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N30
cyclonev_lcell_comb \reg_bank|Mux46~8 (
// Equation(s):
// \reg_bank|Mux46~8_combout  = ( \reg_bank|registers[5][17]~q  & ( \reg_bank|registers[6][17]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o ) # (\reg_bank|registers[4][17]~q )))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[7][17]~q 
// ))) ) ) ) # ( !\reg_bank|registers[5][17]~q  & ( \reg_bank|registers[6][17]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o ) # (\reg_bank|registers[4][17]~q )))) # (\rs2[0]~input_o  & (\reg_bank|registers[7][17]~q  & ((\rs2[1]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[5][17]~q  & ( !\reg_bank|registers[6][17]~q  & ( (!\rs2[0]~input_o  & (((\reg_bank|registers[4][17]~q  & !\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[7][17]~q ))) ) ) ) # ( 
// !\reg_bank|registers[5][17]~q  & ( !\reg_bank|registers[6][17]~q  & ( (!\rs2[0]~input_o  & (((\reg_bank|registers[4][17]~q  & !\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (\reg_bank|registers[7][17]~q  & ((\rs2[1]~input_o )))) ) ) )

	.dataa(!\reg_bank|registers[7][17]~q ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[4][17]~q ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[5][17]~q ),
	.dataf(!\reg_bank|registers[6][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux46~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux46~8 .extended_lut = "off";
defparam \reg_bank|Mux46~8 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \reg_bank|Mux46~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N41
dffeas \reg_bank|registers[3][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \reg_bank|registers[2][17]~feeder (
// Equation(s):
// \reg_bank|registers[2][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[2][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[2][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[2][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[2][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N29
dffeas \reg_bank|registers[2][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N51
cyclonev_lcell_comb \reg_bank|Mux46~6 (
// Equation(s):
// \reg_bank|Mux46~6_combout  = ( \reg_bank|registers[1][17]~q  & ( \reg_bank|registers[2][17]~q  & ( (!\rs2[0]~input_o  & ((\rs2[1]~input_o ))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # (\reg_bank|registers[3][17]~q ))) ) ) ) # ( 
// !\reg_bank|registers[1][17]~q  & ( \reg_bank|registers[2][17]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # (\reg_bank|registers[3][17]~q ))) ) ) ) # ( \reg_bank|registers[1][17]~q  & ( !\reg_bank|registers[2][17]~q  & ( (\rs2[0]~input_o  & 
// ((!\rs2[1]~input_o ) # (\reg_bank|registers[3][17]~q ))) ) ) ) # ( !\reg_bank|registers[1][17]~q  & ( !\reg_bank|registers[2][17]~q  & ( (\rs2[0]~input_o  & (\reg_bank|registers[3][17]~q  & \rs2[1]~input_o )) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|registers[3][17]~q ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[1][17]~q ),
	.dataf(!\reg_bank|registers[2][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux46~6 .extended_lut = "off";
defparam \reg_bank|Mux46~6 .lut_mask = 64'h0005550500AF55AF;
defparam \reg_bank|Mux46~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \reg_bank|registers[8][17]~feeder (
// Equation(s):
// \reg_bank|registers[8][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N49
dffeas \reg_bank|registers[8][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N38
dffeas \reg_bank|registers[10][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \reg_bank|registers[9][17]~feeder (
// Equation(s):
// \reg_bank|registers[9][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[9][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[9][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[9][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[9][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N7
dffeas \reg_bank|registers[9][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \reg_bank|registers[11][17]~feeder (
// Equation(s):
// \reg_bank|registers[11][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[11][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[11][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[11][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[11][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N26
dffeas \reg_bank|registers[11][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[11][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N39
cyclonev_lcell_comb \reg_bank|Mux46~5 (
// Equation(s):
// \reg_bank|Mux46~5_combout  = ( \reg_bank|registers[9][17]~q  & ( \reg_bank|registers[11][17]~q  & ( ((!\rs2[1]~input_o  & (\reg_bank|registers[8][17]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[10][17]~q )))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[9][17]~q  & ( \reg_bank|registers[11][17]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[8][17]~q ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[10][17]~q )) # (\rs2[0]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[9][17]~q  & ( !\reg_bank|registers[11][17]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[8][17]~q )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[10][17]~q )))) ) ) ) # ( 
// !\reg_bank|registers[9][17]~q  & ( !\reg_bank|registers[11][17]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[8][17]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[10][17]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[8][17]~q ),
	.datad(!\reg_bank|registers[10][17]~q ),
	.datae(!\reg_bank|registers[9][17]~q ),
	.dataf(!\reg_bank|registers[11][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux46~5 .extended_lut = "off";
defparam \reg_bank|Mux46~5 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux46~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N34
dffeas \reg_bank|registers[13][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N17
dffeas \reg_bank|registers[14][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N23
dffeas \reg_bank|registers[12][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N35
dffeas \reg_bank|registers[15][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N12
cyclonev_lcell_comb \reg_bank|Mux46~7 (
// Equation(s):
// \reg_bank|Mux46~7_combout  = ( \reg_bank|registers[12][17]~q  & ( \reg_bank|registers[15][17]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|registers[13][17]~q )))) # (\rs2[1]~input_o  & (((\reg_bank|registers[14][17]~q )) # 
// (\rs2[0]~input_o ))) ) ) ) # ( !\reg_bank|registers[12][17]~q  & ( \reg_bank|registers[15][17]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|registers[13][17]~q ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[14][17]~q )) # (\rs2[0]~input_o 
// ))) ) ) ) # ( \reg_bank|registers[12][17]~q  & ( !\reg_bank|registers[15][17]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|registers[13][17]~q )))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[14][17]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][17]~q  & ( !\reg_bank|registers[15][17]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|registers[13][17]~q ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[14][17]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[13][17]~q ),
	.datad(!\reg_bank|registers[14][17]~q ),
	.datae(!\reg_bank|registers[12][17]~q ),
	.dataf(!\reg_bank|registers[15][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux46~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux46~7 .extended_lut = "off";
defparam \reg_bank|Mux46~7 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_bank|Mux46~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N0
cyclonev_lcell_comb \reg_bank|Mux46~9 (
// Equation(s):
// \reg_bank|Mux46~9_combout  = ( \reg_bank|Mux46~5_combout  & ( \reg_bank|Mux46~7_combout  & ( ((!\rs2[2]~input_o  & ((\reg_bank|Mux46~6_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux46~8_combout ))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux46~5_combout  & ( \reg_bank|Mux46~7_combout  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|Mux46~6_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux46~8_combout )))) # (\rs2[3]~input_o  & (((\rs2[2]~input_o )))) ) ) ) # ( 
// \reg_bank|Mux46~5_combout  & ( !\reg_bank|Mux46~7_combout  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|Mux46~6_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux46~8_combout )))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o )))) ) ) ) # ( 
// !\reg_bank|Mux46~5_combout  & ( !\reg_bank|Mux46~7_combout  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|Mux46~6_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux46~8_combout )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\reg_bank|Mux46~8_combout ),
	.datac(!\rs2[2]~input_o ),
	.datad(!\reg_bank|Mux46~6_combout ),
	.datae(!\reg_bank|Mux46~5_combout ),
	.dataf(!\reg_bank|Mux46~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux46~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux46~9 .extended_lut = "off";
defparam \reg_bank|Mux46~9 .lut_mask = 64'h02A252F207A757F7;
defparam \reg_bank|Mux46~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N6
cyclonev_lcell_comb \reg_bank|registers[24][17]~feeder (
// Equation(s):
// \reg_bank|registers[24][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[24][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[24][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[24][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[24][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N8
dffeas \reg_bank|registers[24][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[24][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N48
cyclonev_lcell_comb \reg_bank|registers[28][17]~feeder (
// Equation(s):
// \reg_bank|registers[28][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[28][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[28][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[28][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[28][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N50
dffeas \reg_bank|registers[28][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[28][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N54
cyclonev_lcell_comb \reg_bank|registers[16][17]~feeder (
// Equation(s):
// \reg_bank|registers[16][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[16][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[16][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[16][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[16][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N56
dffeas \reg_bank|registers[16][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[16][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \reg_bank|registers[20][17]~feeder (
// Equation(s):
// \reg_bank|registers[20][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N2
dffeas \reg_bank|registers[20][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N33
cyclonev_lcell_comb \reg_bank|Mux46~0 (
// Equation(s):
// \reg_bank|Mux46~0_combout  = ( \reg_bank|registers[16][17]~q  & ( \reg_bank|registers[20][17]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[24][17]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][17]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][17]~q  & ( \reg_bank|registers[20][17]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[24][17]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][17]~q ))))) ) ) ) 
// # ( \reg_bank|registers[16][17]~q  & ( !\reg_bank|registers[20][17]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[24][17]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][17]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[16][17]~q  & ( !\reg_bank|registers[20][17]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[24][17]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][17]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[24][17]~q ),
	.datad(!\reg_bank|registers[28][17]~q ),
	.datae(!\reg_bank|registers[16][17]~q ),
	.dataf(!\reg_bank|registers[20][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux46~0 .extended_lut = "off";
defparam \reg_bank|Mux46~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_bank|Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N37
dffeas \reg_bank|registers[22][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N48
cyclonev_lcell_comb \reg_bank|registers[30][17]~feeder (
// Equation(s):
// \reg_bank|registers[30][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[30][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[30][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[30][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[30][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N50
dffeas \reg_bank|registers[30][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[30][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N54
cyclonev_lcell_comb \reg_bank|registers[18][17]~feeder (
// Equation(s):
// \reg_bank|registers[18][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N55
dffeas \reg_bank|registers[18][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N9
cyclonev_lcell_comb \reg_bank|registers[26][17]~feeder (
// Equation(s):
// \reg_bank|registers[26][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[26][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[26][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[26][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[26][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N11
dffeas \reg_bank|registers[26][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[26][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N15
cyclonev_lcell_comb \reg_bank|Mux46~2 (
// Equation(s):
// \reg_bank|Mux46~2_combout  = ( \reg_bank|registers[18][17]~q  & ( \reg_bank|registers[26][17]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[22][17]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][17]~q )))) ) ) ) # ( 
// !\reg_bank|registers[18][17]~q  & ( \reg_bank|registers[26][17]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[22][17]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[30][17]~q )))) ) ) ) # ( 
// \reg_bank|registers[18][17]~q  & ( !\reg_bank|registers[26][17]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[22][17]~q )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[30][17]~q )))) ) ) ) # ( 
// !\reg_bank|registers[18][17]~q  & ( !\reg_bank|registers[26][17]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[22][17]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][17]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[22][17]~q ),
	.datad(!\reg_bank|registers[30][17]~q ),
	.datae(!\reg_bank|registers[18][17]~q ),
	.dataf(!\reg_bank|registers[26][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux46~2 .extended_lut = "off";
defparam \reg_bank|Mux46~2 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \reg_bank|registers[21][17]~feeder (
// Equation(s):
// \reg_bank|registers[21][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N14
dffeas \reg_bank|registers[21][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N0
cyclonev_lcell_comb \reg_bank|registers[29][17]~feeder (
// Equation(s):
// \reg_bank|registers[29][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[29][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[29][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[29][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[29][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N2
dffeas \reg_bank|registers[29][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[29][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N54
cyclonev_lcell_comb \reg_bank|registers[25][17]~feeder (
// Equation(s):
// \reg_bank|registers[25][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[25][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[25][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[25][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[25][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N56
dffeas \reg_bank|registers[25][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[25][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N56
dffeas \reg_bank|registers[17][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N21
cyclonev_lcell_comb \reg_bank|Mux46~1 (
// Equation(s):
// \reg_bank|Mux46~1_combout  = ( \reg_bank|registers[25][17]~q  & ( \reg_bank|registers[17][17]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[21][17]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[29][17]~q )))) ) ) ) # ( 
// !\reg_bank|registers[25][17]~q  & ( \reg_bank|registers[17][17]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[21][17]~q )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[29][17]~q )))) ) ) ) # ( 
// \reg_bank|registers[25][17]~q  & ( !\reg_bank|registers[17][17]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[21][17]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[29][17]~q )))) ) ) ) # ( 
// !\reg_bank|registers[25][17]~q  & ( !\reg_bank|registers[17][17]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[21][17]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[29][17]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[21][17]~q ),
	.datad(!\reg_bank|registers[29][17]~q ),
	.datae(!\reg_bank|registers[25][17]~q ),
	.dataf(!\reg_bank|registers[17][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux46~1 .extended_lut = "off";
defparam \reg_bank|Mux46~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N32
dffeas \reg_bank|registers[27][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N47
dffeas \reg_bank|registers[31][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N51
cyclonev_lcell_comb \reg_bank|registers[23][17]~feeder (
// Equation(s):
// \reg_bank|registers[23][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[23][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[23][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[23][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[23][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N52
dffeas \reg_bank|registers[23][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[23][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N33
cyclonev_lcell_comb \reg_bank|registers[19][17]~feeder (
// Equation(s):
// \reg_bank|registers[19][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[19][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[19][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[19][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[19][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N35
dffeas \reg_bank|registers[19][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[19][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N9
cyclonev_lcell_comb \reg_bank|Mux46~3 (
// Equation(s):
// \reg_bank|Mux46~3_combout  = ( \reg_bank|registers[23][17]~q  & ( \reg_bank|registers[19][17]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[27][17]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][17]~q )))) ) ) ) # ( 
// !\reg_bank|registers[23][17]~q  & ( \reg_bank|registers[19][17]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[27][17]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][17]~q ))))) ) ) 
// ) # ( \reg_bank|registers[23][17]~q  & ( !\reg_bank|registers[19][17]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[27][17]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][17]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[23][17]~q  & ( !\reg_bank|registers[19][17]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[27][17]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][17]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[27][17]~q ),
	.datad(!\reg_bank|registers[31][17]~q ),
	.datae(!\reg_bank|registers[23][17]~q ),
	.dataf(!\reg_bank|registers[19][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux46~3 .extended_lut = "off";
defparam \reg_bank|Mux46~3 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N15
cyclonev_lcell_comb \reg_bank|Mux46~4 (
// Equation(s):
// \reg_bank|Mux46~4_combout  = ( \reg_bank|Mux46~1_combout  & ( \reg_bank|Mux46~3_combout  & ( ((!\rs2[1]~input_o  & (\reg_bank|Mux46~0_combout )) # (\rs2[1]~input_o  & ((\reg_bank|Mux46~2_combout )))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux46~1_combout  & ( \reg_bank|Mux46~3_combout  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|Mux46~0_combout ))) # (\rs2[1]~input_o  & (((\reg_bank|Mux46~2_combout )) # (\rs2[0]~input_o ))) ) ) ) # ( \reg_bank|Mux46~1_combout  & ( 
// !\reg_bank|Mux46~3_combout  & ( (!\rs2[1]~input_o  & (((\reg_bank|Mux46~0_combout )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|Mux46~2_combout )))) ) ) ) # ( !\reg_bank|Mux46~1_combout  & ( !\reg_bank|Mux46~3_combout  & 
// ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|Mux46~0_combout )) # (\rs2[1]~input_o  & ((\reg_bank|Mux46~2_combout ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|Mux46~0_combout ),
	.datad(!\reg_bank|Mux46~2_combout ),
	.datae(!\reg_bank|Mux46~1_combout ),
	.dataf(!\reg_bank|Mux46~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux46~4 .extended_lut = "off";
defparam \reg_bank|Mux46~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N27
cyclonev_lcell_comb \reg_bank|Mux46~10 (
// Equation(s):
// \reg_bank|Mux46~10_combout  = ( \reg_bank|Mux46~9_combout  & ( \reg_bank|Mux46~4_combout  ) ) # ( !\reg_bank|Mux46~9_combout  & ( \reg_bank|Mux46~4_combout  & ( \rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux46~9_combout  & ( !\reg_bank|Mux46~4_combout  & ( 
// !\rs2[4]~input_o  ) ) )

	.dataa(!\rs2[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_bank|Mux46~9_combout ),
	.dataf(!\reg_bank|Mux46~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux46~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux46~10 .extended_lut = "off";
defparam \reg_bank|Mux46~10 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \reg_bank|Mux46~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N48
cyclonev_lcell_comb \reg_bank|Mux14~2 (
// Equation(s):
// \reg_bank|Mux14~2_combout  = ( \reg_bank|registers[18][17]~q  & ( \reg_bank|registers[22][17]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][17]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][17]~q ))) ) ) ) # ( 
// !\reg_bank|registers[18][17]~q  & ( \reg_bank|registers[22][17]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][17]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][17]~q )))) ) ) ) 
// # ( \reg_bank|registers[18][17]~q  & ( !\reg_bank|registers[22][17]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][17]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][17]~q )))) 
// ) ) ) # ( !\reg_bank|registers[18][17]~q  & ( !\reg_bank|registers[22][17]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][17]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][17]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[30][17]~q ),
	.datad(!\reg_bank|registers[26][17]~q ),
	.datae(!\reg_bank|registers[18][17]~q ),
	.dataf(!\reg_bank|registers[22][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux14~2 .extended_lut = "off";
defparam \reg_bank|Mux14~2 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_bank|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N15
cyclonev_lcell_comb \reg_bank|Mux14~3 (
// Equation(s):
// \reg_bank|Mux14~3_combout  = ( \reg_bank|registers[31][17]~q  & ( \reg_bank|registers[19][17]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|registers[23][17]~q )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o )) # 
// (\reg_bank|registers[27][17]~q ))) ) ) ) # ( !\reg_bank|registers[31][17]~q  & ( \reg_bank|registers[19][17]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|registers[23][17]~q )))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][17]~q  & 
// ((!\rs1[2]~input_o )))) ) ) ) # ( \reg_bank|registers[31][17]~q  & ( !\reg_bank|registers[19][17]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[23][17]~q  & \rs1[2]~input_o )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o )) # 
// (\reg_bank|registers[27][17]~q ))) ) ) ) # ( !\reg_bank|registers[31][17]~q  & ( !\reg_bank|registers[19][17]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[23][17]~q  & \rs1[2]~input_o )))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][17]~q  & 
// ((!\rs1[2]~input_o )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|registers[27][17]~q ),
	.datac(!\reg_bank|registers[23][17]~q ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\reg_bank|registers[31][17]~q ),
	.dataf(!\reg_bank|registers[19][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux14~3 .extended_lut = "off";
defparam \reg_bank|Mux14~3 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \reg_bank|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N18
cyclonev_lcell_comb \reg_bank|Mux14~0 (
// Equation(s):
// \reg_bank|Mux14~0_combout  = ( \reg_bank|registers[16][17]~q  & ( \reg_bank|registers[20][17]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[24][17]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[28][17]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][17]~q  & ( \reg_bank|registers[20][17]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[24][17]~q  & ((\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # (\reg_bank|registers[28][17]~q )))) ) ) ) # ( 
// \reg_bank|registers[16][17]~q  & ( !\reg_bank|registers[20][17]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|registers[24][17]~q ))) # (\rs1[2]~input_o  & (((\reg_bank|registers[28][17]~q  & \rs1[3]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[16][17]~q  & ( !\reg_bank|registers[20][17]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[24][17]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[28][17]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[24][17]~q ),
	.datac(!\reg_bank|registers[28][17]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[16][17]~q ),
	.dataf(!\reg_bank|registers[20][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux14~0 .extended_lut = "off";
defparam \reg_bank|Mux14~0 .lut_mask = 64'h0027AA275527FF27;
defparam \reg_bank|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N45
cyclonev_lcell_comb \reg_bank|Mux14~1 (
// Equation(s):
// \reg_bank|Mux14~1_combout  = ( \reg_bank|registers[25][17]~q  & ( \reg_bank|registers[17][17]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|registers[21][17]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][17]~q )))) ) ) ) # ( 
// !\reg_bank|registers[25][17]~q  & ( \reg_bank|registers[17][17]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o )) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][17]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][17]~q ))))) ) ) 
// ) # ( \reg_bank|registers[25][17]~q  & ( !\reg_bank|registers[17][17]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o )) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][17]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][17]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[25][17]~q  & ( !\reg_bank|registers[17][17]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][17]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][17]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[21][17]~q ),
	.datad(!\reg_bank|registers[29][17]~q ),
	.datae(!\reg_bank|registers[25][17]~q ),
	.dataf(!\reg_bank|registers[17][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux14~1 .extended_lut = "off";
defparam \reg_bank|Mux14~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N51
cyclonev_lcell_comb \reg_bank|Mux14~4 (
// Equation(s):
// \reg_bank|Mux14~4_combout  = ( \reg_bank|Mux14~0_combout  & ( \reg_bank|Mux14~1_combout  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & (\reg_bank|Mux14~2_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux14~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux14~0_combout  & ( \reg_bank|Mux14~1_combout  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|Mux14~2_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux14~3_combout ))))) ) ) ) # ( 
// \reg_bank|Mux14~0_combout  & ( !\reg_bank|Mux14~1_combout  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|Mux14~2_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux14~3_combout ))))) ) ) ) # ( 
// !\reg_bank|Mux14~0_combout  & ( !\reg_bank|Mux14~1_combout  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|Mux14~2_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux14~3_combout ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux14~2_combout ),
	.datad(!\reg_bank|Mux14~3_combout ),
	.datae(!\reg_bank|Mux14~0_combout ),
	.dataf(!\reg_bank|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux14~4 .extended_lut = "off";
defparam \reg_bank|Mux14~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_bank|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N51
cyclonev_lcell_comb \ULA|Add0~69 (
// Equation(s):
// \ULA|Add0~69_sumout  = SUM(( (!\rs1[4]~input_o  & ((\reg_bank|Mux14~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux14~4_combout )) ) + ( \reg_bank|Mux46~10_combout  ) + ( \ULA|Add0~66  ))
// \ULA|Add0~70  = CARRY(( (!\rs1[4]~input_o  & ((\reg_bank|Mux14~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux14~4_combout )) ) + ( \reg_bank|Mux46~10_combout  ) + ( \ULA|Add0~66  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(!\reg_bank|Mux14~4_combout ),
	.datac(!\reg_bank|Mux46~10_combout ),
	.datad(!\reg_bank|Mux14~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~69_sumout ),
	.cout(\ULA|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~69 .extended_lut = "off";
defparam \ULA|Add0~69 .lut_mask = 64'h0000F0F0000011BB;
defparam \ULA|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N48
cyclonev_lcell_comb \ULA|Mux14~0 (
// Equation(s):
// \ULA|Mux14~0_combout  = ( \ULA|Add0~69_sumout  & ( (!\reg_bank|Mux46~10_combout  & ((!\sel[1]~input_o  & ((!\sel[0]~input_o ))) # (\sel[1]~input_o  & (\reg_bank|Mux14~10_combout )))) # (\reg_bank|Mux46~10_combout  & (((!\sel[0]~input_o )) # 
// (\reg_bank|Mux14~10_combout ))) ) ) # ( !\ULA|Add0~69_sumout  & ( (!\reg_bank|Mux46~10_combout  & (\reg_bank|Mux14~10_combout  & (\sel[1]~input_o ))) # (\reg_bank|Mux46~10_combout  & ((!\sel[0]~input_o  & ((\sel[1]~input_o ))) # (\sel[0]~input_o  & 
// (\reg_bank|Mux14~10_combout )))) ) )

	.dataa(!\reg_bank|Mux14~10_combout ),
	.datab(!\sel[1]~input_o ),
	.datac(!\reg_bank|Mux46~10_combout ),
	.datad(!\sel[0]~input_o ),
	.datae(gnd),
	.dataf(!\ULA|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux14~0 .extended_lut = "off";
defparam \ULA|Mux14~0 .lut_mask = 64'h13151315DF15DF15;
defparam \ULA|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N3
cyclonev_lcell_comb \reg_bank|registers[1][17]~feeder (
// Equation(s):
// \reg_bank|registers[1][17]~feeder_combout  = ( \ULA|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[1][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[1][17]~feeder .extended_lut = "off";
defparam \reg_bank|registers[1][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[1][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N5
dffeas \reg_bank|registers[1][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][17] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \reg_bank|Mux14~6 (
// Equation(s):
// \reg_bank|Mux14~6_combout  = ( \reg_bank|registers[3][17]~q  & ( \reg_bank|registers[2][17]~q  & ( ((\rs1[0]~input_o  & \reg_bank|registers[1][17]~q )) # (\rs1[1]~input_o ) ) ) ) # ( !\reg_bank|registers[3][17]~q  & ( \reg_bank|registers[2][17]~q  & ( 
// (!\rs1[0]~input_o  & (\rs1[1]~input_o )) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & \reg_bank|registers[1][17]~q )) ) ) ) # ( \reg_bank|registers[3][17]~q  & ( !\reg_bank|registers[2][17]~q  & ( (\rs1[0]~input_o  & ((\reg_bank|registers[1][17]~q ) # 
// (\rs1[1]~input_o ))) ) ) ) # ( !\reg_bank|registers[3][17]~q  & ( !\reg_bank|registers[2][17]~q  & ( (\rs1[0]~input_o  & (!\rs1[1]~input_o  & \reg_bank|registers[1][17]~q )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[1][17]~q ),
	.datad(gnd),
	.datae(!\reg_bank|registers[3][17]~q ),
	.dataf(!\reg_bank|registers[2][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux14~6 .extended_lut = "off";
defparam \reg_bank|Mux14~6 .lut_mask = 64'h0404151526263737;
defparam \reg_bank|Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N57
cyclonev_lcell_comb \reg_bank|Mux14~8 (
// Equation(s):
// \reg_bank|Mux14~8_combout  = ( \reg_bank|registers[7][17]~q  & ( \reg_bank|registers[4][17]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[6][17]~q ))) # (\rs1[0]~input_o  & (((\reg_bank|registers[5][17]~q ) # (\rs1[1]~input_o 
// )))) ) ) ) # ( !\reg_bank|registers[7][17]~q  & ( \reg_bank|registers[4][17]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[6][17]~q ))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o  & \reg_bank|registers[5][17]~q )))) ) ) ) # ( 
// \reg_bank|registers[7][17]~q  & ( !\reg_bank|registers[4][17]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[6][17]~q  & (\rs1[1]~input_o ))) # (\rs1[0]~input_o  & (((\reg_bank|registers[5][17]~q ) # (\rs1[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[7][17]~q  & ( !\reg_bank|registers[4][17]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[6][17]~q  & (\rs1[1]~input_o ))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o  & \reg_bank|registers[5][17]~q )))) ) ) )

	.dataa(!\reg_bank|registers[6][17]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[5][17]~q ),
	.datae(!\reg_bank|registers[7][17]~q ),
	.dataf(!\reg_bank|registers[4][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux14~8 .extended_lut = "off";
defparam \reg_bank|Mux14~8 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg_bank|Mux14~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N39
cyclonev_lcell_comb \reg_bank|Mux14~7 (
// Equation(s):
// \reg_bank|Mux14~7_combout  = ( \rs1[0]~input_o  & ( \reg_bank|registers[14][17]~q  & ( (!\rs1[1]~input_o  & ((\reg_bank|registers[13][17]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[15][17]~q )) ) ) ) # ( !\rs1[0]~input_o  & ( 
// \reg_bank|registers[14][17]~q  & ( (\reg_bank|registers[12][17]~q ) # (\rs1[1]~input_o ) ) ) ) # ( \rs1[0]~input_o  & ( !\reg_bank|registers[14][17]~q  & ( (!\rs1[1]~input_o  & ((\reg_bank|registers[13][17]~q ))) # (\rs1[1]~input_o  & 
// (\reg_bank|registers[15][17]~q )) ) ) ) # ( !\rs1[0]~input_o  & ( !\reg_bank|registers[14][17]~q  & ( (!\rs1[1]~input_o  & \reg_bank|registers[12][17]~q ) ) ) )

	.dataa(!\reg_bank|registers[15][17]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[13][17]~q ),
	.datad(!\reg_bank|registers[12][17]~q ),
	.datae(!\rs1[0]~input_o ),
	.dataf(!\reg_bank|registers[14][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux14~7 .extended_lut = "off";
defparam \reg_bank|Mux14~7 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \reg_bank|Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N45
cyclonev_lcell_comb \reg_bank|Mux14~5 (
// Equation(s):
// \reg_bank|Mux14~5_combout  = ( \reg_bank|registers[10][17]~q  & ( \reg_bank|registers[8][17]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & (\reg_bank|registers[9][17]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[11][17]~q )))) ) ) ) # ( 
// !\reg_bank|registers[10][17]~q  & ( \reg_bank|registers[8][17]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[9][17]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[11][17]~q ))))) ) 
// ) ) # ( \reg_bank|registers[10][17]~q  & ( !\reg_bank|registers[8][17]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[9][17]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[11][17]~q 
// ))))) ) ) ) # ( !\reg_bank|registers[10][17]~q  & ( !\reg_bank|registers[8][17]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[9][17]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[11][17]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[9][17]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[11][17]~q ),
	.datae(!\reg_bank|registers[10][17]~q ),
	.dataf(!\reg_bank|registers[8][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux14~5 .extended_lut = "off";
defparam \reg_bank|Mux14~5 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_bank|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N45
cyclonev_lcell_comb \reg_bank|Mux14~9 (
// Equation(s):
// \reg_bank|Mux14~9_combout  = ( \reg_bank|Mux14~7_combout  & ( \reg_bank|Mux14~5_combout  & ( ((!\rs1[2]~input_o  & (\reg_bank|Mux14~6_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux14~8_combout )))) # (\rs1[3]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux14~7_combout  & ( \reg_bank|Mux14~5_combout  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o )) # (\reg_bank|Mux14~6_combout ))) # (\rs1[2]~input_o  & (((\reg_bank|Mux14~8_combout  & !\rs1[3]~input_o )))) ) ) ) # ( \reg_bank|Mux14~7_combout  & ( 
// !\reg_bank|Mux14~5_combout  & ( (!\rs1[2]~input_o  & (\reg_bank|Mux14~6_combout  & ((!\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o ) # (\reg_bank|Mux14~8_combout )))) ) ) ) # ( !\reg_bank|Mux14~7_combout  & ( !\reg_bank|Mux14~5_combout  & 
// ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux14~6_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux14~8_combout ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|Mux14~6_combout ),
	.datac(!\reg_bank|Mux14~8_combout ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|Mux14~7_combout ),
	.dataf(!\reg_bank|Mux14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux14~9 .extended_lut = "off";
defparam \reg_bank|Mux14~9 .lut_mask = 64'h2700275527AA27FF;
defparam \reg_bank|Mux14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N51
cyclonev_lcell_comb \reg_bank|Mux14~10 (
// Equation(s):
// \reg_bank|Mux14~10_combout  = ( \reg_bank|Mux14~4_combout  & ( (\rs1[4]~input_o ) # (\reg_bank|Mux14~9_combout ) ) ) # ( !\reg_bank|Mux14~4_combout  & ( (\reg_bank|Mux14~9_combout  & !\rs1[4]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_bank|Mux14~9_combout ),
	.datad(!\rs1[4]~input_o ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux14~10 .extended_lut = "off";
defparam \reg_bank|Mux14~10 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \reg_bank|Mux14~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N26
dffeas \reg_bank|registers[14][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N29
dffeas \reg_bank|registers[15][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N25
dffeas \reg_bank|registers[12][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \reg_bank|registers[13][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N27
cyclonev_lcell_comb \reg_bank|Mux45~7 (
// Equation(s):
// \reg_bank|Mux45~7_combout  = ( \reg_bank|registers[12][18]~q  & ( \reg_bank|registers[13][18]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[14][18]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][18]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][18]~q  & ( \reg_bank|registers[13][18]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[14][18]~q  & ((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|registers[15][18]~q )))) ) ) ) # ( 
// \reg_bank|registers[12][18]~q  & ( !\reg_bank|registers[13][18]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[14][18]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[15][18]~q  & \rs2[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[12][18]~q  & ( !\reg_bank|registers[13][18]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[14][18]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][18]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[14][18]~q ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[15][18]~q ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[12][18]~q ),
	.dataf(!\reg_bank|registers[13][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux45~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux45~7 .extended_lut = "off";
defparam \reg_bank|Mux45~7 .lut_mask = 64'h0047CC473347FF47;
defparam \reg_bank|Mux45~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N20
dffeas \reg_bank|registers[11][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N44
dffeas \reg_bank|registers[10][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N9
cyclonev_lcell_comb \reg_bank|registers[9][18]~feeder (
// Equation(s):
// \reg_bank|registers[9][18]~feeder_combout  = ( \ULA|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[9][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[9][18]~feeder .extended_lut = "off";
defparam \reg_bank|registers[9][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[9][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N11
dffeas \reg_bank|registers[9][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \reg_bank|registers[8][18]~feeder (
// Equation(s):
// \reg_bank|registers[8][18]~feeder_combout  = ( \ULA|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][18]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N14
dffeas \reg_bank|registers[8][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N0
cyclonev_lcell_comb \reg_bank|Mux45~5 (
// Equation(s):
// \reg_bank|Mux45~5_combout  = ( \reg_bank|registers[9][18]~q  & ( \reg_bank|registers[8][18]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & ((\reg_bank|registers[10][18]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][18]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][18]~q  & ( \reg_bank|registers[8][18]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|registers[10][18]~q )))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][18]~q  & (\rs2[1]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[9][18]~q  & ( !\reg_bank|registers[8][18]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o  & \reg_bank|registers[10][18]~q )))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[11][18]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][18]~q  & ( !\reg_bank|registers[8][18]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[10][18]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][18]~q )))) ) ) )

	.dataa(!\reg_bank|registers[11][18]~q ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[10][18]~q ),
	.datae(!\reg_bank|registers[9][18]~q ),
	.dataf(!\reg_bank|registers[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux45~5 .extended_lut = "off";
defparam \reg_bank|Mux45~5 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \reg_bank|Mux45~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N8
dffeas \reg_bank|registers[6][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N5
dffeas \reg_bank|registers[7][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N38
dffeas \reg_bank|registers[5][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N10
dffeas \reg_bank|registers[4][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N39
cyclonev_lcell_comb \reg_bank|Mux45~8 (
// Equation(s):
// \reg_bank|Mux45~8_combout  = ( \reg_bank|registers[5][18]~q  & ( \reg_bank|registers[4][18]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[6][18]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][18]~q )))) ) ) ) # ( 
// !\reg_bank|registers[5][18]~q  & ( \reg_bank|registers[4][18]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[6][18]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][18]~q ))))) ) ) ) # 
// ( \reg_bank|registers[5][18]~q  & ( !\reg_bank|registers[4][18]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[6][18]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][18]~q ))))) ) ) ) # 
// ( !\reg_bank|registers[5][18]~q  & ( !\reg_bank|registers[4][18]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[6][18]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][18]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[6][18]~q ),
	.datad(!\reg_bank|registers[7][18]~q ),
	.datae(!\reg_bank|registers[5][18]~q ),
	.dataf(!\reg_bank|registers[4][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux45~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux45~8 .extended_lut = "off";
defparam \reg_bank|Mux45~8 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux45~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N14
dffeas \reg_bank|registers[3][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N54
cyclonev_lcell_comb \reg_bank|registers[1][18]~feeder (
// Equation(s):
// \reg_bank|registers[1][18]~feeder_combout  = ( \ULA|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[1][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[1][18]~feeder .extended_lut = "off";
defparam \reg_bank|registers[1][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[1][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N56
dffeas \reg_bank|registers[1][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N26
dffeas \reg_bank|registers[2][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N18
cyclonev_lcell_comb \reg_bank|Mux45~6 (
// Equation(s):
// \reg_bank|Mux45~6_combout  = ( \reg_bank|registers[1][18]~q  & ( \reg_bank|registers[2][18]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # (\reg_bank|registers[3][18]~q ))) ) ) ) # ( 
// !\reg_bank|registers[1][18]~q  & ( \reg_bank|registers[2][18]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # (\reg_bank|registers[3][18]~q ))) ) ) ) # ( \reg_bank|registers[1][18]~q  & ( !\reg_bank|registers[2][18]~q  & ( (\rs2[0]~input_o  & 
// ((!\rs2[1]~input_o ) # (\reg_bank|registers[3][18]~q ))) ) ) ) # ( !\reg_bank|registers[1][18]~q  & ( !\reg_bank|registers[2][18]~q  & ( (\rs2[1]~input_o  & (\rs2[0]~input_o  & \reg_bank|registers[3][18]~q )) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(gnd),
	.datad(!\reg_bank|registers[3][18]~q ),
	.datae(!\reg_bank|registers[1][18]~q ),
	.dataf(!\reg_bank|registers[2][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux45~6 .extended_lut = "off";
defparam \reg_bank|Mux45~6 .lut_mask = 64'h0011223344556677;
defparam \reg_bank|Mux45~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N21
cyclonev_lcell_comb \reg_bank|Mux45~9 (
// Equation(s):
// \reg_bank|Mux45~9_combout  = ( \reg_bank|Mux45~8_combout  & ( \reg_bank|Mux45~6_combout  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|Mux45~5_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux45~7_combout ))) ) ) ) # ( 
// !\reg_bank|Mux45~8_combout  & ( \reg_bank|Mux45~6_combout  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|Mux45~5_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux45~7_combout )))) ) ) ) # ( 
// \reg_bank|Mux45~8_combout  & ( !\reg_bank|Mux45~6_combout  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|Mux45~5_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux45~7_combout )))) ) ) ) # ( 
// !\reg_bank|Mux45~8_combout  & ( !\reg_bank|Mux45~6_combout  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|Mux45~5_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux45~7_combout )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux45~7_combout ),
	.datad(!\reg_bank|Mux45~5_combout ),
	.datae(!\reg_bank|Mux45~8_combout ),
	.dataf(!\reg_bank|Mux45~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux45~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux45~9 .extended_lut = "off";
defparam \reg_bank|Mux45~9 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_bank|Mux45~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N12
cyclonev_lcell_comb \reg_bank|registers[20][18]~feeder (
// Equation(s):
// \reg_bank|registers[20][18]~feeder_combout  = ( \ULA|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][18]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N14
dffeas \reg_bank|registers[20][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N18
cyclonev_lcell_comb \reg_bank|registers[24][18]~feeder (
// Equation(s):
// \reg_bank|registers[24][18]~feeder_combout  = ( \ULA|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[24][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[24][18]~feeder .extended_lut = "off";
defparam \reg_bank|registers[24][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[24][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N20
dffeas \reg_bank|registers[24][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[24][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N2
dffeas \reg_bank|registers[28][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N57
cyclonev_lcell_comb \reg_bank|registers[16][18]~feeder (
// Equation(s):
// \reg_bank|registers[16][18]~feeder_combout  = ( \ULA|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[16][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[16][18]~feeder .extended_lut = "off";
defparam \reg_bank|registers[16][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[16][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N59
dffeas \reg_bank|registers[16][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[16][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N54
cyclonev_lcell_comb \reg_bank|Mux45~0 (
// Equation(s):
// \reg_bank|Mux45~0_combout  = ( \reg_bank|registers[28][18]~q  & ( \reg_bank|registers[16][18]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[24][18]~q )))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o )) # 
// (\reg_bank|registers[20][18]~q ))) ) ) ) # ( !\reg_bank|registers[28][18]~q  & ( \reg_bank|registers[16][18]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[24][18]~q )))) # (\rs2[2]~input_o  & (\reg_bank|registers[20][18]~q  & 
// ((!\rs2[3]~input_o )))) ) ) ) # ( \reg_bank|registers[28][18]~q  & ( !\reg_bank|registers[16][18]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[24][18]~q  & \rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o )) # 
// (\reg_bank|registers[20][18]~q ))) ) ) ) # ( !\reg_bank|registers[28][18]~q  & ( !\reg_bank|registers[16][18]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[24][18]~q  & \rs2[3]~input_o )))) # (\rs2[2]~input_o  & (\reg_bank|registers[20][18]~q  & 
// ((!\rs2[3]~input_o )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[20][18]~q ),
	.datac(!\reg_bank|registers[24][18]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[28][18]~q ),
	.dataf(!\reg_bank|registers[16][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux45~0 .extended_lut = "off";
defparam \reg_bank|Mux45~0 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \reg_bank|Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N28
dffeas \reg_bank|registers[23][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N20
dffeas \reg_bank|registers[31][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N2
dffeas \reg_bank|registers[27][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N50
dffeas \reg_bank|registers[19][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N21
cyclonev_lcell_comb \reg_bank|Mux45~3 (
// Equation(s):
// \reg_bank|Mux45~3_combout  = ( \reg_bank|registers[27][18]~q  & ( \reg_bank|registers[19][18]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[23][18]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[31][18]~q )))) ) ) ) # ( 
// !\reg_bank|registers[27][18]~q  & ( \reg_bank|registers[19][18]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[23][18]~q )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[31][18]~q )))) ) ) ) # ( 
// \reg_bank|registers[27][18]~q  & ( !\reg_bank|registers[19][18]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[23][18]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[31][18]~q )))) ) ) ) # ( 
// !\reg_bank|registers[27][18]~q  & ( !\reg_bank|registers[19][18]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[23][18]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[31][18]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[23][18]~q ),
	.datad(!\reg_bank|registers[31][18]~q ),
	.datae(!\reg_bank|registers[27][18]~q ),
	.dataf(!\reg_bank|registers[19][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux45~3 .extended_lut = "off";
defparam \reg_bank|Mux45~3 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N24
cyclonev_lcell_comb \reg_bank|registers[25][18]~feeder (
// Equation(s):
// \reg_bank|registers[25][18]~feeder_combout  = ( \ULA|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[25][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[25][18]~feeder .extended_lut = "off";
defparam \reg_bank|registers[25][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[25][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N26
dffeas \reg_bank|registers[25][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[25][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N30
cyclonev_lcell_comb \reg_bank|registers[29][18]~feeder (
// Equation(s):
// \reg_bank|registers[29][18]~feeder_combout  = ( \ULA|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[29][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[29][18]~feeder .extended_lut = "off";
defparam \reg_bank|registers[29][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[29][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N32
dffeas \reg_bank|registers[29][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[29][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N45
cyclonev_lcell_comb \reg_bank|registers[21][18]~feeder (
// Equation(s):
// \reg_bank|registers[21][18]~feeder_combout  = ( \ULA|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][18]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N47
dffeas \reg_bank|registers[21][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N39
cyclonev_lcell_comb \reg_bank|registers[17][18]~feeder (
// Equation(s):
// \reg_bank|registers[17][18]~feeder_combout  = ( \ULA|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[17][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[17][18]~feeder .extended_lut = "off";
defparam \reg_bank|registers[17][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[17][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N41
dffeas \reg_bank|registers[17][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[17][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N12
cyclonev_lcell_comb \reg_bank|Mux45~1 (
// Equation(s):
// \reg_bank|Mux45~1_combout  = ( \reg_bank|registers[21][18]~q  & ( \reg_bank|registers[17][18]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[25][18]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[29][18]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][18]~q  & ( \reg_bank|registers[17][18]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[25][18]~q )))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[29][18]~q )))) ) ) ) # ( 
// \reg_bank|registers[21][18]~q  & ( !\reg_bank|registers[17][18]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & (\reg_bank|registers[25][18]~q ))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[29][18]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][18]~q  & ( !\reg_bank|registers[17][18]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[25][18]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[29][18]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[25][18]~q ),
	.datad(!\reg_bank|registers[29][18]~q ),
	.datae(!\reg_bank|registers[21][18]~q ),
	.dataf(!\reg_bank|registers[17][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux45~1 .extended_lut = "off";
defparam \reg_bank|Mux45~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N32
dffeas \reg_bank|registers[30][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N23
dffeas \reg_bank|registers[22][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N9
cyclonev_lcell_comb \reg_bank|registers[18][18]~feeder (
// Equation(s):
// \reg_bank|registers[18][18]~feeder_combout  = ( \ULA|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][18]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N11
dffeas \reg_bank|registers[18][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N33
cyclonev_lcell_comb \reg_bank|Mux45~2 (
// Equation(s):
// \reg_bank|Mux45~2_combout  = ( \reg_bank|registers[22][18]~q  & ( \reg_bank|registers[18][18]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][18]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][18]~q ))) ) ) ) # ( 
// !\reg_bank|registers[22][18]~q  & ( \reg_bank|registers[18][18]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[26][18]~q )))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][18]~q  & ((\rs2[3]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[22][18]~q  & ( !\reg_bank|registers[18][18]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[26][18]~q  & \rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[30][18]~q ))) ) ) ) # ( 
// !\reg_bank|registers[22][18]~q  & ( !\reg_bank|registers[18][18]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][18]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][18]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[30][18]~q ),
	.datac(!\reg_bank|registers[26][18]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[22][18]~q ),
	.dataf(!\reg_bank|registers[18][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux45~2 .extended_lut = "off";
defparam \reg_bank|Mux45~2 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \reg_bank|Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N42
cyclonev_lcell_comb \reg_bank|Mux45~4 (
// Equation(s):
// \reg_bank|Mux45~4_combout  = ( \reg_bank|Mux45~1_combout  & ( \reg_bank|Mux45~2_combout  & ( (!\rs2[1]~input_o  & (((\reg_bank|Mux45~0_combout )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|Mux45~3_combout )))) ) ) ) # 
// ( !\reg_bank|Mux45~1_combout  & ( \reg_bank|Mux45~2_combout  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|Mux45~0_combout ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|Mux45~3_combout )))) ) ) ) # ( \reg_bank|Mux45~1_combout  & 
// ( !\reg_bank|Mux45~2_combout  & ( (!\rs2[1]~input_o  & (((\reg_bank|Mux45~0_combout )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (\rs2[0]~input_o  & ((\reg_bank|Mux45~3_combout )))) ) ) ) # ( !\reg_bank|Mux45~1_combout  & ( !\reg_bank|Mux45~2_combout  
// & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|Mux45~0_combout ))) # (\rs2[1]~input_o  & (\rs2[0]~input_o  & ((\reg_bank|Mux45~3_combout )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|Mux45~0_combout ),
	.datad(!\reg_bank|Mux45~3_combout ),
	.datae(!\reg_bank|Mux45~1_combout ),
	.dataf(!\reg_bank|Mux45~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux45~4 .extended_lut = "off";
defparam \reg_bank|Mux45~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_bank|Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N3
cyclonev_lcell_comb \reg_bank|Mux45~10 (
// Equation(s):
// \reg_bank|Mux45~10_combout  = ( \reg_bank|Mux45~9_combout  & ( \reg_bank|Mux45~4_combout  ) ) # ( !\reg_bank|Mux45~9_combout  & ( \reg_bank|Mux45~4_combout  & ( \rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux45~9_combout  & ( !\reg_bank|Mux45~4_combout  & ( 
// !\rs2[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux45~9_combout ),
	.dataf(!\reg_bank|Mux45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux45~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux45~10 .extended_lut = "off";
defparam \reg_bank|Mux45~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \reg_bank|Mux45~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N9
cyclonev_lcell_comb \reg_bank|Mux13~8 (
// Equation(s):
// \reg_bank|Mux13~8_combout  = ( \reg_bank|registers[5][18]~q  & ( \reg_bank|registers[4][18]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & (\reg_bank|registers[6][18]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[7][18]~q )))) ) ) ) # ( 
// !\reg_bank|registers[5][18]~q  & ( \reg_bank|registers[4][18]~q  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[6][18]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[7][18]~q ))))) ) ) ) # 
// ( \reg_bank|registers[5][18]~q  & ( !\reg_bank|registers[4][18]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[6][18]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[7][18]~q ))))) ) ) ) # 
// ( !\reg_bank|registers[5][18]~q  & ( !\reg_bank|registers[4][18]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[6][18]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[7][18]~q ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[6][18]~q ),
	.datad(!\reg_bank|registers[7][18]~q ),
	.datae(!\reg_bank|registers[5][18]~q ),
	.dataf(!\reg_bank|registers[4][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux13~8 .extended_lut = "off";
defparam \reg_bank|Mux13~8 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux13~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N51
cyclonev_lcell_comb \reg_bank|Mux13~7 (
// Equation(s):
// \reg_bank|Mux13~7_combout  = ( \reg_bank|registers[13][18]~q  & ( \reg_bank|registers[12][18]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & (\reg_bank|registers[14][18]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[15][18]~q )))) ) ) ) # ( 
// !\reg_bank|registers[13][18]~q  & ( \reg_bank|registers[12][18]~q  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[14][18]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[15][18]~q ))))) ) ) 
// ) # ( \reg_bank|registers[13][18]~q  & ( !\reg_bank|registers[12][18]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[14][18]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[15][18]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[13][18]~q  & ( !\reg_bank|registers[12][18]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[14][18]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[15][18]~q ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[14][18]~q ),
	.datad(!\reg_bank|registers[15][18]~q ),
	.datae(!\reg_bank|registers[13][18]~q ),
	.dataf(!\reg_bank|registers[12][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux13~7 .extended_lut = "off";
defparam \reg_bank|Mux13~7 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N39
cyclonev_lcell_comb \reg_bank|Mux13~6 (
// Equation(s):
// \reg_bank|Mux13~6_combout  = ( \reg_bank|registers[2][18]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o )) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[1][18]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[3][18]~q )))) ) ) # ( 
// !\reg_bank|registers[2][18]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[1][18]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[3][18]~q )))) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[3][18]~q ),
	.datad(!\reg_bank|registers[1][18]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[2][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux13~6 .extended_lut = "off";
defparam \reg_bank|Mux13~6 .lut_mask = 64'h0145014523672367;
defparam \reg_bank|Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N21
cyclonev_lcell_comb \reg_bank|Mux13~5 (
// Equation(s):
// \reg_bank|Mux13~5_combout  = ( \reg_bank|registers[9][18]~q  & ( \reg_bank|registers[8][18]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & ((\reg_bank|registers[10][18]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][18]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][18]~q  & ( \reg_bank|registers[8][18]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o ) # (\reg_bank|registers[10][18]~q )))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][18]~q  & ((\rs1[1]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[9][18]~q  & ( !\reg_bank|registers[8][18]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[10][18]~q  & \rs1[1]~input_o )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[11][18]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][18]~q  & ( !\reg_bank|registers[8][18]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[10][18]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][18]~q )))) ) ) )

	.dataa(!\reg_bank|registers[11][18]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[10][18]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[9][18]~q ),
	.dataf(!\reg_bank|registers[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux13~5 .extended_lut = "off";
defparam \reg_bank|Mux13~5 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \reg_bank|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N15
cyclonev_lcell_comb \reg_bank|Mux13~9 (
// Equation(s):
// \reg_bank|Mux13~9_combout  = ( \reg_bank|Mux13~6_combout  & ( \reg_bank|Mux13~5_combout  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|Mux13~8_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux13~7_combout )))) ) ) ) # ( 
// !\reg_bank|Mux13~6_combout  & ( \reg_bank|Mux13~5_combout  & ( (!\rs1[3]~input_o  & (\reg_bank|Mux13~8_combout  & (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|Mux13~7_combout )))) ) ) ) # ( \reg_bank|Mux13~6_combout  & ( 
// !\reg_bank|Mux13~5_combout  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )) # (\reg_bank|Mux13~8_combout ))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o  & \reg_bank|Mux13~7_combout )))) ) ) ) # ( !\reg_bank|Mux13~6_combout  & ( !\reg_bank|Mux13~5_combout  & 
// ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|Mux13~8_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux13~7_combout ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|Mux13~8_combout ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|Mux13~7_combout ),
	.datae(!\reg_bank|Mux13~6_combout ),
	.dataf(!\reg_bank|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux13~9 .extended_lut = "off";
defparam \reg_bank|Mux13~9 .lut_mask = 64'h0207A2A75257F2F7;
defparam \reg_bank|Mux13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N54
cyclonev_lcell_comb \ULA|Add0~73 (
// Equation(s):
// \ULA|Add0~73_sumout  = SUM(( \reg_bank|Mux45~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux13~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux13~4_combout )) ) + ( \ULA|Add0~70  ))
// \ULA|Add0~74  = CARRY(( \reg_bank|Mux45~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux13~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux13~4_combout )) ) + ( \ULA|Add0~70  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(!\reg_bank|Mux13~4_combout ),
	.datac(!\reg_bank|Mux13~9_combout ),
	.datad(!\reg_bank|Mux45~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~73_sumout ),
	.cout(\ULA|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~73 .extended_lut = "off";
defparam \ULA|Add0~73 .lut_mask = 64'h0000E4E4000000FF;
defparam \ULA|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N33
cyclonev_lcell_comb \ULA|Mux13~0 (
// Equation(s):
// \ULA|Mux13~0_combout  = ( \ULA|Add0~73_sumout  & ( (!\reg_bank|Mux45~10_combout  & ((!\sel[1]~input_o  & (!\sel[0]~input_o )) # (\sel[1]~input_o  & ((\reg_bank|Mux13~10_combout ))))) # (\reg_bank|Mux45~10_combout  & ((!\sel[0]~input_o ) # 
// ((\reg_bank|Mux13~10_combout )))) ) ) # ( !\ULA|Add0~73_sumout  & ( (!\reg_bank|Mux45~10_combout  & (((\sel[1]~input_o  & \reg_bank|Mux13~10_combout )))) # (\reg_bank|Mux45~10_combout  & ((!\sel[0]~input_o  & (\sel[1]~input_o )) # (\sel[0]~input_o  & 
// ((\reg_bank|Mux13~10_combout ))))) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\sel[1]~input_o ),
	.datac(!\reg_bank|Mux13~10_combout ),
	.datad(!\reg_bank|Mux45~10_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux13~0 .extended_lut = "off";
defparam \ULA|Mux13~0 .lut_mask = 64'h032703278BAF8BAF;
defparam \ULA|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N14
dffeas \reg_bank|registers[26][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][18] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N15
cyclonev_lcell_comb \reg_bank|Mux13~2 (
// Equation(s):
// \reg_bank|Mux13~2_combout  = ( \reg_bank|registers[22][18]~q  & ( \reg_bank|registers[18][18]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[26][18]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][18]~q )))) ) ) ) # ( 
// !\reg_bank|registers[22][18]~q  & ( \reg_bank|registers[18][18]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[26][18]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][18]~q ))))) 
// ) ) ) # ( \reg_bank|registers[22][18]~q  & ( !\reg_bank|registers[18][18]~q  & ( (!\rs1[3]~input_o  & (((\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[26][18]~q )) # (\rs1[2]~input_o  & 
// ((\reg_bank|registers[30][18]~q ))))) ) ) ) # ( !\reg_bank|registers[22][18]~q  & ( !\reg_bank|registers[18][18]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[26][18]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][18]~q ))))) 
// ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|registers[26][18]~q ),
	.datac(!\reg_bank|registers[30][18]~q ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\reg_bank|registers[22][18]~q ),
	.dataf(!\reg_bank|registers[18][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux13~2 .extended_lut = "off";
defparam \reg_bank|Mux13~2 .lut_mask = 64'h110511AFBB05BBAF;
defparam \reg_bank|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N3
cyclonev_lcell_comb \reg_bank|Mux13~3 (
// Equation(s):
// \reg_bank|Mux13~3_combout  = ( \reg_bank|registers[27][18]~q  & ( \reg_bank|registers[19][18]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|registers[23][18]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[31][18]~q )))) ) ) ) # ( 
// !\reg_bank|registers[27][18]~q  & ( \reg_bank|registers[19][18]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[23][18]~q )))) # (\rs1[3]~input_o  & (\rs1[2]~input_o  & ((\reg_bank|registers[31][18]~q )))) ) ) ) # ( 
// \reg_bank|registers[27][18]~q  & ( !\reg_bank|registers[19][18]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & (\reg_bank|registers[23][18]~q ))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[31][18]~q )))) ) ) ) # ( 
// !\reg_bank|registers[27][18]~q  & ( !\reg_bank|registers[19][18]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[23][18]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[31][18]~q ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[23][18]~q ),
	.datad(!\reg_bank|registers[31][18]~q ),
	.datae(!\reg_bank|registers[27][18]~q ),
	.dataf(!\reg_bank|registers[19][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux13~3 .extended_lut = "off";
defparam \reg_bank|Mux13~3 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N42
cyclonev_lcell_comb \reg_bank|Mux13~0 (
// Equation(s):
// \reg_bank|Mux13~0_combout  = ( \reg_bank|registers[28][18]~q  & ( \reg_bank|registers[16][18]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[24][18]~q )))) # (\rs1[2]~input_o  & (((\reg_bank|registers[20][18]~q )) # 
// (\rs1[3]~input_o ))) ) ) ) # ( !\reg_bank|registers[28][18]~q  & ( \reg_bank|registers[16][18]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[24][18]~q )))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o  & 
// ((\reg_bank|registers[20][18]~q )))) ) ) ) # ( \reg_bank|registers[28][18]~q  & ( !\reg_bank|registers[16][18]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[24][18]~q ))) # (\rs1[2]~input_o  & (((\reg_bank|registers[20][18]~q )) # 
// (\rs1[3]~input_o ))) ) ) ) # ( !\reg_bank|registers[28][18]~q  & ( !\reg_bank|registers[16][18]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[24][18]~q ))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o  & ((\reg_bank|registers[20][18]~q 
// )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[24][18]~q ),
	.datad(!\reg_bank|registers[20][18]~q ),
	.datae(!\reg_bank|registers[28][18]~q ),
	.dataf(!\reg_bank|registers[16][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux13~0 .extended_lut = "off";
defparam \reg_bank|Mux13~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_bank|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N0
cyclonev_lcell_comb \reg_bank|Mux13~1 (
// Equation(s):
// \reg_bank|Mux13~1_combout  = ( \reg_bank|registers[21][18]~q  & ( \reg_bank|registers[17][18]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[25][18]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][18]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][18]~q  & ( \reg_bank|registers[17][18]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[25][18]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][18]~q ))))) ) ) 
// ) # ( \reg_bank|registers[21][18]~q  & ( !\reg_bank|registers[17][18]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[25][18]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][18]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[21][18]~q  & ( !\reg_bank|registers[17][18]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[25][18]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][18]~q ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[25][18]~q ),
	.datad(!\reg_bank|registers[29][18]~q ),
	.datae(!\reg_bank|registers[21][18]~q ),
	.dataf(!\reg_bank|registers[17][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux13~1 .extended_lut = "off";
defparam \reg_bank|Mux13~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \reg_bank|Mux13~4 (
// Equation(s):
// \reg_bank|Mux13~4_combout  = ( \reg_bank|Mux13~0_combout  & ( \reg_bank|Mux13~1_combout  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & (\reg_bank|Mux13~2_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux13~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux13~0_combout  & ( \reg_bank|Mux13~1_combout  & ( (!\rs1[0]~input_o  & (\reg_bank|Mux13~2_combout  & ((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o ) # (\reg_bank|Mux13~3_combout )))) ) ) ) # ( \reg_bank|Mux13~0_combout  & ( 
// !\reg_bank|Mux13~1_combout  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|Mux13~2_combout ))) # (\rs1[0]~input_o  & (((\reg_bank|Mux13~3_combout  & \rs1[1]~input_o )))) ) ) ) # ( !\reg_bank|Mux13~0_combout  & ( !\reg_bank|Mux13~1_combout  & 
// ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|Mux13~2_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux13~3_combout ))))) ) ) )

	.dataa(!\reg_bank|Mux13~2_combout ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux13~3_combout ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|Mux13~0_combout ),
	.dataf(!\reg_bank|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux13~4 .extended_lut = "off";
defparam \reg_bank|Mux13~4 .lut_mask = 64'h0047CC473347FF47;
defparam \reg_bank|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \reg_bank|Mux13~10 (
// Equation(s):
// \reg_bank|Mux13~10_combout  = ( \reg_bank|Mux13~9_combout  & ( (!\rs1[4]~input_o ) # (\reg_bank|Mux13~4_combout ) ) ) # ( !\reg_bank|Mux13~9_combout  & ( (\rs1[4]~input_o  & \reg_bank|Mux13~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs1[4]~input_o ),
	.datad(!\reg_bank|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux13~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux13~10 .extended_lut = "off";
defparam \reg_bank|Mux13~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \reg_bank|Mux13~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N26
dffeas \reg_bank|registers[19][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N24
cyclonev_lcell_comb \reg_bank|registers[23][19]~feeder (
// Equation(s):
// \reg_bank|registers[23][19]~feeder_combout  = ( \ULA|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[23][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[23][19]~feeder .extended_lut = "off";
defparam \reg_bank|registers[23][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[23][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N25
dffeas \reg_bank|registers[23][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[23][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N56
dffeas \reg_bank|registers[27][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N57
cyclonev_lcell_comb \reg_bank|Mux44~3 (
// Equation(s):
// \reg_bank|Mux44~3_combout  = ( \reg_bank|registers[23][19]~q  & ( \reg_bank|registers[27][19]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[19][19]~q ) # (\rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # 
// (\reg_bank|registers[31][19]~q ))) ) ) ) # ( !\reg_bank|registers[23][19]~q  & ( \reg_bank|registers[27][19]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[19][19]~q ) # (\rs2[3]~input_o )))) # (\rs2[2]~input_o  & (\reg_bank|registers[31][19]~q  & 
// (\rs2[3]~input_o ))) ) ) ) # ( \reg_bank|registers[23][19]~q  & ( !\reg_bank|registers[27][19]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o  & \reg_bank|registers[19][19]~q )))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # 
// (\reg_bank|registers[31][19]~q ))) ) ) ) # ( !\reg_bank|registers[23][19]~q  & ( !\reg_bank|registers[27][19]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o  & \reg_bank|registers[19][19]~q )))) # (\rs2[2]~input_o  & (\reg_bank|registers[31][19]~q  & 
// (\rs2[3]~input_o ))) ) ) )

	.dataa(!\reg_bank|registers[31][19]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[19][19]~q ),
	.datae(!\reg_bank|registers[23][19]~q ),
	.dataf(!\reg_bank|registers[27][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux44~3 .extended_lut = "off";
defparam \reg_bank|Mux44~3 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg_bank|Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N48
cyclonev_lcell_comb \reg_bank|registers[20][19]~feeder (
// Equation(s):
// \reg_bank|registers[20][19]~feeder_combout  = ( \ULA|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][19]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N50
dffeas \reg_bank|registers[20][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N48
cyclonev_lcell_comb \reg_bank|registers[16][19]~feeder (
// Equation(s):
// \reg_bank|registers[16][19]~feeder_combout  = ( \ULA|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[16][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[16][19]~feeder .extended_lut = "off";
defparam \reg_bank|registers[16][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[16][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N50
dffeas \reg_bank|registers[16][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[16][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N21
cyclonev_lcell_comb \reg_bank|registers[24][19]~feeder (
// Equation(s):
// \reg_bank|registers[24][19]~feeder_combout  = ( \ULA|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[24][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[24][19]~feeder .extended_lut = "off";
defparam \reg_bank|registers[24][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[24][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N23
dffeas \reg_bank|registers[24][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[24][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N32
dffeas \reg_bank|registers[28][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N9
cyclonev_lcell_comb \reg_bank|Mux44~0 (
// Equation(s):
// \reg_bank|Mux44~0_combout  = ( \reg_bank|registers[24][19]~q  & ( \reg_bank|registers[28][19]~q  & ( ((!\rs2[2]~input_o  & ((\reg_bank|registers[16][19]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[20][19]~q ))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[24][19]~q  & ( \reg_bank|registers[28][19]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o  & \reg_bank|registers[16][19]~q )))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o )) # (\reg_bank|registers[20][19]~q ))) ) ) ) # ( 
// \reg_bank|registers[24][19]~q  & ( !\reg_bank|registers[28][19]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[16][19]~q ) # (\rs2[3]~input_o )))) # (\rs2[2]~input_o  & (\reg_bank|registers[20][19]~q  & (!\rs2[3]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[24][19]~q  & ( !\reg_bank|registers[28][19]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[16][19]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[20][19]~q )))) ) ) )

	.dataa(!\reg_bank|registers[20][19]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[16][19]~q ),
	.datae(!\reg_bank|registers[24][19]~q ),
	.dataf(!\reg_bank|registers[28][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux44~0 .extended_lut = "off";
defparam \reg_bank|Mux44~0 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \reg_bank|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N41
dffeas \reg_bank|registers[22][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N29
dffeas \reg_bank|registers[26][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N6
cyclonev_lcell_comb \reg_bank|registers[18][19]~feeder (
// Equation(s):
// \reg_bank|registers[18][19]~feeder_combout  = ( \ULA|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][19]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N8
dffeas \reg_bank|registers[18][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N44
dffeas \reg_bank|registers[30][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N45
cyclonev_lcell_comb \reg_bank|Mux44~2 (
// Equation(s):
// \reg_bank|Mux44~2_combout  = ( \reg_bank|registers[18][19]~q  & ( \reg_bank|registers[30][19]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[26][19]~q )))) # (\rs2[2]~input_o  & (((\reg_bank|registers[22][19]~q )) # 
// (\rs2[3]~input_o ))) ) ) ) # ( !\reg_bank|registers[18][19]~q  & ( \reg_bank|registers[30][19]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[26][19]~q )))) # (\rs2[2]~input_o  & (((\reg_bank|registers[22][19]~q )) # 
// (\rs2[3]~input_o ))) ) ) ) # ( \reg_bank|registers[18][19]~q  & ( !\reg_bank|registers[30][19]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[26][19]~q )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & 
// (\reg_bank|registers[22][19]~q ))) ) ) ) # ( !\reg_bank|registers[18][19]~q  & ( !\reg_bank|registers[30][19]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[26][19]~q )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & 
// (\reg_bank|registers[22][19]~q ))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[22][19]~q ),
	.datad(!\reg_bank|registers[26][19]~q ),
	.datae(!\reg_bank|registers[18][19]~q ),
	.dataf(!\reg_bank|registers[30][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux44~2 .extended_lut = "off";
defparam \reg_bank|Mux44~2 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_bank|Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N18
cyclonev_lcell_comb \reg_bank|registers[29][19]~feeder (
// Equation(s):
// \reg_bank|registers[29][19]~feeder_combout  = ( \ULA|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[29][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[29][19]~feeder .extended_lut = "off";
defparam \reg_bank|registers[29][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[29][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N20
dffeas \reg_bank|registers[29][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[29][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N38
dffeas \reg_bank|registers[25][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N56
dffeas \reg_bank|registers[21][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N18
cyclonev_lcell_comb \reg_bank|registers[17][19]~feeder (
// Equation(s):
// \reg_bank|registers[17][19]~feeder_combout  = ( \ULA|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[17][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[17][19]~feeder .extended_lut = "off";
defparam \reg_bank|registers[17][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[17][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N20
dffeas \reg_bank|registers[17][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[17][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N57
cyclonev_lcell_comb \reg_bank|Mux44~1 (
// Equation(s):
// \reg_bank|Mux44~1_combout  = ( \reg_bank|registers[21][19]~q  & ( \reg_bank|registers[17][19]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|registers[25][19]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][19]~q ))) ) ) ) # ( 
// !\reg_bank|registers[21][19]~q  & ( \reg_bank|registers[17][19]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[25][19]~q )))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][19]~q  & (\rs2[3]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[21][19]~q  & ( !\reg_bank|registers[17][19]~q  & ( (!\rs2[2]~input_o  & (((\rs2[3]~input_o  & \reg_bank|registers[25][19]~q )))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[29][19]~q ))) ) ) ) # ( 
// !\reg_bank|registers[21][19]~q  & ( !\reg_bank|registers[17][19]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[25][19]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][19]~q )))) ) ) )

	.dataa(!\reg_bank|registers[29][19]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[25][19]~q ),
	.datae(!\reg_bank|registers[21][19]~q ),
	.dataf(!\reg_bank|registers[17][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux44~1 .extended_lut = "off";
defparam \reg_bank|Mux44~1 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \reg_bank|Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N45
cyclonev_lcell_comb \reg_bank|Mux44~4 (
// Equation(s):
// \reg_bank|Mux44~4_combout  = ( \reg_bank|Mux44~2_combout  & ( \reg_bank|Mux44~1_combout  & ( (!\rs2[1]~input_o  & (((\reg_bank|Mux44~0_combout )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|Mux44~3_combout )))) ) ) ) # 
// ( !\reg_bank|Mux44~2_combout  & ( \reg_bank|Mux44~1_combout  & ( (!\rs2[1]~input_o  & (((\reg_bank|Mux44~0_combout )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|Mux44~3_combout ))) ) ) ) # ( \reg_bank|Mux44~2_combout  & ( 
// !\reg_bank|Mux44~1_combout  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|Mux44~0_combout )))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|Mux44~3_combout )))) ) ) ) # ( !\reg_bank|Mux44~2_combout  & ( !\reg_bank|Mux44~1_combout  
// & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|Mux44~0_combout )))) # (\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|Mux44~3_combout ))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|Mux44~3_combout ),
	.datad(!\reg_bank|Mux44~0_combout ),
	.datae(!\reg_bank|Mux44~2_combout ),
	.dataf(!\reg_bank|Mux44~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux44~4 .extended_lut = "off";
defparam \reg_bank|Mux44~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_bank|Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N33
cyclonev_lcell_comb \reg_bank|registers[1][19]~feeder (
// Equation(s):
// \reg_bank|registers[1][19]~feeder_combout  = ( \ULA|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[1][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[1][19]~feeder .extended_lut = "off";
defparam \reg_bank|registers[1][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[1][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N35
dffeas \reg_bank|registers[1][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N27
cyclonev_lcell_comb \reg_bank|registers[3][19]~feeder (
// Equation(s):
// \reg_bank|registers[3][19]~feeder_combout  = ( \ULA|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[3][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[3][19]~feeder .extended_lut = "off";
defparam \reg_bank|registers[3][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[3][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N29
dffeas \reg_bank|registers[3][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N59
dffeas \reg_bank|registers[2][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N42
cyclonev_lcell_comb \reg_bank|Mux44~6 (
// Equation(s):
// \reg_bank|Mux44~6_combout  = ( \reg_bank|registers[3][19]~q  & ( \reg_bank|registers[2][19]~q  & ( ((\rs2[0]~input_o  & \reg_bank|registers[1][19]~q )) # (\rs2[1]~input_o ) ) ) ) # ( !\reg_bank|registers[3][19]~q  & ( \reg_bank|registers[2][19]~q  & ( 
// (!\rs2[1]~input_o  & (\rs2[0]~input_o  & \reg_bank|registers[1][19]~q )) # (\rs2[1]~input_o  & (!\rs2[0]~input_o )) ) ) ) # ( \reg_bank|registers[3][19]~q  & ( !\reg_bank|registers[2][19]~q  & ( (\rs2[0]~input_o  & ((\reg_bank|registers[1][19]~q ) # 
// (\rs2[1]~input_o ))) ) ) ) # ( !\reg_bank|registers[3][19]~q  & ( !\reg_bank|registers[2][19]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & \reg_bank|registers[1][19]~q )) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[1][19]~q ),
	.datad(gnd),
	.datae(!\reg_bank|registers[3][19]~q ),
	.dataf(!\reg_bank|registers[2][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux44~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux44~6 .extended_lut = "off";
defparam \reg_bank|Mux44~6 .lut_mask = 64'h0202131346465757;
defparam \reg_bank|Mux44~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N21
cyclonev_lcell_comb \reg_bank|registers[12][19]~feeder (
// Equation(s):
// \reg_bank|registers[12][19]~feeder_combout  = ( \ULA|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][19]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[12][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N22
dffeas \reg_bank|registers[12][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N50
dffeas \reg_bank|registers[14][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N8
dffeas \reg_bank|registers[13][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N38
dffeas \reg_bank|registers[15][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N51
cyclonev_lcell_comb \reg_bank|Mux44~7 (
// Equation(s):
// \reg_bank|Mux44~7_combout  = ( \reg_bank|registers[13][19]~q  & ( \reg_bank|registers[15][19]~q  & ( ((!\rs2[1]~input_o  & (\reg_bank|registers[12][19]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[14][19]~q )))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[13][19]~q  & ( \reg_bank|registers[15][19]~q  & ( (!\rs2[1]~input_o  & (\reg_bank|registers[12][19]~q  & (!\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[14][19]~q ) # (\rs2[0]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[13][19]~q  & ( !\reg_bank|registers[15][19]~q  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o )) # (\reg_bank|registers[12][19]~q ))) # (\rs2[1]~input_o  & (((!\rs2[0]~input_o  & \reg_bank|registers[14][19]~q )))) ) ) ) # ( 
// !\reg_bank|registers[13][19]~q  & ( !\reg_bank|registers[15][19]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[12][19]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[14][19]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[12][19]~q ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[14][19]~q ),
	.datae(!\reg_bank|registers[13][19]~q ),
	.dataf(!\reg_bank|registers[15][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux44~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux44~7 .extended_lut = "off";
defparam \reg_bank|Mux44~7 .lut_mask = 64'h40704C7C43734F7F;
defparam \reg_bank|Mux44~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N40
dffeas \reg_bank|registers[8][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N20
dffeas \reg_bank|registers[11][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N38
dffeas \reg_bank|registers[10][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N33
cyclonev_lcell_comb \reg_bank|registers[9][19]~feeder (
// Equation(s):
// \reg_bank|registers[9][19]~feeder_combout  = ( \ULA|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[9][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[9][19]~feeder .extended_lut = "off";
defparam \reg_bank|registers[9][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[9][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N34
dffeas \reg_bank|registers[9][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N54
cyclonev_lcell_comb \reg_bank|Mux44~5 (
// Equation(s):
// \reg_bank|Mux44~5_combout  = ( \reg_bank|registers[10][19]~q  & ( \reg_bank|registers[9][19]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[8][19]~q )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|registers[11][19]~q 
// )))) ) ) ) # ( !\reg_bank|registers[10][19]~q  & ( \reg_bank|registers[9][19]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[8][19]~q )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (\rs2[0]~input_o  & ((\reg_bank|registers[11][19]~q )))) ) ) ) # ( 
// \reg_bank|registers[10][19]~q  & ( !\reg_bank|registers[9][19]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[8][19]~q ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|registers[11][19]~q )))) ) ) ) # ( 
// !\reg_bank|registers[10][19]~q  & ( !\reg_bank|registers[9][19]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[8][19]~q ))) # (\rs2[1]~input_o  & (\rs2[0]~input_o  & ((\reg_bank|registers[11][19]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[8][19]~q ),
	.datad(!\reg_bank|registers[11][19]~q ),
	.datae(!\reg_bank|registers[10][19]~q ),
	.dataf(!\reg_bank|registers[9][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux44~5 .extended_lut = "off";
defparam \reg_bank|Mux44~5 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux44~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \reg_bank|registers[4][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N44
dffeas \reg_bank|registers[6][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \reg_bank|registers[5][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N35
dffeas \reg_bank|registers[7][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N54
cyclonev_lcell_comb \reg_bank|Mux44~8 (
// Equation(s):
// \reg_bank|Mux44~8_combout  = ( \reg_bank|registers[5][19]~q  & ( \reg_bank|registers[7][19]~q  & ( ((!\rs2[1]~input_o  & (\reg_bank|registers[4][19]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[6][19]~q )))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[5][19]~q  & ( \reg_bank|registers[7][19]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[4][19]~q ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[6][19]~q )) # (\rs2[0]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[5][19]~q  & ( !\reg_bank|registers[7][19]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[4][19]~q )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[6][19]~q )))) ) ) ) # ( 
// !\reg_bank|registers[5][19]~q  & ( !\reg_bank|registers[7][19]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[4][19]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[6][19]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[4][19]~q ),
	.datad(!\reg_bank|registers[6][19]~q ),
	.datae(!\reg_bank|registers[5][19]~q ),
	.dataf(!\reg_bank|registers[7][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux44~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux44~8 .extended_lut = "off";
defparam \reg_bank|Mux44~8 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux44~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N39
cyclonev_lcell_comb \reg_bank|Mux44~9 (
// Equation(s):
// \reg_bank|Mux44~9_combout  = ( \reg_bank|Mux44~5_combout  & ( \reg_bank|Mux44~8_combout  & ( (!\rs2[3]~input_o  & (((\reg_bank|Mux44~6_combout )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux44~7_combout )))) ) ) ) # 
// ( !\reg_bank|Mux44~5_combout  & ( \reg_bank|Mux44~8_combout  & ( (!\rs2[3]~input_o  & (((\reg_bank|Mux44~6_combout )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|Mux44~7_combout )))) ) ) ) # ( \reg_bank|Mux44~5_combout  & 
// ( !\reg_bank|Mux44~8_combout  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|Mux44~6_combout ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux44~7_combout )))) ) ) ) # ( !\reg_bank|Mux44~5_combout  & ( !\reg_bank|Mux44~8_combout  
// & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|Mux44~6_combout ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|Mux44~7_combout )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux44~6_combout ),
	.datad(!\reg_bank|Mux44~7_combout ),
	.datae(!\reg_bank|Mux44~5_combout ),
	.dataf(!\reg_bank|Mux44~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux44~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux44~9 .extended_lut = "off";
defparam \reg_bank|Mux44~9 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux44~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N9
cyclonev_lcell_comb \reg_bank|Mux44~10 (
// Equation(s):
// \reg_bank|Mux44~10_combout  = ( \reg_bank|Mux44~4_combout  & ( \reg_bank|Mux44~9_combout  ) ) # ( !\reg_bank|Mux44~4_combout  & ( \reg_bank|Mux44~9_combout  & ( !\rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux44~4_combout  & ( !\reg_bank|Mux44~9_combout  & ( 
// \rs2[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux44~4_combout ),
	.dataf(!\reg_bank|Mux44~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux44~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux44~10 .extended_lut = "off";
defparam \reg_bank|Mux44~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_bank|Mux44~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N21
cyclonev_lcell_comb \reg_bank|Mux12~6 (
// Equation(s):
// \reg_bank|Mux12~6_combout  = ( \reg_bank|registers[2][19]~q  & ( \reg_bank|registers[3][19]~q  & ( ((\rs1[0]~input_o  & \reg_bank|registers[1][19]~q )) # (\rs1[1]~input_o ) ) ) ) # ( !\reg_bank|registers[2][19]~q  & ( \reg_bank|registers[3][19]~q  & ( 
// (\rs1[0]~input_o  & ((\reg_bank|registers[1][19]~q ) # (\rs1[1]~input_o ))) ) ) ) # ( \reg_bank|registers[2][19]~q  & ( !\reg_bank|registers[3][19]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o )) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & 
// \reg_bank|registers[1][19]~q )) ) ) ) # ( !\reg_bank|registers[2][19]~q  & ( !\reg_bank|registers[3][19]~q  & ( (\rs1[0]~input_o  & (!\rs1[1]~input_o  & \reg_bank|registers[1][19]~q )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(gnd),
	.datad(!\reg_bank|registers[1][19]~q ),
	.datae(!\reg_bank|registers[2][19]~q ),
	.dataf(!\reg_bank|registers[3][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux12~6 .extended_lut = "off";
defparam \reg_bank|Mux12~6 .lut_mask = 64'h0044226611553377;
defparam \reg_bank|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N21
cyclonev_lcell_comb \reg_bank|Mux12~8 (
// Equation(s):
// \reg_bank|Mux12~8_combout  = ( \reg_bank|registers[5][19]~q  & ( \reg_bank|registers[7][19]~q  & ( ((!\rs1[1]~input_o  & ((\reg_bank|registers[4][19]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[6][19]~q ))) # (\rs1[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[5][19]~q  & ( \reg_bank|registers[7][19]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[4][19]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[6][19]~q )))) # (\rs1[0]~input_o  & (((\rs1[1]~input_o )))) ) ) ) 
// # ( \reg_bank|registers[5][19]~q  & ( !\reg_bank|registers[7][19]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[4][19]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[6][19]~q )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[5][19]~q  & ( !\reg_bank|registers[7][19]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[4][19]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[6][19]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[6][19]~q ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[4][19]~q ),
	.datae(!\reg_bank|registers[5][19]~q ),
	.dataf(!\reg_bank|registers[7][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux12~8 .extended_lut = "off";
defparam \reg_bank|Mux12~8 .lut_mask = 64'h02A252F207A757F7;
defparam \reg_bank|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N21
cyclonev_lcell_comb \reg_bank|Mux12~5 (
// Equation(s):
// \reg_bank|Mux12~5_combout  = ( \reg_bank|registers[10][19]~q  & ( \reg_bank|registers[11][19]~q  & ( ((!\rs1[0]~input_o  & ((\reg_bank|registers[8][19]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[9][19]~q ))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[10][19]~q  & ( \reg_bank|registers[11][19]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[8][19]~q  & !\rs1[1]~input_o )))) # (\rs1[0]~input_o  & (((\rs1[1]~input_o )) # (\reg_bank|registers[9][19]~q ))) ) ) ) # ( 
// \reg_bank|registers[10][19]~q  & ( !\reg_bank|registers[11][19]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o ) # (\reg_bank|registers[8][19]~q )))) # (\rs1[0]~input_o  & (\reg_bank|registers[9][19]~q  & ((!\rs1[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[10][19]~q  & ( !\reg_bank|registers[11][19]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[8][19]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[9][19]~q )))) ) ) )

	.dataa(!\reg_bank|registers[9][19]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[8][19]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[10][19]~q ),
	.dataf(!\reg_bank|registers[11][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux12~5 .extended_lut = "off";
defparam \reg_bank|Mux12~5 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \reg_bank|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \reg_bank|Mux12~7 (
// Equation(s):
// \reg_bank|Mux12~7_combout  = ( \reg_bank|registers[12][19]~q  & ( \reg_bank|registers[13][19]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & ((\reg_bank|registers[14][19]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[15][19]~q ))) ) ) ) # ( 
// !\reg_bank|registers[12][19]~q  & ( \reg_bank|registers[13][19]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[14][19]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[15][19]~q )))) ) 
// ) ) # ( \reg_bank|registers[12][19]~q  & ( !\reg_bank|registers[13][19]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[14][19]~q ))) # (\rs1[0]~input_o  & 
// (\reg_bank|registers[15][19]~q )))) ) ) ) # ( !\reg_bank|registers[12][19]~q  & ( !\reg_bank|registers[13][19]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[14][19]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[15][19]~q )))) ) 
// ) )

	.dataa(!\reg_bank|registers[15][19]~q ),
	.datab(!\reg_bank|registers[14][19]~q ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\rs1[0]~input_o ),
	.datae(!\reg_bank|registers[12][19]~q ),
	.dataf(!\reg_bank|registers[13][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux12~7 .extended_lut = "off";
defparam \reg_bank|Mux12~7 .lut_mask = 64'h0305F30503F5F3F5;
defparam \reg_bank|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N57
cyclonev_lcell_comb \reg_bank|Mux12~9 (
// Equation(s):
// \reg_bank|Mux12~9_combout  = ( \reg_bank|Mux12~5_combout  & ( \reg_bank|Mux12~7_combout  & ( ((!\rs1[2]~input_o  & (\reg_bank|Mux12~6_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux12~8_combout )))) # (\rs1[3]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux12~5_combout  & ( \reg_bank|Mux12~7_combout  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux12~6_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux12~8_combout ))))) # (\rs1[3]~input_o  & (\rs1[2]~input_o )) ) ) ) # ( 
// \reg_bank|Mux12~5_combout  & ( !\reg_bank|Mux12~7_combout  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux12~6_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux12~8_combout ))))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o )) ) ) ) # ( 
// !\reg_bank|Mux12~5_combout  & ( !\reg_bank|Mux12~7_combout  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux12~6_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux12~8_combout ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|Mux12~6_combout ),
	.datad(!\reg_bank|Mux12~8_combout ),
	.datae(!\reg_bank|Mux12~5_combout ),
	.dataf(!\reg_bank|Mux12~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux12~9 .extended_lut = "off";
defparam \reg_bank|Mux12~9 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_bank|Mux12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N57
cyclonev_lcell_comb \ULA|Add0~77 (
// Equation(s):
// \ULA|Add0~77_sumout  = SUM(( \reg_bank|Mux44~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux12~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux12~4_combout )) ) + ( \ULA|Add0~74  ))
// \ULA|Add0~78  = CARRY(( \reg_bank|Mux44~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux12~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux12~4_combout )) ) + ( \ULA|Add0~74  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux12~4_combout ),
	.datad(!\reg_bank|Mux44~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux12~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~77_sumout ),
	.cout(\ULA|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~77 .extended_lut = "off";
defparam \ULA|Add0~77 .lut_mask = 64'h0000FA50000000FF;
defparam \ULA|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N48
cyclonev_lcell_comb \ULA|Mux12~0 (
// Equation(s):
// \ULA|Mux12~0_combout  = ( \ULA|Add0~77_sumout  & ( (!\reg_bank|Mux44~10_combout  & ((!\sel[1]~input_o  & (!\sel[0]~input_o )) # (\sel[1]~input_o  & ((\reg_bank|Mux12~10_combout ))))) # (\reg_bank|Mux44~10_combout  & (((!\sel[0]~input_o ) # 
// (\reg_bank|Mux12~10_combout )))) ) ) # ( !\ULA|Add0~77_sumout  & ( (!\reg_bank|Mux44~10_combout  & (\sel[1]~input_o  & ((\reg_bank|Mux12~10_combout )))) # (\reg_bank|Mux44~10_combout  & ((!\sel[0]~input_o  & (\sel[1]~input_o )) # (\sel[0]~input_o  & 
// ((\reg_bank|Mux12~10_combout ))))) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\reg_bank|Mux44~10_combout ),
	.datad(!\reg_bank|Mux12~10_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux12~0 .extended_lut = "off";
defparam \ULA|Mux12~0 .lut_mask = 64'h045704578CDF8CDF;
defparam \ULA|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N56
dffeas \reg_bank|registers[31][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][19] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N57
cyclonev_lcell_comb \reg_bank|Mux12~3 (
// Equation(s):
// \reg_bank|Mux12~3_combout  = ( \reg_bank|registers[27][19]~q  & ( \reg_bank|registers[19][19]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & ((\reg_bank|registers[23][19]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[31][19]~q ))) ) ) ) # ( 
// !\reg_bank|registers[27][19]~q  & ( \reg_bank|registers[19][19]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|registers[23][19]~q )))) # (\rs1[3]~input_o  & (\reg_bank|registers[31][19]~q  & ((\rs1[2]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[27][19]~q  & ( !\reg_bank|registers[19][19]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[23][19]~q  & \rs1[2]~input_o )))) # (\rs1[3]~input_o  & (((!\rs1[2]~input_o )) # (\reg_bank|registers[31][19]~q ))) ) ) ) # ( 
// !\reg_bank|registers[27][19]~q  & ( !\reg_bank|registers[19][19]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[23][19]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[31][19]~q )))) ) ) )

	.dataa(!\reg_bank|registers[31][19]~q ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[23][19]~q ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\reg_bank|registers[27][19]~q ),
	.dataf(!\reg_bank|registers[19][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux12~3 .extended_lut = "off";
defparam \reg_bank|Mux12~3 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \reg_bank|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N24
cyclonev_lcell_comb \reg_bank|Mux12~2 (
// Equation(s):
// \reg_bank|Mux12~2_combout  = ( \reg_bank|registers[18][19]~q  & ( \reg_bank|registers[30][19]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[22][19]~q )))) # (\rs1[3]~input_o  & (((\reg_bank|registers[26][19]~q )) # 
// (\rs1[2]~input_o ))) ) ) ) # ( !\reg_bank|registers[18][19]~q  & ( \reg_bank|registers[30][19]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & ((\reg_bank|registers[22][19]~q )))) # (\rs1[3]~input_o  & (((\reg_bank|registers[26][19]~q )) # 
// (\rs1[2]~input_o ))) ) ) ) # ( \reg_bank|registers[18][19]~q  & ( !\reg_bank|registers[30][19]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o ) # ((\reg_bank|registers[22][19]~q )))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & 
// (\reg_bank|registers[26][19]~q ))) ) ) ) # ( !\reg_bank|registers[18][19]~q  & ( !\reg_bank|registers[30][19]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o  & ((\reg_bank|registers[22][19]~q )))) # (\rs1[3]~input_o  & (!\rs1[2]~input_o  & 
// (\reg_bank|registers[26][19]~q ))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[26][19]~q ),
	.datad(!\reg_bank|registers[22][19]~q ),
	.datae(!\reg_bank|registers[18][19]~q ),
	.dataf(!\reg_bank|registers[30][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux12~2 .extended_lut = "off";
defparam \reg_bank|Mux12~2 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_bank|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N3
cyclonev_lcell_comb \reg_bank|Mux12~0 (
// Equation(s):
// \reg_bank|Mux12~0_combout  = ( \reg_bank|registers[24][19]~q  & ( \reg_bank|registers[16][19]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & ((\reg_bank|registers[20][19]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[28][19]~q ))) ) ) ) # ( 
// !\reg_bank|registers[24][19]~q  & ( \reg_bank|registers[16][19]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[20][19]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[28][19]~q )))) 
// ) ) ) # ( \reg_bank|registers[24][19]~q  & ( !\reg_bank|registers[16][19]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[20][19]~q ))) # (\rs1[3]~input_o  & 
// (\reg_bank|registers[28][19]~q )))) ) ) ) # ( !\reg_bank|registers[24][19]~q  & ( !\reg_bank|registers[16][19]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[20][19]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[28][19]~q )))) ) 
// ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[28][19]~q ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|registers[20][19]~q ),
	.datae(!\reg_bank|registers[24][19]~q ),
	.dataf(!\reg_bank|registers[16][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux12~0 .extended_lut = "off";
defparam \reg_bank|Mux12~0 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \reg_bank|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N39
cyclonev_lcell_comb \reg_bank|Mux12~1 (
// Equation(s):
// \reg_bank|Mux12~1_combout  = ( \reg_bank|registers[21][19]~q  & ( \reg_bank|registers[17][19]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[25][19]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[29][19]~q ))) ) ) ) # ( 
// !\reg_bank|registers[21][19]~q  & ( \reg_bank|registers[17][19]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # (\reg_bank|registers[25][19]~q )))) # (\rs1[2]~input_o  & (\reg_bank|registers[29][19]~q  & (\rs1[3]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[21][19]~q  & ( !\reg_bank|registers[17][19]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o  & \reg_bank|registers[25][19]~q )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|registers[29][19]~q ))) ) ) ) # ( 
// !\reg_bank|registers[21][19]~q  & ( !\reg_bank|registers[17][19]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[25][19]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[29][19]~q )))) ) ) )

	.dataa(!\reg_bank|registers[29][19]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|registers[25][19]~q ),
	.datae(!\reg_bank|registers[21][19]~q ),
	.dataf(!\reg_bank|registers[17][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux12~1 .extended_lut = "off";
defparam \reg_bank|Mux12~1 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \reg_bank|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N9
cyclonev_lcell_comb \reg_bank|Mux12~4 (
// Equation(s):
// \reg_bank|Mux12~4_combout  = ( \reg_bank|Mux12~0_combout  & ( \reg_bank|Mux12~1_combout  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & ((\reg_bank|Mux12~2_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux12~3_combout ))) ) ) ) # ( 
// !\reg_bank|Mux12~0_combout  & ( \reg_bank|Mux12~1_combout  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|Mux12~2_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux12~3_combout )))) ) ) ) # ( 
// \reg_bank|Mux12~0_combout  & ( !\reg_bank|Mux12~1_combout  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|Mux12~2_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux12~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux12~0_combout  & ( !\reg_bank|Mux12~1_combout  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|Mux12~2_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux12~3_combout )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux12~3_combout ),
	.datad(!\reg_bank|Mux12~2_combout ),
	.datae(!\reg_bank|Mux12~0_combout ),
	.dataf(!\reg_bank|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux12~4 .extended_lut = "off";
defparam \reg_bank|Mux12~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_bank|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N45
cyclonev_lcell_comb \reg_bank|Mux12~10 (
// Equation(s):
// \reg_bank|Mux12~10_combout  = (!\rs1[4]~input_o  & ((\reg_bank|Mux12~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux12~4_combout ))

	.dataa(gnd),
	.datab(!\reg_bank|Mux12~4_combout ),
	.datac(!\rs1[4]~input_o ),
	.datad(!\reg_bank|Mux12~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux12~10 .extended_lut = "off";
defparam \reg_bank|Mux12~10 .lut_mask = 64'h03F303F303F303F3;
defparam \reg_bank|Mux12~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N12
cyclonev_lcell_comb \reg_bank|registers[19][20]~feeder (
// Equation(s):
// \reg_bank|registers[19][20]~feeder_combout  = ( \ULA|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[19][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[19][20]~feeder .extended_lut = "off";
defparam \reg_bank|registers[19][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[19][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N14
dffeas \reg_bank|registers[19][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[19][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N6
cyclonev_lcell_comb \reg_bank|registers[27][20]~feeder (
// Equation(s):
// \reg_bank|registers[27][20]~feeder_combout  = ( \ULA|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[27][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[27][20]~feeder .extended_lut = "off";
defparam \reg_bank|registers[27][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[27][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N8
dffeas \reg_bank|registers[27][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[27][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N3
cyclonev_lcell_comb \reg_bank|registers[31][20]~feeder (
// Equation(s):
// \reg_bank|registers[31][20]~feeder_combout  = ( \ULA|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[31][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[31][20]~feeder .extended_lut = "off";
defparam \reg_bank|registers[31][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[31][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N5
dffeas \reg_bank|registers[31][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[31][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N23
dffeas \reg_bank|registers[23][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N39
cyclonev_lcell_comb \reg_bank|Mux43~3 (
// Equation(s):
// \reg_bank|Mux43~3_combout  = ( \reg_bank|registers[31][20]~q  & ( \reg_bank|registers[23][20]~q  & ( ((!\rs2[3]~input_o  & (\reg_bank|registers[19][20]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[27][20]~q )))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[31][20]~q  & ( \reg_bank|registers[23][20]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o )) # (\reg_bank|registers[19][20]~q ))) # (\rs2[3]~input_o  & (((\reg_bank|registers[27][20]~q  & !\rs2[2]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[31][20]~q  & ( !\reg_bank|registers[23][20]~q  & ( (!\rs2[3]~input_o  & (\reg_bank|registers[19][20]~q  & ((!\rs2[2]~input_o )))) # (\rs2[3]~input_o  & (((\rs2[2]~input_o ) # (\reg_bank|registers[27][20]~q )))) ) ) ) # ( 
// !\reg_bank|registers[31][20]~q  & ( !\reg_bank|registers[23][20]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[19][20]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[27][20]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\reg_bank|registers[19][20]~q ),
	.datac(!\reg_bank|registers[27][20]~q ),
	.datad(!\rs2[2]~input_o ),
	.datae(!\reg_bank|registers[31][20]~q ),
	.dataf(!\reg_bank|registers[23][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux43~3 .extended_lut = "off";
defparam \reg_bank|Mux43~3 .lut_mask = 64'h2700275527AA27FF;
defparam \reg_bank|Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N47
dffeas \reg_bank|registers[16][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N14
dffeas \reg_bank|registers[20][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N38
dffeas \reg_bank|registers[28][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N12
cyclonev_lcell_comb \reg_bank|registers[24][20]~feeder (
// Equation(s):
// \reg_bank|registers[24][20]~feeder_combout  = ( \ULA|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[24][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[24][20]~feeder .extended_lut = "off";
defparam \reg_bank|registers[24][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[24][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N14
dffeas \reg_bank|registers[24][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[24][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N36
cyclonev_lcell_comb \reg_bank|Mux43~0 (
// Equation(s):
// \reg_bank|Mux43~0_combout  = ( \reg_bank|registers[28][20]~q  & ( \reg_bank|registers[24][20]~q  & ( ((!\rs2[2]~input_o  & (\reg_bank|registers[16][20]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[20][20]~q )))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[28][20]~q  & ( \reg_bank|registers[24][20]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[16][20]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & ((\reg_bank|registers[20][20]~q )))) ) ) ) # ( 
// \reg_bank|registers[28][20]~q  & ( !\reg_bank|registers[24][20]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[16][20]~q ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[20][20]~q )) # (\rs2[3]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[28][20]~q  & ( !\reg_bank|registers[24][20]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[16][20]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[20][20]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[16][20]~q ),
	.datad(!\reg_bank|registers[20][20]~q ),
	.datae(!\reg_bank|registers[28][20]~q ),
	.dataf(!\reg_bank|registers[24][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux43~0 .extended_lut = "off";
defparam \reg_bank|Mux43~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N8
dffeas \reg_bank|registers[18][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N5
dffeas \reg_bank|registers[26][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N47
dffeas \reg_bank|registers[30][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \reg_bank|registers[22][20]~feeder (
// Equation(s):
// \reg_bank|registers[22][20]~feeder_combout  = ( \ULA|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][20]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N1
dffeas \reg_bank|registers[22][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N27
cyclonev_lcell_comb \reg_bank|Mux43~2 (
// Equation(s):
// \reg_bank|Mux43~2_combout  = ( \reg_bank|registers[30][20]~q  & ( \reg_bank|registers[22][20]~q  & ( ((!\rs2[3]~input_o  & (\reg_bank|registers[18][20]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[26][20]~q )))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[30][20]~q  & ( \reg_bank|registers[22][20]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o )) # (\reg_bank|registers[18][20]~q ))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o  & \reg_bank|registers[26][20]~q )))) ) ) ) # ( 
// \reg_bank|registers[30][20]~q  & ( !\reg_bank|registers[22][20]~q  & ( (!\rs2[3]~input_o  & (\reg_bank|registers[18][20]~q  & (!\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (((\reg_bank|registers[26][20]~q ) # (\rs2[2]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[30][20]~q  & ( !\reg_bank|registers[22][20]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[18][20]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[26][20]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\reg_bank|registers[18][20]~q ),
	.datac(!\rs2[2]~input_o ),
	.datad(!\reg_bank|registers[26][20]~q ),
	.datae(!\reg_bank|registers[30][20]~q ),
	.dataf(!\reg_bank|registers[22][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux43~2 .extended_lut = "off";
defparam \reg_bank|Mux43~2 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg_bank|Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N2
dffeas \reg_bank|registers[25][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N35
dffeas \reg_bank|registers[29][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N23
dffeas \reg_bank|registers[21][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N53
dffeas \reg_bank|registers[17][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N30
cyclonev_lcell_comb \reg_bank|Mux43~1 (
// Equation(s):
// \reg_bank|Mux43~1_combout  = ( \reg_bank|registers[21][20]~q  & ( \reg_bank|registers[17][20]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[25][20]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[29][20]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][20]~q  & ( \reg_bank|registers[17][20]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[25][20]~q ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[29][20]~q  & \rs2[3]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[21][20]~q  & ( !\reg_bank|registers[17][20]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[25][20]~q  & ((\rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[29][20]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][20]~q  & ( !\reg_bank|registers[17][20]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[25][20]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[29][20]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[25][20]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[29][20]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[21][20]~q ),
	.dataf(!\reg_bank|registers[17][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux43~1 .extended_lut = "off";
defparam \reg_bank|Mux43~1 .lut_mask = 64'h00473347CC47FF47;
defparam \reg_bank|Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N21
cyclonev_lcell_comb \reg_bank|Mux43~4 (
// Equation(s):
// \reg_bank|Mux43~4_combout  = ( \reg_bank|Mux43~2_combout  & ( \reg_bank|Mux43~1_combout  & ( (!\rs2[1]~input_o  & (((\reg_bank|Mux43~0_combout )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|Mux43~3_combout )))) ) ) ) # 
// ( !\reg_bank|Mux43~2_combout  & ( \reg_bank|Mux43~1_combout  & ( (!\rs2[1]~input_o  & (((\reg_bank|Mux43~0_combout )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|Mux43~3_combout ))) ) ) ) # ( \reg_bank|Mux43~2_combout  & ( 
// !\reg_bank|Mux43~1_combout  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|Mux43~0_combout )))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|Mux43~3_combout )))) ) ) ) # ( !\reg_bank|Mux43~2_combout  & ( !\reg_bank|Mux43~1_combout  
// & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|Mux43~0_combout )))) # (\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|Mux43~3_combout ))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|Mux43~3_combout ),
	.datad(!\reg_bank|Mux43~0_combout ),
	.datae(!\reg_bank|Mux43~2_combout ),
	.dataf(!\reg_bank|Mux43~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux43~4 .extended_lut = "off";
defparam \reg_bank|Mux43~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_bank|Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N3
cyclonev_lcell_comb \reg_bank|registers[10][20]~feeder (
// Equation(s):
// \reg_bank|registers[10][20]~feeder_combout  = ( \ULA|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[10][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[10][20]~feeder .extended_lut = "off";
defparam \reg_bank|registers[10][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[10][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N5
dffeas \reg_bank|registers[10][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[10][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N45
cyclonev_lcell_comb \reg_bank|registers[11][20]~feeder (
// Equation(s):
// \reg_bank|registers[11][20]~feeder_combout  = ( \ULA|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[11][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[11][20]~feeder .extended_lut = "off";
defparam \reg_bank|registers[11][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[11][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N47
dffeas \reg_bank|registers[11][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[11][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N57
cyclonev_lcell_comb \reg_bank|registers[9][20]~feeder (
// Equation(s):
// \reg_bank|registers[9][20]~feeder_combout  = ( \ULA|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[9][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[9][20]~feeder .extended_lut = "off";
defparam \reg_bank|registers[9][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[9][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N59
dffeas \reg_bank|registers[9][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N39
cyclonev_lcell_comb \reg_bank|registers[8][20]~feeder (
// Equation(s):
// \reg_bank|registers[8][20]~feeder_combout  = ( \ULA|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][20]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N41
dffeas \reg_bank|registers[8][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N48
cyclonev_lcell_comb \reg_bank|Mux43~5 (
// Equation(s):
// \reg_bank|Mux43~5_combout  = ( \reg_bank|registers[9][20]~q  & ( \reg_bank|registers[8][20]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[10][20]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][20]~q )))) ) ) ) # ( 
// !\reg_bank|registers[9][20]~q  & ( \reg_bank|registers[8][20]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[10][20]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][20]~q ))))) ) ) ) 
// # ( \reg_bank|registers[9][20]~q  & ( !\reg_bank|registers[8][20]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[10][20]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][20]~q ))))) ) ) 
// ) # ( !\reg_bank|registers[9][20]~q  & ( !\reg_bank|registers[8][20]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[10][20]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][20]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[10][20]~q ),
	.datad(!\reg_bank|registers[11][20]~q ),
	.datae(!\reg_bank|registers[9][20]~q ),
	.dataf(!\reg_bank|registers[8][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux43~5 .extended_lut = "off";
defparam \reg_bank|Mux43~5 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux43~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \reg_bank|registers[5][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N41
dffeas \reg_bank|registers[4][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N29
dffeas \reg_bank|registers[6][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N8
dffeas \reg_bank|registers[7][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N48
cyclonev_lcell_comb \reg_bank|Mux43~8 (
// Equation(s):
// \reg_bank|Mux43~8_combout  = ( \reg_bank|registers[6][20]~q  & ( \reg_bank|registers[7][20]~q  & ( ((!\rs2[0]~input_o  & ((\reg_bank|registers[4][20]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[5][20]~q ))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[6][20]~q  & ( \reg_bank|registers[7][20]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[4][20]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[5][20]~q )))) # (\rs2[1]~input_o  & (((\rs2[0]~input_o )))) ) ) ) 
// # ( \reg_bank|registers[6][20]~q  & ( !\reg_bank|registers[7][20]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[4][20]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[5][20]~q )))) # (\rs2[1]~input_o  & (((!\rs2[0]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[6][20]~q  & ( !\reg_bank|registers[7][20]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[4][20]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[5][20]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[5][20]~q ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[4][20]~q ),
	.datae(!\reg_bank|registers[6][20]~q ),
	.dataf(!\reg_bank|registers[7][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux43~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux43~8 .extended_lut = "off";
defparam \reg_bank|Mux43~8 .lut_mask = 64'h02A252F207A757F7;
defparam \reg_bank|Mux43~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N56
dffeas \reg_bank|registers[14][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N38
dffeas \reg_bank|registers[15][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \reg_bank|registers[12][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N57
cyclonev_lcell_comb \reg_bank|Mux43~7 (
// Equation(s):
// \reg_bank|Mux43~7_combout  = ( \reg_bank|registers[15][20]~q  & ( \reg_bank|registers[12][20]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|registers[14][20]~q )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o )) # 
// (\reg_bank|registers[13][20]~q ))) ) ) ) # ( !\reg_bank|registers[15][20]~q  & ( \reg_bank|registers[12][20]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|registers[14][20]~q )))) # (\rs2[0]~input_o  & (\reg_bank|registers[13][20]~q  & 
// (!\rs2[1]~input_o ))) ) ) ) # ( \reg_bank|registers[15][20]~q  & ( !\reg_bank|registers[12][20]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o  & \reg_bank|registers[14][20]~q )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o )) # 
// (\reg_bank|registers[13][20]~q ))) ) ) ) # ( !\reg_bank|registers[15][20]~q  & ( !\reg_bank|registers[12][20]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o  & \reg_bank|registers[14][20]~q )))) # (\rs2[0]~input_o  & (\reg_bank|registers[13][20]~q  & 
// (!\rs2[1]~input_o ))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[13][20]~q ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[14][20]~q ),
	.datae(!\reg_bank|registers[15][20]~q ),
	.dataf(!\reg_bank|registers[12][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux43~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux43~7 .extended_lut = "off";
defparam \reg_bank|Mux43~7 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg_bank|Mux43~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N14
dffeas \reg_bank|registers[2][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N47
dffeas \reg_bank|registers[1][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \reg_bank|registers[3][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N48
cyclonev_lcell_comb \reg_bank|Mux43~6 (
// Equation(s):
// \reg_bank|Mux43~6_combout  = ( \reg_bank|registers[3][20]~q  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o  & \reg_bank|registers[1][20]~q )))) # (\rs2[1]~input_o  & (((\rs2[0]~input_o )) # (\reg_bank|registers[2][20]~q ))) ) ) # ( 
// !\reg_bank|registers[3][20]~q  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o  & \reg_bank|registers[1][20]~q )))) # (\rs2[1]~input_o  & (\reg_bank|registers[2][20]~q  & (!\rs2[0]~input_o ))) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[2][20]~q ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[1][20]~q ),
	.datae(!\reg_bank|registers[3][20]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux43~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux43~6 .extended_lut = "off";
defparam \reg_bank|Mux43~6 .lut_mask = 64'h101A151F101A151F;
defparam \reg_bank|Mux43~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N48
cyclonev_lcell_comb \reg_bank|Mux43~9 (
// Equation(s):
// \reg_bank|Mux43~9_combout  = ( \reg_bank|Mux43~7_combout  & ( \reg_bank|Mux43~6_combout  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|Mux43~5_combout ))) # (\rs2[2]~input_o  & (((\reg_bank|Mux43~8_combout ) # (\rs2[3]~input_o )))) ) ) ) # 
// ( !\reg_bank|Mux43~7_combout  & ( \reg_bank|Mux43~6_combout  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|Mux43~5_combout ))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o  & \reg_bank|Mux43~8_combout )))) ) ) ) # ( \reg_bank|Mux43~7_combout  
// & ( !\reg_bank|Mux43~6_combout  & ( (!\rs2[2]~input_o  & (\reg_bank|Mux43~5_combout  & (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (((\reg_bank|Mux43~8_combout ) # (\rs2[3]~input_o )))) ) ) ) # ( !\reg_bank|Mux43~7_combout  & ( !\reg_bank|Mux43~6_combout  
// & ( (!\rs2[2]~input_o  & (\reg_bank|Mux43~5_combout  & (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o  & \reg_bank|Mux43~8_combout )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|Mux43~5_combout ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|Mux43~8_combout ),
	.datae(!\reg_bank|Mux43~7_combout ),
	.dataf(!\reg_bank|Mux43~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux43~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux43~9 .extended_lut = "off";
defparam \reg_bank|Mux43~9 .lut_mask = 64'h02520757A2F2A7F7;
defparam \reg_bank|Mux43~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N18
cyclonev_lcell_comb \reg_bank|Mux43~10 (
// Equation(s):
// \reg_bank|Mux43~10_combout  = ( \reg_bank|Mux43~4_combout  & ( \reg_bank|Mux43~9_combout  ) ) # ( !\reg_bank|Mux43~4_combout  & ( \reg_bank|Mux43~9_combout  & ( !\rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux43~4_combout  & ( !\reg_bank|Mux43~9_combout  & ( 
// \rs2[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux43~4_combout ),
	.dataf(!\reg_bank|Mux43~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux43~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux43~10 .extended_lut = "off";
defparam \reg_bank|Mux43~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_bank|Mux43~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \reg_bank|Mux11~1 (
// Equation(s):
// \reg_bank|Mux11~1_combout  = ( \reg_bank|registers[21][20]~q  & ( \reg_bank|registers[17][20]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[25][20]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[29][20]~q ))) ) ) ) # ( 
// !\reg_bank|registers[21][20]~q  & ( \reg_bank|registers[17][20]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # (\reg_bank|registers[25][20]~q )))) # (\rs1[2]~input_o  & (\reg_bank|registers[29][20]~q  & ((\rs1[3]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[21][20]~q  & ( !\reg_bank|registers[17][20]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[25][20]~q  & \rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|registers[29][20]~q ))) ) ) ) # ( 
// !\reg_bank|registers[21][20]~q  & ( !\reg_bank|registers[17][20]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[25][20]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[29][20]~q )))) ) ) )

	.dataa(!\reg_bank|registers[29][20]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[25][20]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[21][20]~q ),
	.dataf(!\reg_bank|registers[17][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux11~1 .extended_lut = "off";
defparam \reg_bank|Mux11~1 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \reg_bank|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N21
cyclonev_lcell_comb \reg_bank|Mux11~3 (
// Equation(s):
// \reg_bank|Mux11~3_combout  = ( \reg_bank|registers[31][20]~q  & ( \reg_bank|registers[23][20]~q  & ( ((!\rs1[3]~input_o  & (\reg_bank|registers[19][20]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[27][20]~q )))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[31][20]~q  & ( \reg_bank|registers[23][20]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[19][20]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[27][20]~q ))))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) 
// ) ) ) # ( \reg_bank|registers[31][20]~q  & ( !\reg_bank|registers[23][20]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[19][20]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[27][20]~q ))))) # (\rs1[2]~input_o  & 
// (((\rs1[3]~input_o )))) ) ) ) # ( !\reg_bank|registers[31][20]~q  & ( !\reg_bank|registers[23][20]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[19][20]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[27][20]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[19][20]~q ),
	.datac(!\reg_bank|registers[27][20]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[31][20]~q ),
	.dataf(!\reg_bank|registers[23][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux11~3 .extended_lut = "off";
defparam \reg_bank|Mux11~3 .lut_mask = 64'h220A225F770A775F;
defparam \reg_bank|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N15
cyclonev_lcell_comb \reg_bank|Mux11~0 (
// Equation(s):
// \reg_bank|Mux11~0_combout  = ( \reg_bank|registers[16][20]~q  & ( \reg_bank|registers[20][20]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[24][20]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[28][20]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][20]~q  & ( \reg_bank|registers[20][20]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[24][20]~q  & (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # (\reg_bank|registers[28][20]~q )))) ) ) ) # ( 
// \reg_bank|registers[16][20]~q  & ( !\reg_bank|registers[20][20]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|registers[24][20]~q ))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o  & \reg_bank|registers[28][20]~q )))) ) ) ) # ( 
// !\reg_bank|registers[16][20]~q  & ( !\reg_bank|registers[20][20]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[24][20]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[28][20]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[24][20]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|registers[28][20]~q ),
	.datae(!\reg_bank|registers[16][20]~q ),
	.dataf(!\reg_bank|registers[20][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux11~0 .extended_lut = "off";
defparam \reg_bank|Mux11~0 .lut_mask = 64'h0407C4C73437F4F7;
defparam \reg_bank|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \reg_bank|Mux11~2 (
// Equation(s):
// \reg_bank|Mux11~2_combout  = ( \reg_bank|registers[30][20]~q  & ( \rs1[2]~input_o  & ( (\rs1[3]~input_o ) # (\reg_bank|registers[22][20]~q ) ) ) ) # ( !\reg_bank|registers[30][20]~q  & ( \rs1[2]~input_o  & ( (\reg_bank|registers[22][20]~q  & 
// !\rs1[3]~input_o ) ) ) ) # ( \reg_bank|registers[30][20]~q  & ( !\rs1[2]~input_o  & ( (!\rs1[3]~input_o  & ((\reg_bank|registers[18][20]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[26][20]~q )) ) ) ) # ( !\reg_bank|registers[30][20]~q  & ( 
// !\rs1[2]~input_o  & ( (!\rs1[3]~input_o  & ((\reg_bank|registers[18][20]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[26][20]~q )) ) ) )

	.dataa(!\reg_bank|registers[26][20]~q ),
	.datab(!\reg_bank|registers[18][20]~q ),
	.datac(!\reg_bank|registers[22][20]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[30][20]~q ),
	.dataf(!\rs1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux11~2 .extended_lut = "off";
defparam \reg_bank|Mux11~2 .lut_mask = 64'h335533550F000FFF;
defparam \reg_bank|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \reg_bank|Mux11~4 (
// Equation(s):
// \reg_bank|Mux11~4_combout  = ( \reg_bank|Mux11~0_combout  & ( \reg_bank|Mux11~2_combout  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & (\reg_bank|Mux11~1_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux11~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux11~0_combout  & ( \reg_bank|Mux11~2_combout  & ( (!\rs1[1]~input_o  & (\reg_bank|Mux11~1_combout  & ((\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o ) # (\reg_bank|Mux11~3_combout )))) ) ) ) # ( \reg_bank|Mux11~0_combout  & ( 
// !\reg_bank|Mux11~2_combout  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|Mux11~1_combout ))) # (\rs1[1]~input_o  & (((\reg_bank|Mux11~3_combout  & \rs1[0]~input_o )))) ) ) ) # ( !\reg_bank|Mux11~0_combout  & ( !\reg_bank|Mux11~2_combout  & 
// ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux11~1_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux11~3_combout ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|Mux11~1_combout ),
	.datac(!\reg_bank|Mux11~3_combout ),
	.datad(!\rs1[0]~input_o ),
	.datae(!\reg_bank|Mux11~0_combout ),
	.dataf(!\reg_bank|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux11~4 .extended_lut = "off";
defparam \reg_bank|Mux11~4 .lut_mask = 64'h0027AA275527FF27;
defparam \reg_bank|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N0
cyclonev_lcell_comb \ULA|Add0~81 (
// Equation(s):
// \ULA|Add0~81_sumout  = SUM(( \reg_bank|Mux43~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux11~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux11~4_combout )) ) + ( \ULA|Add0~78  ))
// \ULA|Add0~82  = CARRY(( \reg_bank|Mux43~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux11~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux11~4_combout )) ) + ( \ULA|Add0~78  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux11~4_combout ),
	.datad(!\reg_bank|Mux43~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux11~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~81_sumout ),
	.cout(\ULA|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~81 .extended_lut = "off";
defparam \ULA|Add0~81 .lut_mask = 64'h0000FA50000000FF;
defparam \ULA|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N36
cyclonev_lcell_comb \ULA|Mux11~0 (
// Equation(s):
// \ULA|Mux11~0_combout  = ( \ULA|Add0~81_sumout  & ( (!\reg_bank|Mux43~10_combout  & ((!\sel[1]~input_o  & (!\sel[0]~input_o )) # (\sel[1]~input_o  & ((\reg_bank|Mux11~10_combout ))))) # (\reg_bank|Mux43~10_combout  & ((!\sel[0]~input_o ) # 
// ((\reg_bank|Mux11~10_combout )))) ) ) # ( !\ULA|Add0~81_sumout  & ( (!\reg_bank|Mux43~10_combout  & (((\sel[1]~input_o  & \reg_bank|Mux11~10_combout )))) # (\reg_bank|Mux43~10_combout  & ((!\sel[0]~input_o  & (\sel[1]~input_o )) # (\sel[0]~input_o  & 
// ((\reg_bank|Mux11~10_combout ))))) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\sel[1]~input_o ),
	.datac(!\reg_bank|Mux43~10_combout ),
	.datad(!\reg_bank|Mux11~10_combout ),
	.datae(!\ULA|Add0~81_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux11~0 .extended_lut = "off";
defparam \ULA|Mux11~0 .lut_mask = 64'h02378ABF02378ABF;
defparam \ULA|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \reg_bank|registers[13][20]~feeder (
// Equation(s):
// \reg_bank|registers[13][20]~feeder_combout  = ( \ULA|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[13][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[13][20]~feeder .extended_lut = "off";
defparam \reg_bank|registers[13][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[13][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N44
dffeas \reg_bank|registers[13][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[13][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][20] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N21
cyclonev_lcell_comb \reg_bank|Mux11~7 (
// Equation(s):
// \reg_bank|Mux11~7_combout  = ( \reg_bank|registers[15][20]~q  & ( \reg_bank|registers[12][20]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|registers[13][20]~q ))) # (\rs1[1]~input_o  & (((\reg_bank|registers[14][20]~q ) # 
// (\rs1[0]~input_o )))) ) ) ) # ( !\reg_bank|registers[15][20]~q  & ( \reg_bank|registers[12][20]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|registers[13][20]~q ))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o  & 
// \reg_bank|registers[14][20]~q )))) ) ) ) # ( \reg_bank|registers[15][20]~q  & ( !\reg_bank|registers[12][20]~q  & ( (!\rs1[1]~input_o  & (\reg_bank|registers[13][20]~q  & (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (((\reg_bank|registers[14][20]~q ) # 
// (\rs1[0]~input_o )))) ) ) ) # ( !\reg_bank|registers[15][20]~q  & ( !\reg_bank|registers[12][20]~q  & ( (!\rs1[1]~input_o  & (\reg_bank|registers[13][20]~q  & (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o  & \reg_bank|registers[14][20]~q 
// )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|registers[13][20]~q ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[14][20]~q ),
	.datae(!\reg_bank|registers[15][20]~q ),
	.dataf(!\reg_bank|registers[12][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux11~7 .extended_lut = "off";
defparam \reg_bank|Mux11~7 .lut_mask = 64'h02520757A2F2A7F7;
defparam \reg_bank|Mux11~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N0
cyclonev_lcell_comb \reg_bank|Mux11~6 (
// Equation(s):
// \reg_bank|Mux11~6_combout  = ( \reg_bank|registers[1][20]~q  & ( \rs1[1]~input_o  & ( (!\rs1[0]~input_o  & ((\reg_bank|registers[2][20]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[3][20]~q )) ) ) ) # ( !\reg_bank|registers[1][20]~q  & ( 
// \rs1[1]~input_o  & ( (!\rs1[0]~input_o  & ((\reg_bank|registers[2][20]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[3][20]~q )) ) ) ) # ( \reg_bank|registers[1][20]~q  & ( !\rs1[1]~input_o  & ( \rs1[0]~input_o  ) ) )

	.dataa(!\reg_bank|registers[3][20]~q ),
	.datab(gnd),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[2][20]~q ),
	.datae(!\reg_bank|registers[1][20]~q ),
	.dataf(!\rs1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux11~6 .extended_lut = "off";
defparam \reg_bank|Mux11~6 .lut_mask = 64'h00000F0F05F505F5;
defparam \reg_bank|Mux11~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \reg_bank|Mux11~8 (
// Equation(s):
// \reg_bank|Mux11~8_combout  = ( \reg_bank|registers[6][20]~q  & ( \reg_bank|registers[7][20]~q  & ( ((!\rs1[0]~input_o  & ((\reg_bank|registers[4][20]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][20]~q ))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[6][20]~q  & ( \reg_bank|registers[7][20]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o  & \reg_bank|registers[4][20]~q )))) # (\rs1[0]~input_o  & (((\rs1[1]~input_o )) # (\reg_bank|registers[5][20]~q ))) ) ) ) # ( 
// \reg_bank|registers[6][20]~q  & ( !\reg_bank|registers[7][20]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[4][20]~q ) # (\rs1[1]~input_o )))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][20]~q  & (!\rs1[1]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[6][20]~q  & ( !\reg_bank|registers[7][20]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[4][20]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][20]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[5][20]~q ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[4][20]~q ),
	.datae(!\reg_bank|registers[6][20]~q ),
	.dataf(!\reg_bank|registers[7][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux11~8 .extended_lut = "off";
defparam \reg_bank|Mux11~8 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \reg_bank|Mux11~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N27
cyclonev_lcell_comb \reg_bank|Mux11~5 (
// Equation(s):
// \reg_bank|Mux11~5_combout  = ( \reg_bank|registers[11][20]~q  & ( \reg_bank|registers[8][20]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|registers[10][20]~q )))) # (\rs1[0]~input_o  & (((\reg_bank|registers[9][20]~q )) # 
// (\rs1[1]~input_o ))) ) ) ) # ( !\reg_bank|registers[11][20]~q  & ( \reg_bank|registers[8][20]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|registers[10][20]~q )))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & (\reg_bank|registers[9][20]~q 
// ))) ) ) ) # ( \reg_bank|registers[11][20]~q  & ( !\reg_bank|registers[8][20]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & ((\reg_bank|registers[10][20]~q )))) # (\rs1[0]~input_o  & (((\reg_bank|registers[9][20]~q )) # (\rs1[1]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[11][20]~q  & ( !\reg_bank|registers[8][20]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & ((\reg_bank|registers[10][20]~q )))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & (\reg_bank|registers[9][20]~q ))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[9][20]~q ),
	.datad(!\reg_bank|registers[10][20]~q ),
	.datae(!\reg_bank|registers[11][20]~q ),
	.dataf(!\reg_bank|registers[8][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux11~5 .extended_lut = "off";
defparam \reg_bank|Mux11~5 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N30
cyclonev_lcell_comb \reg_bank|Mux11~9 (
// Equation(s):
// \reg_bank|Mux11~9_combout  = ( \reg_bank|Mux11~8_combout  & ( \reg_bank|Mux11~5_combout  & ( (!\rs1[2]~input_o  & (((\reg_bank|Mux11~6_combout ) # (\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|Mux11~7_combout ))) ) ) ) # 
// ( !\reg_bank|Mux11~8_combout  & ( \reg_bank|Mux11~5_combout  & ( (!\rs1[2]~input_o  & (((\reg_bank|Mux11~6_combout ) # (\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (\reg_bank|Mux11~7_combout  & (\rs1[3]~input_o ))) ) ) ) # ( \reg_bank|Mux11~8_combout  & ( 
// !\reg_bank|Mux11~5_combout  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o  & \reg_bank|Mux11~6_combout )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|Mux11~7_combout ))) ) ) ) # ( !\reg_bank|Mux11~8_combout  & ( !\reg_bank|Mux11~5_combout  
// & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o  & \reg_bank|Mux11~6_combout )))) # (\rs1[2]~input_o  & (\reg_bank|Mux11~7_combout  & (\rs1[3]~input_o ))) ) ) )

	.dataa(!\reg_bank|Mux11~7_combout ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|Mux11~6_combout ),
	.datae(!\reg_bank|Mux11~8_combout ),
	.dataf(!\reg_bank|Mux11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux11~9 .extended_lut = "off";
defparam \reg_bank|Mux11~9 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg_bank|Mux11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N54
cyclonev_lcell_comb \reg_bank|Mux11~10 (
// Equation(s):
// \reg_bank|Mux11~10_combout  = ( \reg_bank|Mux11~4_combout  & ( (\rs1[4]~input_o ) # (\reg_bank|Mux11~9_combout ) ) ) # ( !\reg_bank|Mux11~4_combout  & ( (\reg_bank|Mux11~9_combout  & !\rs1[4]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_bank|Mux11~9_combout ),
	.datad(!\rs1[4]~input_o ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux11~10 .extended_lut = "off";
defparam \reg_bank|Mux11~10 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \reg_bank|Mux11~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N51
cyclonev_lcell_comb \reg_bank|registers[18][21]~feeder (
// Equation(s):
// \reg_bank|registers[18][21]~feeder_combout  = ( \ULA|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][21]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N53
dffeas \reg_bank|registers[18][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \reg_bank|registers[30][21]~feeder (
// Equation(s):
// \reg_bank|registers[30][21]~feeder_combout  = ( \ULA|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[30][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[30][21]~feeder .extended_lut = "off";
defparam \reg_bank|registers[30][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[30][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N50
dffeas \reg_bank|registers[30][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[30][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N54
cyclonev_lcell_comb \reg_bank|registers[26][21]~feeder (
// Equation(s):
// \reg_bank|registers[26][21]~feeder_combout  = ( \ULA|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[26][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[26][21]~feeder .extended_lut = "off";
defparam \reg_bank|registers[26][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[26][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N56
dffeas \reg_bank|registers[26][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[26][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \reg_bank|registers[22][21]~feeder (
// Equation(s):
// \reg_bank|registers[22][21]~feeder_combout  = ( \ULA|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][21]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N25
dffeas \reg_bank|registers[22][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N9
cyclonev_lcell_comb \reg_bank|Mux10~2 (
// Equation(s):
// \reg_bank|Mux10~2_combout  = ( \reg_bank|registers[26][21]~q  & ( \reg_bank|registers[22][21]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[18][21]~q )) # (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # 
// ((\reg_bank|registers[30][21]~q )))) ) ) ) # ( !\reg_bank|registers[26][21]~q  & ( \reg_bank|registers[22][21]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[18][21]~q ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # 
// ((\reg_bank|registers[30][21]~q )))) ) ) ) # ( \reg_bank|registers[26][21]~q  & ( !\reg_bank|registers[22][21]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[18][21]~q )) # (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & 
// ((\reg_bank|registers[30][21]~q )))) ) ) ) # ( !\reg_bank|registers[26][21]~q  & ( !\reg_bank|registers[22][21]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[18][21]~q ))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & 
// ((\reg_bank|registers[30][21]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[18][21]~q ),
	.datad(!\reg_bank|registers[30][21]~q ),
	.datae(!\reg_bank|registers[26][21]~q ),
	.dataf(!\reg_bank|registers[22][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux10~2 .extended_lut = "off";
defparam \reg_bank|Mux10~2 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_bank|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N24
cyclonev_lcell_comb \reg_bank|registers[31][21]~feeder (
// Equation(s):
// \reg_bank|registers[31][21]~feeder_combout  = ( \ULA|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[31][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[31][21]~feeder .extended_lut = "off";
defparam \reg_bank|registers[31][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[31][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N26
dffeas \reg_bank|registers[31][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[31][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N51
cyclonev_lcell_comb \reg_bank|registers[19][21]~feeder (
// Equation(s):
// \reg_bank|registers[19][21]~feeder_combout  = ( \ULA|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[19][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[19][21]~feeder .extended_lut = "off";
defparam \reg_bank|registers[19][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[19][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N53
dffeas \reg_bank|registers[19][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[19][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N54
cyclonev_lcell_comb \reg_bank|registers[27][21]~feeder (
// Equation(s):
// \reg_bank|registers[27][21]~feeder_combout  = ( \ULA|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[27][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[27][21]~feeder .extended_lut = "off";
defparam \reg_bank|registers[27][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[27][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N56
dffeas \reg_bank|registers[27][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[27][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N5
dffeas \reg_bank|registers[23][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N30
cyclonev_lcell_comb \reg_bank|Mux10~3 (
// Equation(s):
// \reg_bank|Mux10~3_combout  = ( \reg_bank|registers[27][21]~q  & ( \reg_bank|registers[23][21]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o ) # (\reg_bank|registers[19][21]~q )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # 
// (\reg_bank|registers[31][21]~q ))) ) ) ) # ( !\reg_bank|registers[27][21]~q  & ( \reg_bank|registers[23][21]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[19][21]~q  & !\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # 
// (\reg_bank|registers[31][21]~q ))) ) ) ) # ( \reg_bank|registers[27][21]~q  & ( !\reg_bank|registers[23][21]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o ) # (\reg_bank|registers[19][21]~q )))) # (\rs1[2]~input_o  & (\reg_bank|registers[31][21]~q  & 
// ((\rs1[3]~input_o )))) ) ) ) # ( !\reg_bank|registers[27][21]~q  & ( !\reg_bank|registers[23][21]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[19][21]~q  & !\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (\reg_bank|registers[31][21]~q  & 
// ((\rs1[3]~input_o )))) ) ) )

	.dataa(!\reg_bank|registers[31][21]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[19][21]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[27][21]~q ),
	.dataf(!\reg_bank|registers[23][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux10~3 .extended_lut = "off";
defparam \reg_bank|Mux10~3 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \reg_bank|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \reg_bank|registers[25][21]~feeder (
// Equation(s):
// \reg_bank|registers[25][21]~feeder_combout  = ( \ULA|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[25][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[25][21]~feeder .extended_lut = "off";
defparam \reg_bank|registers[25][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[25][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N14
dffeas \reg_bank|registers[25][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[25][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N51
cyclonev_lcell_comb \reg_bank|registers[17][21]~feeder (
// Equation(s):
// \reg_bank|registers[17][21]~feeder_combout  = ( \ULA|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[17][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[17][21]~feeder .extended_lut = "off";
defparam \reg_bank|registers[17][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[17][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N53
dffeas \reg_bank|registers[17][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[17][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N21
cyclonev_lcell_comb \reg_bank|registers[21][21]~feeder (
// Equation(s):
// \reg_bank|registers[21][21]~feeder_combout  = ( \ULA|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][21]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N23
dffeas \reg_bank|registers[21][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \reg_bank|registers[29][21]~feeder (
// Equation(s):
// \reg_bank|registers[29][21]~feeder_combout  = ( \ULA|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[29][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[29][21]~feeder .extended_lut = "off";
defparam \reg_bank|registers[29][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[29][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N8
dffeas \reg_bank|registers[29][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[29][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \reg_bank|Mux10~1 (
// Equation(s):
// \reg_bank|Mux10~1_combout  = ( \reg_bank|registers[21][21]~q  & ( \reg_bank|registers[29][21]~q  & ( ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][21]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][21]~q ))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[21][21]~q  & ( \reg_bank|registers[29][21]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][21]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][21]~q )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o )) ) ) ) 
// # ( \reg_bank|registers[21][21]~q  & ( !\reg_bank|registers[29][21]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][21]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][21]~q )))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o )) 
// ) ) ) # ( !\reg_bank|registers[21][21]~q  & ( !\reg_bank|registers[29][21]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][21]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][21]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[25][21]~q ),
	.datad(!\reg_bank|registers[17][21]~q ),
	.datae(!\reg_bank|registers[21][21]~q ),
	.dataf(!\reg_bank|registers[29][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux10~1 .extended_lut = "off";
defparam \reg_bank|Mux10~1 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_bank|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N8
dffeas \reg_bank|registers[24][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N8
dffeas \reg_bank|registers[16][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N35
dffeas \reg_bank|registers[28][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N2
dffeas \reg_bank|registers[20][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N39
cyclonev_lcell_comb \reg_bank|Mux10~0 (
// Equation(s):
// \reg_bank|Mux10~0_combout  = ( \reg_bank|registers[20][21]~q  & ( \rs1[3]~input_o  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[24][21]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[28][21]~q ))) ) ) ) # ( !\reg_bank|registers[20][21]~q  & ( 
// \rs1[3]~input_o  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[24][21]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[28][21]~q ))) ) ) ) # ( \reg_bank|registers[20][21]~q  & ( !\rs1[3]~input_o  & ( (\reg_bank|registers[16][21]~q ) # (\rs1[2]~input_o ) 
// ) ) ) # ( !\reg_bank|registers[20][21]~q  & ( !\rs1[3]~input_o  & ( (!\rs1[2]~input_o  & \reg_bank|registers[16][21]~q ) ) ) )

	.dataa(!\reg_bank|registers[24][21]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[16][21]~q ),
	.datad(!\reg_bank|registers[28][21]~q ),
	.datae(!\reg_bank|registers[20][21]~q ),
	.dataf(!\rs1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux10~0 .extended_lut = "off";
defparam \reg_bank|Mux10~0 .lut_mask = 64'h0C0C3F3F44774477;
defparam \reg_bank|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N48
cyclonev_lcell_comb \reg_bank|Mux10~4 (
// Equation(s):
// \reg_bank|Mux10~4_combout  = ( \reg_bank|Mux10~1_combout  & ( \reg_bank|Mux10~0_combout  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & (\reg_bank|Mux10~2_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux10~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux10~1_combout  & ( \reg_bank|Mux10~0_combout  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|Mux10~2_combout )))) # (\rs1[0]~input_o  & (\rs1[1]~input_o  & ((\reg_bank|Mux10~3_combout )))) ) ) ) # ( \reg_bank|Mux10~1_combout  & ( 
// !\reg_bank|Mux10~0_combout  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & (\reg_bank|Mux10~2_combout ))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|Mux10~3_combout )))) ) ) ) # ( !\reg_bank|Mux10~1_combout  & ( !\reg_bank|Mux10~0_combout  & ( 
// (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|Mux10~2_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux10~3_combout ))))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|Mux10~2_combout ),
	.datad(!\reg_bank|Mux10~3_combout ),
	.datae(!\reg_bank|Mux10~1_combout ),
	.dataf(!\reg_bank|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux10~4 .extended_lut = "off";
defparam \reg_bank|Mux10~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N11
dffeas \reg_bank|registers[4][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N50
dffeas \reg_bank|registers[5][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N44
dffeas \reg_bank|registers[7][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N32
dffeas \reg_bank|registers[6][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N45
cyclonev_lcell_comb \reg_bank|Mux42~8 (
// Equation(s):
// \reg_bank|Mux42~8_combout  = ( \reg_bank|registers[7][21]~q  & ( \reg_bank|registers[6][21]~q  & ( ((!\rs2[0]~input_o  & (\reg_bank|registers[4][21]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[5][21]~q )))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[7][21]~q  & ( \reg_bank|registers[6][21]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )) # (\reg_bank|registers[4][21]~q ))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o  & \reg_bank|registers[5][21]~q )))) ) ) ) # ( 
// \reg_bank|registers[7][21]~q  & ( !\reg_bank|registers[6][21]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[4][21]~q  & (!\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][21]~q ) # (\rs2[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[7][21]~q  & ( !\reg_bank|registers[6][21]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[4][21]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[5][21]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[4][21]~q ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[5][21]~q ),
	.datae(!\reg_bank|registers[7][21]~q ),
	.dataf(!\reg_bank|registers[6][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux42~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux42~8 .extended_lut = "off";
defparam \reg_bank|Mux42~8 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg_bank|Mux42~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N38
dffeas \reg_bank|registers[11][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N3
cyclonev_lcell_comb \reg_bank|registers[9][21]~feeder (
// Equation(s):
// \reg_bank|registers[9][21]~feeder_combout  = ( \ULA|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[9][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[9][21]~feeder .extended_lut = "off";
defparam \reg_bank|registers[9][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[9][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N5
dffeas \reg_bank|registers[9][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N32
dffeas \reg_bank|registers[10][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N42
cyclonev_lcell_comb \reg_bank|registers[8][21]~feeder (
// Equation(s):
// \reg_bank|registers[8][21]~feeder_combout  = ( \ULA|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][21]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N44
dffeas \reg_bank|registers[8][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \reg_bank|Mux42~5 (
// Equation(s):
// \reg_bank|Mux42~5_combout  = ( \rs2[0]~input_o  & ( \reg_bank|registers[8][21]~q  & ( (!\rs2[1]~input_o  & ((\reg_bank|registers[9][21]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[11][21]~q )) ) ) ) # ( !\rs2[0]~input_o  & ( 
// \reg_bank|registers[8][21]~q  & ( (!\rs2[1]~input_o ) # (\reg_bank|registers[10][21]~q ) ) ) ) # ( \rs2[0]~input_o  & ( !\reg_bank|registers[8][21]~q  & ( (!\rs2[1]~input_o  & ((\reg_bank|registers[9][21]~q ))) # (\rs2[1]~input_o  & 
// (\reg_bank|registers[11][21]~q )) ) ) ) # ( !\rs2[0]~input_o  & ( !\reg_bank|registers[8][21]~q  & ( (\rs2[1]~input_o  & \reg_bank|registers[10][21]~q ) ) ) )

	.dataa(!\reg_bank|registers[11][21]~q ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[9][21]~q ),
	.datad(!\reg_bank|registers[10][21]~q ),
	.datae(!\rs2[0]~input_o ),
	.dataf(!\reg_bank|registers[8][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux42~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux42~5 .extended_lut = "off";
defparam \reg_bank|Mux42~5 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \reg_bank|Mux42~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N8
dffeas \reg_bank|registers[14][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N2
dffeas \reg_bank|registers[15][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N58
dffeas \reg_bank|registers[12][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N15
cyclonev_lcell_comb \reg_bank|registers[13][21]~feeder (
// Equation(s):
// \reg_bank|registers[13][21]~feeder_combout  = ( \ULA|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[13][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[13][21]~feeder .extended_lut = "off";
defparam \reg_bank|registers[13][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[13][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N17
dffeas \reg_bank|registers[13][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[13][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N9
cyclonev_lcell_comb \reg_bank|Mux42~7 (
// Equation(s):
// \reg_bank|Mux42~7_combout  = ( \reg_bank|registers[12][21]~q  & ( \reg_bank|registers[13][21]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[14][21]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][21]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][21]~q  & ( \reg_bank|registers[13][21]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[14][21]~q  & (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|registers[15][21]~q )))) ) ) ) # ( 
// \reg_bank|registers[12][21]~q  & ( !\reg_bank|registers[13][21]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[14][21]~q ))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o  & \reg_bank|registers[15][21]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][21]~q  & ( !\reg_bank|registers[13][21]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[14][21]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][21]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[14][21]~q ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[15][21]~q ),
	.datae(!\reg_bank|registers[12][21]~q ),
	.dataf(!\reg_bank|registers[13][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux42~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux42~7 .extended_lut = "off";
defparam \reg_bank|Mux42~7 .lut_mask = 64'h0207A2A75257F2F7;
defparam \reg_bank|Mux42~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N59
dffeas \reg_bank|registers[3][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N35
dffeas \reg_bank|registers[1][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N39
cyclonev_lcell_comb \reg_bank|Mux42~6 (
// Equation(s):
// \reg_bank|Mux42~6_combout  = ( \reg_bank|registers[1][21]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[2][21]~q )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[3][21]~q )))) ) ) # ( 
// !\reg_bank|registers[1][21]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[2][21]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[3][21]~q )))) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[3][21]~q ),
	.datad(!\reg_bank|registers[2][21]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[1][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux42~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux42~6 .extended_lut = "off";
defparam \reg_bank|Mux42~6 .lut_mask = 64'h0123012345674567;
defparam \reg_bank|Mux42~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N51
cyclonev_lcell_comb \reg_bank|Mux42~9 (
// Equation(s):
// \reg_bank|Mux42~9_combout  = ( \reg_bank|Mux42~7_combout  & ( \reg_bank|Mux42~6_combout  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|Mux42~5_combout )))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o )) # (\reg_bank|Mux42~8_combout ))) ) ) ) # 
// ( !\reg_bank|Mux42~7_combout  & ( \reg_bank|Mux42~6_combout  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|Mux42~5_combout )))) # (\rs2[2]~input_o  & (\reg_bank|Mux42~8_combout  & ((!\rs2[3]~input_o )))) ) ) ) # ( \reg_bank|Mux42~7_combout  
// & ( !\reg_bank|Mux42~6_combout  & ( (!\rs2[2]~input_o  & (((\reg_bank|Mux42~5_combout  & \rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o )) # (\reg_bank|Mux42~8_combout ))) ) ) ) # ( !\reg_bank|Mux42~7_combout  & ( !\reg_bank|Mux42~6_combout 
//  & ( (!\rs2[2]~input_o  & (((\reg_bank|Mux42~5_combout  & \rs2[3]~input_o )))) # (\rs2[2]~input_o  & (\reg_bank|Mux42~8_combout  & ((!\rs2[3]~input_o )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|Mux42~8_combout ),
	.datac(!\reg_bank|Mux42~5_combout ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|Mux42~7_combout ),
	.dataf(!\reg_bank|Mux42~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux42~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux42~9 .extended_lut = "off";
defparam \reg_bank|Mux42~9 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \reg_bank|Mux42~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N42
cyclonev_lcell_comb \reg_bank|Mux42~3 (
// Equation(s):
// \reg_bank|Mux42~3_combout  = ( \reg_bank|registers[27][21]~q  & ( \reg_bank|registers[31][21]~q  & ( ((!\rs2[2]~input_o  & (\reg_bank|registers[19][21]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[23][21]~q )))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[27][21]~q  & ( \reg_bank|registers[31][21]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[19][21]~q ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[23][21]~q )) # (\rs2[3]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[27][21]~q  & ( !\reg_bank|registers[31][21]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[19][21]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & ((\reg_bank|registers[23][21]~q )))) ) ) ) # ( 
// !\reg_bank|registers[27][21]~q  & ( !\reg_bank|registers[31][21]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[19][21]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[23][21]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[19][21]~q ),
	.datad(!\reg_bank|registers[23][21]~q ),
	.datae(!\reg_bank|registers[27][21]~q ),
	.dataf(!\reg_bank|registers[31][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux42~3 .extended_lut = "off";
defparam \reg_bank|Mux42~3 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N3
cyclonev_lcell_comb \reg_bank|Mux42~1 (
// Equation(s):
// \reg_bank|Mux42~1_combout  = ( \reg_bank|registers[21][21]~q  & ( \reg_bank|registers[29][21]~q  & ( ((!\rs2[3]~input_o  & (\reg_bank|registers[17][21]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[25][21]~q )))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[21][21]~q  & ( \reg_bank|registers[29][21]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[17][21]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[25][21]~q ))))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o )))) ) 
// ) ) # ( \reg_bank|registers[21][21]~q  & ( !\reg_bank|registers[29][21]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[17][21]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[25][21]~q ))))) # (\rs2[2]~input_o  & 
// (((!\rs2[3]~input_o )))) ) ) ) # ( !\reg_bank|registers[21][21]~q  & ( !\reg_bank|registers[29][21]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[17][21]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[25][21]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[17][21]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[25][21]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[21][21]~q ),
	.dataf(!\reg_bank|registers[29][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux42~1 .extended_lut = "off";
defparam \reg_bank|Mux42~1 .lut_mask = 64'h440C770C443F773F;
defparam \reg_bank|Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N3
cyclonev_lcell_comb \reg_bank|Mux42~0 (
// Equation(s):
// \reg_bank|Mux42~0_combout  = ( \reg_bank|registers[20][21]~q  & ( \reg_bank|registers[24][21]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[16][21]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # 
// ((\reg_bank|registers[28][21]~q )))) ) ) ) # ( !\reg_bank|registers[20][21]~q  & ( \reg_bank|registers[24][21]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[16][21]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # 
// ((\reg_bank|registers[28][21]~q )))) ) ) ) # ( \reg_bank|registers[20][21]~q  & ( !\reg_bank|registers[24][21]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[16][21]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & 
// ((\reg_bank|registers[28][21]~q )))) ) ) ) # ( !\reg_bank|registers[20][21]~q  & ( !\reg_bank|registers[24][21]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[16][21]~q ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & 
// ((\reg_bank|registers[28][21]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[16][21]~q ),
	.datad(!\reg_bank|registers[28][21]~q ),
	.datae(!\reg_bank|registers[20][21]~q ),
	.dataf(!\reg_bank|registers[24][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux42~0 .extended_lut = "off";
defparam \reg_bank|Mux42~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_bank|Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \reg_bank|Mux42~2 (
// Equation(s):
// \reg_bank|Mux42~2_combout  = ( \reg_bank|registers[18][21]~q  & ( \reg_bank|registers[30][21]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[22][21]~q )))) # (\rs2[3]~input_o  & (((\reg_bank|registers[26][21]~q )) # 
// (\rs2[2]~input_o ))) ) ) ) # ( !\reg_bank|registers[18][21]~q  & ( \reg_bank|registers[30][21]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[22][21]~q ))) # (\rs2[3]~input_o  & (((\reg_bank|registers[26][21]~q )) # (\rs2[2]~input_o 
// ))) ) ) ) # ( \reg_bank|registers[18][21]~q  & ( !\reg_bank|registers[30][21]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[22][21]~q )))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o  & ((\reg_bank|registers[26][21]~q )))) ) ) ) # ( 
// !\reg_bank|registers[18][21]~q  & ( !\reg_bank|registers[30][21]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[22][21]~q ))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o  & ((\reg_bank|registers[26][21]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[22][21]~q ),
	.datad(!\reg_bank|registers[26][21]~q ),
	.datae(!\reg_bank|registers[18][21]~q ),
	.dataf(!\reg_bank|registers[30][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux42~2 .extended_lut = "off";
defparam \reg_bank|Mux42~2 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_bank|Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N9
cyclonev_lcell_comb \reg_bank|Mux42~4 (
// Equation(s):
// \reg_bank|Mux42~4_combout  = ( \reg_bank|Mux42~0_combout  & ( \reg_bank|Mux42~2_combout  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & ((\reg_bank|Mux42~1_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux42~3_combout ))) ) ) ) # ( 
// !\reg_bank|Mux42~0_combout  & ( \reg_bank|Mux42~2_combout  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o )) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux42~1_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux42~3_combout )))) ) ) ) # ( 
// \reg_bank|Mux42~0_combout  & ( !\reg_bank|Mux42~2_combout  & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o )) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux42~1_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux42~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux42~0_combout  & ( !\reg_bank|Mux42~2_combout  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux42~1_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux42~3_combout )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux42~3_combout ),
	.datad(!\reg_bank|Mux42~1_combout ),
	.datae(!\reg_bank|Mux42~0_combout ),
	.dataf(!\reg_bank|Mux42~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux42~4 .extended_lut = "off";
defparam \reg_bank|Mux42~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_bank|Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N30
cyclonev_lcell_comb \reg_bank|Mux42~10 (
// Equation(s):
// \reg_bank|Mux42~10_combout  = ( \reg_bank|Mux42~4_combout  & ( (\reg_bank|Mux42~9_combout ) # (\rs2[4]~input_o ) ) ) # ( !\reg_bank|Mux42~4_combout  & ( (!\rs2[4]~input_o  & \reg_bank|Mux42~9_combout ) ) )

	.dataa(gnd),
	.datab(!\rs2[4]~input_o ),
	.datac(!\reg_bank|Mux42~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_bank|Mux42~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux42~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux42~10 .extended_lut = "off";
defparam \reg_bank|Mux42~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \reg_bank|Mux42~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N3
cyclonev_lcell_comb \ULA|Add0~85 (
// Equation(s):
// \ULA|Add0~85_sumout  = SUM(( \reg_bank|Mux42~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux10~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux10~4_combout )) ) + ( \ULA|Add0~82  ))
// \ULA|Add0~86  = CARRY(( \reg_bank|Mux42~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux10~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux10~4_combout )) ) + ( \ULA|Add0~82  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux10~4_combout ),
	.datad(!\reg_bank|Mux42~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux10~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~85_sumout ),
	.cout(\ULA|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~85 .extended_lut = "off";
defparam \ULA|Add0~85 .lut_mask = 64'h0000FA50000000FF;
defparam \ULA|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N3
cyclonev_lcell_comb \ULA|Mux10~0 (
// Equation(s):
// \ULA|Mux10~0_combout  = ( \ULA|Add0~85_sumout  & ( \reg_bank|Mux42~10_combout  & ( (!\sel[0]~input_o ) # (\reg_bank|Mux10~10_combout ) ) ) ) # ( !\ULA|Add0~85_sumout  & ( \reg_bank|Mux42~10_combout  & ( (!\sel[0]~input_o  & ((\sel[1]~input_o ))) # 
// (\sel[0]~input_o  & (\reg_bank|Mux10~10_combout )) ) ) ) # ( \ULA|Add0~85_sumout  & ( !\reg_bank|Mux42~10_combout  & ( (!\sel[1]~input_o  & (!\sel[0]~input_o )) # (\sel[1]~input_o  & ((\reg_bank|Mux10~10_combout ))) ) ) ) # ( !\ULA|Add0~85_sumout  & ( 
// !\reg_bank|Mux42~10_combout  & ( (\reg_bank|Mux10~10_combout  & \sel[1]~input_o ) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux10~10_combout ),
	.datad(!\sel[1]~input_o ),
	.datae(!\ULA|Add0~85_sumout ),
	.dataf(!\reg_bank|Mux42~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux10~0 .extended_lut = "off";
defparam \ULA|Mux10~0 .lut_mask = 64'h000FAA0F05AFAFAF;
defparam \ULA|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \reg_bank|registers[2][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][21] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N42
cyclonev_lcell_comb \reg_bank|Mux10~6 (
// Equation(s):
// \reg_bank|Mux10~6_combout  = ( \reg_bank|registers[3][21]~q  & ( \reg_bank|registers[1][21]~q  & ( ((\rs1[1]~input_o  & \reg_bank|registers[2][21]~q )) # (\rs1[0]~input_o ) ) ) ) # ( !\reg_bank|registers[3][21]~q  & ( \reg_bank|registers[1][21]~q  & ( 
// (!\rs1[0]~input_o  & (\rs1[1]~input_o  & \reg_bank|registers[2][21]~q )) # (\rs1[0]~input_o  & (!\rs1[1]~input_o )) ) ) ) # ( \reg_bank|registers[3][21]~q  & ( !\reg_bank|registers[1][21]~q  & ( (\rs1[1]~input_o  & ((\reg_bank|registers[2][21]~q ) # 
// (\rs1[0]~input_o ))) ) ) ) # ( !\reg_bank|registers[3][21]~q  & ( !\reg_bank|registers[1][21]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & \reg_bank|registers[2][21]~q )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[2][21]~q ),
	.datad(gnd),
	.datae(!\reg_bank|registers[3][21]~q ),
	.dataf(!\reg_bank|registers[1][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux10~6 .extended_lut = "off";
defparam \reg_bank|Mux10~6 .lut_mask = 64'h0202131346465757;
defparam \reg_bank|Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N3
cyclonev_lcell_comb \reg_bank|Mux10~7 (
// Equation(s):
// \reg_bank|Mux10~7_combout  = ( \reg_bank|registers[12][21]~q  & ( \reg_bank|registers[13][21]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & (\reg_bank|registers[14][21]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[15][21]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][21]~q  & ( \reg_bank|registers[13][21]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[14][21]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[15][21]~q ))))) ) 
// ) ) # ( \reg_bank|registers[12][21]~q  & ( !\reg_bank|registers[13][21]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[14][21]~q )) # (\rs1[0]~input_o  & 
// ((\reg_bank|registers[15][21]~q ))))) ) ) ) # ( !\reg_bank|registers[12][21]~q  & ( !\reg_bank|registers[13][21]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[14][21]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[15][21]~q ))))) 
// ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|registers[14][21]~q ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[15][21]~q ),
	.datae(!\reg_bank|registers[12][21]~q ),
	.dataf(!\reg_bank|registers[13][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux10~7 .extended_lut = "off";
defparam \reg_bank|Mux10~7 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \reg_bank|Mux10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N39
cyclonev_lcell_comb \reg_bank|Mux10~5 (
// Equation(s):
// \reg_bank|Mux10~5_combout  = ( \reg_bank|registers[9][21]~q  & ( \reg_bank|registers[10][21]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[8][21]~q ) # (\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # 
// (\reg_bank|registers[11][21]~q ))) ) ) ) # ( !\reg_bank|registers[9][21]~q  & ( \reg_bank|registers[10][21]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o  & \reg_bank|registers[8][21]~q )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # 
// (\reg_bank|registers[11][21]~q ))) ) ) ) # ( \reg_bank|registers[9][21]~q  & ( !\reg_bank|registers[10][21]~q  & ( (!\rs1[1]~input_o  & (((\reg_bank|registers[8][21]~q ) # (\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][21]~q  & 
// (\rs1[0]~input_o ))) ) ) ) # ( !\reg_bank|registers[9][21]~q  & ( !\reg_bank|registers[10][21]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o  & \reg_bank|registers[8][21]~q )))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][21]~q  & (\rs1[0]~input_o 
// ))) ) ) )

	.dataa(!\reg_bank|registers[11][21]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[8][21]~q ),
	.datae(!\reg_bank|registers[9][21]~q ),
	.dataf(!\reg_bank|registers[10][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux10~5 .extended_lut = "off";
defparam \reg_bank|Mux10~5 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \reg_bank|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N33
cyclonev_lcell_comb \reg_bank|Mux10~8 (
// Equation(s):
// \reg_bank|Mux10~8_combout  = ( \rs1[0]~input_o  & ( \reg_bank|registers[7][21]~q  & ( (\rs1[1]~input_o ) # (\reg_bank|registers[5][21]~q ) ) ) ) # ( !\rs1[0]~input_o  & ( \reg_bank|registers[7][21]~q  & ( (!\rs1[1]~input_o  & (\reg_bank|registers[4][21]~q 
// )) # (\rs1[1]~input_o  & ((\reg_bank|registers[6][21]~q ))) ) ) ) # ( \rs1[0]~input_o  & ( !\reg_bank|registers[7][21]~q  & ( (\reg_bank|registers[5][21]~q  & !\rs1[1]~input_o ) ) ) ) # ( !\rs1[0]~input_o  & ( !\reg_bank|registers[7][21]~q  & ( 
// (!\rs1[1]~input_o  & (\reg_bank|registers[4][21]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[6][21]~q ))) ) ) )

	.dataa(!\reg_bank|registers[5][21]~q ),
	.datab(!\reg_bank|registers[4][21]~q ),
	.datac(!\reg_bank|registers[6][21]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\rs1[0]~input_o ),
	.dataf(!\reg_bank|registers[7][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux10~8 .extended_lut = "off";
defparam \reg_bank|Mux10~8 .lut_mask = 64'h330F5500330F55FF;
defparam \reg_bank|Mux10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \reg_bank|Mux10~9 (
// Equation(s):
// \reg_bank|Mux10~9_combout  = ( \reg_bank|Mux10~5_combout  & ( \reg_bank|Mux10~8_combout  & ( (!\rs1[2]~input_o  & (((\reg_bank|Mux10~6_combout )) # (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|Mux10~7_combout )))) ) ) ) # 
// ( !\reg_bank|Mux10~5_combout  & ( \reg_bank|Mux10~8_combout  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|Mux10~6_combout ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|Mux10~7_combout )))) ) ) ) # ( \reg_bank|Mux10~5_combout  & 
// ( !\reg_bank|Mux10~8_combout  & ( (!\rs1[2]~input_o  & (((\reg_bank|Mux10~6_combout )) # (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|Mux10~7_combout )))) ) ) ) # ( !\reg_bank|Mux10~5_combout  & ( !\reg_bank|Mux10~8_combout  
// & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|Mux10~6_combout ))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|Mux10~7_combout )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|Mux10~6_combout ),
	.datad(!\reg_bank|Mux10~7_combout ),
	.datae(!\reg_bank|Mux10~5_combout ),
	.dataf(!\reg_bank|Mux10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux10~9 .extended_lut = "off";
defparam \reg_bank|Mux10~9 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_bank|Mux10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N45
cyclonev_lcell_comb \reg_bank|Mux10~10 (
// Equation(s):
// \reg_bank|Mux10~10_combout  = ( \reg_bank|Mux10~4_combout  & ( (\reg_bank|Mux10~9_combout ) # (\rs1[4]~input_o ) ) ) # ( !\reg_bank|Mux10~4_combout  & ( (!\rs1[4]~input_o  & \reg_bank|Mux10~9_combout ) ) )

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux10~9_combout ),
	.datad(gnd),
	.datae(!\reg_bank|Mux10~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux10~10 .extended_lut = "off";
defparam \reg_bank|Mux10~10 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \reg_bank|Mux10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N54
cyclonev_lcell_comb \reg_bank|registers[21][22]~feeder (
// Equation(s):
// \reg_bank|registers[21][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N56
dffeas \reg_bank|registers[21][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N48
cyclonev_lcell_comb \reg_bank|registers[29][22]~feeder (
// Equation(s):
// \reg_bank|registers[29][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[29][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[29][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[29][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[29][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N50
dffeas \reg_bank|registers[29][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[29][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N27
cyclonev_lcell_comb \reg_bank|registers[17][22]~feeder (
// Equation(s):
// \reg_bank|registers[17][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[17][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[17][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[17][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[17][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N29
dffeas \reg_bank|registers[17][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[17][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N33
cyclonev_lcell_comb \reg_bank|registers[25][22]~feeder (
// Equation(s):
// \reg_bank|registers[25][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[25][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[25][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[25][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[25][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N35
dffeas \reg_bank|registers[25][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[25][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N6
cyclonev_lcell_comb \reg_bank|Mux41~1 (
// Equation(s):
// \reg_bank|Mux41~1_combout  = ( \reg_bank|registers[17][22]~q  & ( \reg_bank|registers[25][22]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[21][22]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[29][22]~q )))) ) ) ) # ( 
// !\reg_bank|registers[17][22]~q  & ( \reg_bank|registers[25][22]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[21][22]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[29][22]~q )))) ) ) ) # ( 
// \reg_bank|registers[17][22]~q  & ( !\reg_bank|registers[25][22]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[21][22]~q )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[29][22]~q )))) ) ) ) # ( 
// !\reg_bank|registers[17][22]~q  & ( !\reg_bank|registers[25][22]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[21][22]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[29][22]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[21][22]~q ),
	.datad(!\reg_bank|registers[29][22]~q ),
	.datae(!\reg_bank|registers[17][22]~q ),
	.dataf(!\reg_bank|registers[25][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux41~1 .extended_lut = "off";
defparam \reg_bank|Mux41~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N57
cyclonev_lcell_comb \reg_bank|registers[26][22]~feeder (
// Equation(s):
// \reg_bank|registers[26][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[26][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[26][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[26][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[26][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N59
dffeas \reg_bank|registers[26][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[26][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N38
dffeas \reg_bank|registers[30][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \reg_bank|registers[22][22]~feeder (
// Equation(s):
// \reg_bank|registers[22][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N20
dffeas \reg_bank|registers[22][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \reg_bank|registers[18][22]~feeder (
// Equation(s):
// \reg_bank|registers[18][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N50
dffeas \reg_bank|registers[18][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N39
cyclonev_lcell_comb \reg_bank|Mux41~2 (
// Equation(s):
// \reg_bank|Mux41~2_combout  = ( \reg_bank|registers[22][22]~q  & ( \reg_bank|registers[18][22]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[26][22]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[30][22]~q )))) ) ) ) # ( 
// !\reg_bank|registers[22][22]~q  & ( \reg_bank|registers[18][22]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[26][22]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[30][22]~q ))))) ) ) 
// ) # ( \reg_bank|registers[22][22]~q  & ( !\reg_bank|registers[18][22]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[26][22]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[30][22]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[22][22]~q  & ( !\reg_bank|registers[18][22]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[26][22]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[30][22]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[26][22]~q ),
	.datad(!\reg_bank|registers[30][22]~q ),
	.datae(!\reg_bank|registers[22][22]~q ),
	.dataf(!\reg_bank|registers[18][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux41~2 .extended_lut = "off";
defparam \reg_bank|Mux41~2 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N26
dffeas \reg_bank|registers[20][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N57
cyclonev_lcell_comb \reg_bank|registers[24][22]~feeder (
// Equation(s):
// \reg_bank|registers[24][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[24][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[24][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[24][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[24][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N59
dffeas \reg_bank|registers[24][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[24][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N44
dffeas \reg_bank|registers[28][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N33
cyclonev_lcell_comb \reg_bank|registers[16][22]~feeder (
// Equation(s):
// \reg_bank|registers[16][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[16][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[16][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[16][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[16][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N35
dffeas \reg_bank|registers[16][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[16][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N36
cyclonev_lcell_comb \reg_bank|Mux41~0 (
// Equation(s):
// \reg_bank|Mux41~0_combout  = ( \reg_bank|registers[28][22]~q  & ( \reg_bank|registers[16][22]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[24][22]~q )))) # (\rs2[2]~input_o  & (((\reg_bank|registers[20][22]~q )) # 
// (\rs2[3]~input_o ))) ) ) ) # ( !\reg_bank|registers[28][22]~q  & ( \reg_bank|registers[16][22]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|registers[24][22]~q )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & 
// (\reg_bank|registers[20][22]~q ))) ) ) ) # ( \reg_bank|registers[28][22]~q  & ( !\reg_bank|registers[16][22]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[24][22]~q )))) # (\rs2[2]~input_o  & (((\reg_bank|registers[20][22]~q )) # 
// (\rs2[3]~input_o ))) ) ) ) # ( !\reg_bank|registers[28][22]~q  & ( !\reg_bank|registers[16][22]~q  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|registers[24][22]~q )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[20][22]~q 
// ))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[20][22]~q ),
	.datad(!\reg_bank|registers[24][22]~q ),
	.datae(!\reg_bank|registers[28][22]~q ),
	.dataf(!\reg_bank|registers[16][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux41~0 .extended_lut = "off";
defparam \reg_bank|Mux41~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N18
cyclonev_lcell_comb \reg_bank|registers[31][22]~feeder (
// Equation(s):
// \reg_bank|registers[31][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[31][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[31][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[31][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[31][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N20
dffeas \reg_bank|registers[31][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[31][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \reg_bank|registers[27][22]~feeder (
// Equation(s):
// \reg_bank|registers[27][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[27][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[27][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[27][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[27][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N2
dffeas \reg_bank|registers[27][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[27][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N20
dffeas \reg_bank|registers[23][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N15
cyclonev_lcell_comb \reg_bank|registers[19][22]~feeder (
// Equation(s):
// \reg_bank|registers[19][22]~feeder_combout  = \ULA|Mux9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|Mux9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[19][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[19][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[19][22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_bank|registers[19][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N16
dffeas \reg_bank|registers[19][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[19][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \reg_bank|Mux41~3 (
// Equation(s):
// \reg_bank|Mux41~3_combout  = ( \reg_bank|registers[23][22]~q  & ( \reg_bank|registers[19][22]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|registers[27][22]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[31][22]~q ))) ) ) ) # ( 
// !\reg_bank|registers[23][22]~q  & ( \reg_bank|registers[19][22]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[27][22]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[31][22]~q )))) ) ) 
// ) # ( \reg_bank|registers[23][22]~q  & ( !\reg_bank|registers[19][22]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[27][22]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[31][22]~q )))) 
// ) ) ) # ( !\reg_bank|registers[23][22]~q  & ( !\reg_bank|registers[19][22]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[27][22]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[31][22]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[31][22]~q ),
	.datad(!\reg_bank|registers[27][22]~q ),
	.datae(!\reg_bank|registers[23][22]~q ),
	.dataf(!\reg_bank|registers[19][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux41~3 .extended_lut = "off";
defparam \reg_bank|Mux41~3 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_bank|Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \reg_bank|Mux41~4 (
// Equation(s):
// \reg_bank|Mux41~4_combout  = ( \reg_bank|Mux41~3_combout  & ( \rs2[0]~input_o  & ( (\reg_bank|Mux41~1_combout ) # (\rs2[1]~input_o ) ) ) ) # ( !\reg_bank|Mux41~3_combout  & ( \rs2[0]~input_o  & ( (!\rs2[1]~input_o  & \reg_bank|Mux41~1_combout ) ) ) ) # ( 
// \reg_bank|Mux41~3_combout  & ( !\rs2[0]~input_o  & ( (!\rs2[1]~input_o  & ((\reg_bank|Mux41~0_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux41~2_combout )) ) ) ) # ( !\reg_bank|Mux41~3_combout  & ( !\rs2[0]~input_o  & ( (!\rs2[1]~input_o  & 
// ((\reg_bank|Mux41~0_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux41~2_combout )) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|Mux41~1_combout ),
	.datac(!\reg_bank|Mux41~2_combout ),
	.datad(!\reg_bank|Mux41~0_combout ),
	.datae(!\reg_bank|Mux41~3_combout ),
	.dataf(!\rs2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux41~4 .extended_lut = "off";
defparam \reg_bank|Mux41~4 .lut_mask = 64'h05AF05AF22227777;
defparam \reg_bank|Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \reg_bank|registers[10][22]~feeder (
// Equation(s):
// \reg_bank|registers[10][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[10][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[10][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[10][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[10][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N26
dffeas \reg_bank|registers[10][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[10][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N14
dffeas \reg_bank|registers[11][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N18
cyclonev_lcell_comb \reg_bank|registers[9][22]~feeder (
// Equation(s):
// \reg_bank|registers[9][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[9][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[9][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[9][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[9][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N20
dffeas \reg_bank|registers[9][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N48
cyclonev_lcell_comb \reg_bank|registers[8][22]~feeder (
// Equation(s):
// \reg_bank|registers[8][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N50
dffeas \reg_bank|registers[8][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \reg_bank|Mux41~5 (
// Equation(s):
// \reg_bank|Mux41~5_combout  = ( \reg_bank|registers[9][22]~q  & ( \reg_bank|registers[8][22]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[10][22]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][22]~q )))) ) ) ) # ( 
// !\reg_bank|registers[9][22]~q  & ( \reg_bank|registers[8][22]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[10][22]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][22]~q ))))) ) ) ) 
// # ( \reg_bank|registers[9][22]~q  & ( !\reg_bank|registers[8][22]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[10][22]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][22]~q ))))) ) ) 
// ) # ( !\reg_bank|registers[9][22]~q  & ( !\reg_bank|registers[8][22]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[10][22]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][22]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[10][22]~q ),
	.datad(!\reg_bank|registers[11][22]~q ),
	.datae(!\reg_bank|registers[9][22]~q ),
	.dataf(!\reg_bank|registers[8][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux41~5 .extended_lut = "off";
defparam \reg_bank|Mux41~5 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux41~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \reg_bank|registers[5][22]~feeder (
// Equation(s):
// \reg_bank|registers[5][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[5][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[5][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[5][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[5][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N20
dffeas \reg_bank|registers[5][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[5][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \reg_bank|registers[4][22]~feeder (
// Equation(s):
// \reg_bank|registers[4][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[4][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[4][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[4][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[4][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N50
dffeas \reg_bank|registers[4][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \reg_bank|registers[6][22]~feeder (
// Equation(s):
// \reg_bank|registers[6][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[6][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[6][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[6][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[6][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N2
dffeas \reg_bank|registers[6][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[6][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N27
cyclonev_lcell_comb \reg_bank|registers[7][22]~feeder (
// Equation(s):
// \reg_bank|registers[7][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[7][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[7][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[7][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[7][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N29
dffeas \reg_bank|registers[7][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[7][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N27
cyclonev_lcell_comb \reg_bank|Mux41~8 (
// Equation(s):
// \reg_bank|Mux41~8_combout  = ( \reg_bank|registers[6][22]~q  & ( \reg_bank|registers[7][22]~q  & ( ((!\rs2[0]~input_o  & ((\reg_bank|registers[4][22]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[5][22]~q ))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[6][22]~q  & ( \reg_bank|registers[7][22]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o  & \reg_bank|registers[4][22]~q )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o )) # (\reg_bank|registers[5][22]~q ))) ) ) ) # ( 
// \reg_bank|registers[6][22]~q  & ( !\reg_bank|registers[7][22]~q  & ( (!\rs2[0]~input_o  & (((\reg_bank|registers[4][22]~q ) # (\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (\reg_bank|registers[5][22]~q  & (!\rs2[1]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[6][22]~q  & ( !\reg_bank|registers[7][22]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[4][22]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[5][22]~q )))) ) ) )

	.dataa(!\reg_bank|registers[5][22]~q ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[4][22]~q ),
	.datae(!\reg_bank|registers[6][22]~q ),
	.dataf(!\reg_bank|registers[7][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux41~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux41~8 .extended_lut = "off";
defparam \reg_bank|Mux41~8 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \reg_bank|Mux41~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \reg_bank|registers[13][22]~feeder (
// Equation(s):
// \reg_bank|registers[13][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[13][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[13][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[13][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[13][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N50
dffeas \reg_bank|registers[13][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[13][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N38
dffeas \reg_bank|registers[12][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N6
cyclonev_lcell_comb \reg_bank|registers[15][22]~feeder (
// Equation(s):
// \reg_bank|registers[15][22]~feeder_combout  = ( \ULA|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[15][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[15][22]~feeder .extended_lut = "off";
defparam \reg_bank|registers[15][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[15][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N8
dffeas \reg_bank|registers[15][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[15][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N57
cyclonev_lcell_comb \reg_bank|Mux41~7 (
// Equation(s):
// \reg_bank|Mux41~7_combout  = ( \reg_bank|registers[12][22]~q  & ( \reg_bank|registers[15][22]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[14][22]~q )))) # (\rs2[0]~input_o  & (((\reg_bank|registers[13][22]~q )) # 
// (\rs2[1]~input_o ))) ) ) ) # ( !\reg_bank|registers[12][22]~q  & ( \reg_bank|registers[15][22]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[14][22]~q )))) # (\rs2[0]~input_o  & (((\reg_bank|registers[13][22]~q )) # 
// (\rs2[1]~input_o ))) ) ) ) # ( \reg_bank|registers[12][22]~q  & ( !\reg_bank|registers[15][22]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[14][22]~q )))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & 
// (\reg_bank|registers[13][22]~q ))) ) ) ) # ( !\reg_bank|registers[12][22]~q  & ( !\reg_bank|registers[15][22]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[14][22]~q )))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & 
// (\reg_bank|registers[13][22]~q ))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[13][22]~q ),
	.datad(!\reg_bank|registers[14][22]~q ),
	.datae(!\reg_bank|registers[12][22]~q ),
	.dataf(!\reg_bank|registers[15][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux41~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux41~7 .extended_lut = "off";
defparam \reg_bank|Mux41~7 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_bank|Mux41~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N38
dffeas \reg_bank|registers[1][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N50
dffeas \reg_bank|registers[3][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N56
dffeas \reg_bank|registers[2][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N48
cyclonev_lcell_comb \reg_bank|Mux41~6 (
// Equation(s):
// \reg_bank|Mux41~6_combout  = ( \reg_bank|registers[2][22]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|registers[1][22]~q ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|registers[3][22]~q )))) ) ) # ( 
// !\reg_bank|registers[2][22]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[1][22]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[3][22]~q ))))) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[1][22]~q ),
	.datad(!\reg_bank|registers[3][22]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[2][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux41~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux41~6 .extended_lut = "off";
defparam \reg_bank|Mux41~6 .lut_mask = 64'h0213021346574657;
defparam \reg_bank|Mux41~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \reg_bank|Mux41~9 (
// Equation(s):
// \reg_bank|Mux41~9_combout  = ( \reg_bank|Mux41~7_combout  & ( \reg_bank|Mux41~6_combout  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|Mux41~5_combout ))) # (\rs2[2]~input_o  & (((\reg_bank|Mux41~8_combout ) # (\rs2[3]~input_o )))) ) ) ) # 
// ( !\reg_bank|Mux41~7_combout  & ( \reg_bank|Mux41~6_combout  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|Mux41~5_combout ))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o  & \reg_bank|Mux41~8_combout )))) ) ) ) # ( \reg_bank|Mux41~7_combout  
// & ( !\reg_bank|Mux41~6_combout  & ( (!\rs2[2]~input_o  & (\reg_bank|Mux41~5_combout  & (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (((\reg_bank|Mux41~8_combout ) # (\rs2[3]~input_o )))) ) ) ) # ( !\reg_bank|Mux41~7_combout  & ( !\reg_bank|Mux41~6_combout  
// & ( (!\rs2[2]~input_o  & (\reg_bank|Mux41~5_combout  & (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o  & \reg_bank|Mux41~8_combout )))) ) ) )

	.dataa(!\reg_bank|Mux41~5_combout ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|Mux41~8_combout ),
	.datae(!\reg_bank|Mux41~7_combout ),
	.dataf(!\reg_bank|Mux41~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux41~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux41~9 .extended_lut = "off";
defparam \reg_bank|Mux41~9 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg_bank|Mux41~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \reg_bank|Mux41~10 (
// Equation(s):
// \reg_bank|Mux41~10_combout  = ( \reg_bank|Mux41~9_combout  & ( (!\rs2[4]~input_o ) # (\reg_bank|Mux41~4_combout ) ) ) # ( !\reg_bank|Mux41~9_combout  & ( (\rs2[4]~input_o  & \reg_bank|Mux41~4_combout ) ) )

	.dataa(gnd),
	.datab(!\rs2[4]~input_o ),
	.datac(gnd),
	.datad(!\reg_bank|Mux41~4_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux41~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux41~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux41~10 .extended_lut = "off";
defparam \reg_bank|Mux41~10 .lut_mask = 64'h00330033CCFFCCFF;
defparam \reg_bank|Mux41~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N45
cyclonev_lcell_comb \reg_bank|Mux9~2 (
// Equation(s):
// \reg_bank|Mux9~2_combout  = ( \reg_bank|registers[30][22]~q  & ( \rs1[2]~input_o  & ( (\reg_bank|registers[22][22]~q ) # (\rs1[3]~input_o ) ) ) ) # ( !\reg_bank|registers[30][22]~q  & ( \rs1[2]~input_o  & ( (!\rs1[3]~input_o  & 
// \reg_bank|registers[22][22]~q ) ) ) ) # ( \reg_bank|registers[30][22]~q  & ( !\rs1[2]~input_o  & ( (!\rs1[3]~input_o  & (\reg_bank|registers[18][22]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[26][22]~q ))) ) ) ) # ( !\reg_bank|registers[30][22]~q  & 
// ( !\rs1[2]~input_o  & ( (!\rs1[3]~input_o  & (\reg_bank|registers[18][22]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[26][22]~q ))) ) ) )

	.dataa(!\reg_bank|registers[18][22]~q ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[26][22]~q ),
	.datad(!\reg_bank|registers[22][22]~q ),
	.datae(!\reg_bank|registers[30][22]~q ),
	.dataf(!\rs1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux9~2 .extended_lut = "off";
defparam \reg_bank|Mux9~2 .lut_mask = 64'h4747474700CC33FF;
defparam \reg_bank|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N39
cyclonev_lcell_comb \reg_bank|Mux9~3 (
// Equation(s):
// \reg_bank|Mux9~3_combout  = ( \reg_bank|registers[27][22]~q  & ( \reg_bank|registers[23][22]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[19][22]~q )) # (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # 
// ((\reg_bank|registers[31][22]~q )))) ) ) ) # ( !\reg_bank|registers[27][22]~q  & ( \reg_bank|registers[23][22]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[19][22]~q ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # 
// ((\reg_bank|registers[31][22]~q )))) ) ) ) # ( \reg_bank|registers[27][22]~q  & ( !\reg_bank|registers[23][22]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[19][22]~q )) # (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & 
// ((\reg_bank|registers[31][22]~q )))) ) ) ) # ( !\reg_bank|registers[27][22]~q  & ( !\reg_bank|registers[23][22]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[19][22]~q ))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & 
// ((\reg_bank|registers[31][22]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[19][22]~q ),
	.datad(!\reg_bank|registers[31][22]~q ),
	.datae(!\reg_bank|registers[27][22]~q ),
	.dataf(!\reg_bank|registers[23][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux9~3 .extended_lut = "off";
defparam \reg_bank|Mux9~3 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_bank|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N15
cyclonev_lcell_comb \reg_bank|Mux9~0 (
// Equation(s):
// \reg_bank|Mux9~0_combout  = ( \reg_bank|registers[24][22]~q  & ( \reg_bank|registers[16][22]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & ((\reg_bank|registers[20][22]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[28][22]~q ))) ) ) ) # ( 
// !\reg_bank|registers[24][22]~q  & ( \reg_bank|registers[16][22]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[20][22]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[28][22]~q )))) 
// ) ) ) # ( \reg_bank|registers[24][22]~q  & ( !\reg_bank|registers[16][22]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[20][22]~q ))) # (\rs1[3]~input_o  & 
// (\reg_bank|registers[28][22]~q )))) ) ) ) # ( !\reg_bank|registers[24][22]~q  & ( !\reg_bank|registers[16][22]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[20][22]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[28][22]~q )))) ) 
// ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[28][22]~q ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|registers[20][22]~q ),
	.datae(!\reg_bank|registers[24][22]~q ),
	.dataf(!\reg_bank|registers[16][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux9~0 .extended_lut = "off";
defparam \reg_bank|Mux9~0 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \reg_bank|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N21
cyclonev_lcell_comb \reg_bank|Mux9~1 (
// Equation(s):
// \reg_bank|Mux9~1_combout  = ( \reg_bank|registers[17][22]~q  & ( \reg_bank|registers[25][22]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|registers[21][22]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][22]~q )))) ) ) ) # ( 
// !\reg_bank|registers[17][22]~q  & ( \reg_bank|registers[25][22]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o )) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][22]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][22]~q ))))) ) ) ) 
// # ( \reg_bank|registers[17][22]~q  & ( !\reg_bank|registers[25][22]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o )) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][22]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][22]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[17][22]~q  & ( !\reg_bank|registers[25][22]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][22]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][22]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[21][22]~q ),
	.datad(!\reg_bank|registers[29][22]~q ),
	.datae(!\reg_bank|registers[17][22]~q ),
	.dataf(!\reg_bank|registers[25][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux9~1 .extended_lut = "off";
defparam \reg_bank|Mux9~1 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_bank|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N3
cyclonev_lcell_comb \reg_bank|Mux9~4 (
// Equation(s):
// \reg_bank|Mux9~4_combout  = ( \reg_bank|Mux9~1_combout  & ( \rs1[1]~input_o  & ( (!\rs1[0]~input_o  & (\reg_bank|Mux9~2_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux9~3_combout ))) ) ) ) # ( !\reg_bank|Mux9~1_combout  & ( \rs1[1]~input_o  & ( 
// (!\rs1[0]~input_o  & (\reg_bank|Mux9~2_combout )) # (\rs1[0]~input_o  & ((\reg_bank|Mux9~3_combout ))) ) ) ) # ( \reg_bank|Mux9~1_combout  & ( !\rs1[1]~input_o  & ( (\reg_bank|Mux9~0_combout ) # (\rs1[0]~input_o ) ) ) ) # ( !\reg_bank|Mux9~1_combout  & ( 
// !\rs1[1]~input_o  & ( (!\rs1[0]~input_o  & \reg_bank|Mux9~0_combout ) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|Mux9~2_combout ),
	.datac(!\reg_bank|Mux9~3_combout ),
	.datad(!\reg_bank|Mux9~0_combout ),
	.datae(!\reg_bank|Mux9~1_combout ),
	.dataf(!\rs1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux9~4 .extended_lut = "off";
defparam \reg_bank|Mux9~4 .lut_mask = 64'h00AA55FF27272727;
defparam \reg_bank|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N6
cyclonev_lcell_comb \ULA|Add0~89 (
// Equation(s):
// \ULA|Add0~89_sumout  = SUM(( \reg_bank|Mux41~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux9~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux9~4_combout )) ) + ( \ULA|Add0~86  ))
// \ULA|Add0~90  = CARRY(( \reg_bank|Mux41~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux9~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux9~4_combout )) ) + ( \ULA|Add0~86  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux9~4_combout ),
	.datad(!\reg_bank|Mux41~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux9~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~89_sumout ),
	.cout(\ULA|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~89 .extended_lut = "off";
defparam \ULA|Add0~89 .lut_mask = 64'h0000FA50000000FF;
defparam \ULA|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N51
cyclonev_lcell_comb \ULA|Mux9~0 (
// Equation(s):
// \ULA|Mux9~0_combout  = ( \sel[1]~input_o  & ( \ULA|Add0~89_sumout  & ( ((!\sel[0]~input_o  & \reg_bank|Mux41~10_combout )) # (\reg_bank|Mux9~10_combout ) ) ) ) # ( !\sel[1]~input_o  & ( \ULA|Add0~89_sumout  & ( (!\sel[0]~input_o ) # 
// ((\reg_bank|Mux41~10_combout  & \reg_bank|Mux9~10_combout )) ) ) ) # ( \sel[1]~input_o  & ( !\ULA|Add0~89_sumout  & ( ((!\sel[0]~input_o  & \reg_bank|Mux41~10_combout )) # (\reg_bank|Mux9~10_combout ) ) ) ) # ( !\sel[1]~input_o  & ( !\ULA|Add0~89_sumout  
// & ( (\sel[0]~input_o  & (\reg_bank|Mux41~10_combout  & \reg_bank|Mux9~10_combout )) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\reg_bank|Mux41~10_combout ),
	.datac(!\reg_bank|Mux9~10_combout ),
	.datad(gnd),
	.datae(!\sel[1]~input_o ),
	.dataf(!\ULA|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux9~0 .extended_lut = "off";
defparam \ULA|Mux9~0 .lut_mask = 64'h01012F2FABAB2F2F;
defparam \ULA|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N29
dffeas \reg_bank|registers[14][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][22] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N39
cyclonev_lcell_comb \reg_bank|Mux9~7 (
// Equation(s):
// \reg_bank|Mux9~7_combout  = ( \reg_bank|registers[12][22]~q  & ( \reg_bank|registers[13][22]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & (\reg_bank|registers[14][22]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[15][22]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][22]~q  & ( \reg_bank|registers[13][22]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[14][22]~q  & (\rs1[1]~input_o ))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o ) # (\reg_bank|registers[15][22]~q )))) ) ) ) # ( 
// \reg_bank|registers[12][22]~q  & ( !\reg_bank|registers[13][22]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[14][22]~q ))) # (\rs1[0]~input_o  & (((\rs1[1]~input_o  & \reg_bank|registers[15][22]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][22]~q  & ( !\reg_bank|registers[13][22]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[14][22]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[15][22]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[14][22]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[15][22]~q ),
	.datae(!\reg_bank|registers[12][22]~q ),
	.dataf(!\reg_bank|registers[13][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux9~7 .extended_lut = "off";
defparam \reg_bank|Mux9~7 .lut_mask = 64'h0407C4C73437F4F7;
defparam \reg_bank|Mux9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N54
cyclonev_lcell_comb \reg_bank|Mux9~6 (
// Equation(s):
// \reg_bank|Mux9~6_combout  = ( \reg_bank|registers[3][22]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|registers[1][22]~q ))) # (\rs1[1]~input_o  & (((\reg_bank|registers[2][22]~q )) # (\rs1[0]~input_o ))) ) ) # ( 
// !\reg_bank|registers[3][22]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|registers[1][22]~q ))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|registers[2][22]~q )))) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[1][22]~q ),
	.datad(!\reg_bank|registers[2][22]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[3][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux9~6 .extended_lut = "off";
defparam \reg_bank|Mux9~6 .lut_mask = 64'h0246024613571357;
defparam \reg_bank|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N33
cyclonev_lcell_comb \reg_bank|Mux9~5 (
// Equation(s):
// \reg_bank|Mux9~5_combout  = ( \reg_bank|registers[10][22]~q  & ( \rs1[1]~input_o  & ( (!\rs1[0]~input_o ) # (\reg_bank|registers[11][22]~q ) ) ) ) # ( !\reg_bank|registers[10][22]~q  & ( \rs1[1]~input_o  & ( (\rs1[0]~input_o  & 
// \reg_bank|registers[11][22]~q ) ) ) ) # ( \reg_bank|registers[10][22]~q  & ( !\rs1[1]~input_o  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[8][22]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][22]~q ))) ) ) ) # ( !\reg_bank|registers[10][22]~q  & ( 
// !\rs1[1]~input_o  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[8][22]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[9][22]~q ))) ) ) )

	.dataa(!\reg_bank|registers[8][22]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[11][22]~q ),
	.datad(!\reg_bank|registers[9][22]~q ),
	.datae(!\reg_bank|registers[10][22]~q ),
	.dataf(!\rs1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux9~5 .extended_lut = "off";
defparam \reg_bank|Mux9~5 .lut_mask = 64'h447744770303CFCF;
defparam \reg_bank|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \reg_bank|Mux9~8 (
// Equation(s):
// \reg_bank|Mux9~8_combout  = ( \reg_bank|registers[7][22]~q  & ( \reg_bank|registers[5][22]~q  & ( ((!\rs1[1]~input_o  & ((\reg_bank|registers[4][22]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[6][22]~q ))) # (\rs1[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[7][22]~q  & ( \reg_bank|registers[5][22]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[4][22]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[6][22]~q )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )))) ) ) 
// ) # ( \reg_bank|registers[7][22]~q  & ( !\reg_bank|registers[5][22]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[4][22]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[6][22]~q )))) # (\rs1[0]~input_o  & (((\rs1[1]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[7][22]~q  & ( !\reg_bank|registers[5][22]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[4][22]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[6][22]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[6][22]~q ),
	.datac(!\reg_bank|registers[4][22]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[7][22]~q ),
	.dataf(!\reg_bank|registers[5][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux9~8 .extended_lut = "off";
defparam \reg_bank|Mux9~8 .lut_mask = 64'h0A220A775F225F77;
defparam \reg_bank|Mux9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N45
cyclonev_lcell_comb \reg_bank|Mux9~9 (
// Equation(s):
// \reg_bank|Mux9~9_combout  = ( \reg_bank|Mux9~8_combout  & ( \rs1[3]~input_o  & ( (!\rs1[2]~input_o  & ((\reg_bank|Mux9~5_combout ))) # (\rs1[2]~input_o  & (\reg_bank|Mux9~7_combout )) ) ) ) # ( !\reg_bank|Mux9~8_combout  & ( \rs1[3]~input_o  & ( 
// (!\rs1[2]~input_o  & ((\reg_bank|Mux9~5_combout ))) # (\rs1[2]~input_o  & (\reg_bank|Mux9~7_combout )) ) ) ) # ( \reg_bank|Mux9~8_combout  & ( !\rs1[3]~input_o  & ( (\reg_bank|Mux9~6_combout ) # (\rs1[2]~input_o ) ) ) ) # ( !\reg_bank|Mux9~8_combout  & ( 
// !\rs1[3]~input_o  & ( (!\rs1[2]~input_o  & \reg_bank|Mux9~6_combout ) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|Mux9~7_combout ),
	.datac(!\reg_bank|Mux9~6_combout ),
	.datad(!\reg_bank|Mux9~5_combout ),
	.datae(!\reg_bank|Mux9~8_combout ),
	.dataf(!\rs1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux9~9 .extended_lut = "off";
defparam \reg_bank|Mux9~9 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \reg_bank|Mux9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N6
cyclonev_lcell_comb \reg_bank|Mux9~10 (
// Equation(s):
// \reg_bank|Mux9~10_combout  = ( \reg_bank|Mux9~4_combout  & ( (\reg_bank|Mux9~9_combout ) # (\rs1[4]~input_o ) ) ) # ( !\reg_bank|Mux9~4_combout  & ( (!\rs1[4]~input_o  & \reg_bank|Mux9~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs1[4]~input_o ),
	.datad(!\reg_bank|Mux9~9_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux9~10 .extended_lut = "off";
defparam \reg_bank|Mux9~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \reg_bank|Mux9~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \reg_bank|registers[2][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N37
dffeas \reg_bank|registers[1][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N20
dffeas \reg_bank|registers[3][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N36
cyclonev_lcell_comb \reg_bank|Mux40~6 (
// Equation(s):
// \reg_bank|Mux40~6_combout  = ( \reg_bank|registers[3][23]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|registers[2][23]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[1][23]~q )) # (\rs2[1]~input_o ))) ) ) # ( 
// !\reg_bank|registers[3][23]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|registers[2][23]~q ))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|registers[1][23]~q )))) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[2][23]~q ),
	.datad(!\reg_bank|registers[1][23]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[3][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux40~6 .extended_lut = "off";
defparam \reg_bank|Mux40~6 .lut_mask = 64'h0246024613571357;
defparam \reg_bank|Mux40~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N41
dffeas \reg_bank|registers[10][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N23
dffeas \reg_bank|registers[11][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N10
dffeas \reg_bank|registers[9][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N35
dffeas \reg_bank|registers[8][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N33
cyclonev_lcell_comb \reg_bank|Mux40~5 (
// Equation(s):
// \reg_bank|Mux40~5_combout  = ( \reg_bank|registers[9][23]~q  & ( \reg_bank|registers[8][23]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[10][23]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][23]~q )))) ) ) ) # ( 
// !\reg_bank|registers[9][23]~q  & ( \reg_bank|registers[8][23]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o )))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[10][23]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][23]~q ))))) ) 
// ) ) # ( \reg_bank|registers[9][23]~q  & ( !\reg_bank|registers[8][23]~q  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o )))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[10][23]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][23]~q 
// ))))) ) ) ) # ( !\reg_bank|registers[9][23]~q  & ( !\reg_bank|registers[8][23]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[10][23]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[11][23]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[10][23]~q ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[11][23]~q ),
	.datae(!\reg_bank|registers[9][23]~q ),
	.dataf(!\reg_bank|registers[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux40~5 .extended_lut = "off";
defparam \reg_bank|Mux40~5 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg_bank|Mux40~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N39
cyclonev_lcell_comb \reg_bank|registers[4][23]~feeder (
// Equation(s):
// \reg_bank|registers[4][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[4][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[4][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[4][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[4][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N41
dffeas \reg_bank|registers[4][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[4][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N6
cyclonev_lcell_comb \reg_bank|registers[5][23]~feeder (
// Equation(s):
// \reg_bank|registers[5][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[5][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[5][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[5][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[5][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N8
dffeas \reg_bank|registers[5][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N56
dffeas \reg_bank|registers[6][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N38
dffeas \reg_bank|registers[7][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N27
cyclonev_lcell_comb \reg_bank|Mux40~8 (
// Equation(s):
// \reg_bank|Mux40~8_combout  = ( \reg_bank|registers[6][23]~q  & ( \reg_bank|registers[7][23]~q  & ( ((!\rs2[0]~input_o  & (\reg_bank|registers[4][23]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[5][23]~q )))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[6][23]~q  & ( \reg_bank|registers[7][23]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[4][23]~q  & ((!\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o ) # (\reg_bank|registers[5][23]~q )))) ) ) ) # ( 
// \reg_bank|registers[6][23]~q  & ( !\reg_bank|registers[7][23]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )) # (\reg_bank|registers[4][23]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][23]~q  & !\rs2[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[6][23]~q  & ( !\reg_bank|registers[7][23]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[4][23]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[5][23]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[4][23]~q ),
	.datac(!\reg_bank|registers[5][23]~q ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[6][23]~q ),
	.dataf(!\reg_bank|registers[7][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux40~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux40~8 .extended_lut = "off";
defparam \reg_bank|Mux40~8 .lut_mask = 64'h270027AA275527FF;
defparam \reg_bank|Mux40~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N50
dffeas \reg_bank|registers[14][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N8
dffeas \reg_bank|registers[15][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N13
dffeas \reg_bank|registers[13][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N12
cyclonev_lcell_comb \reg_bank|Mux40~7 (
// Equation(s):
// \reg_bank|Mux40~7_combout  = ( \reg_bank|registers[12][23]~q  & ( \reg_bank|registers[13][23]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[14][23]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][23]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][23]~q  & ( \reg_bank|registers[13][23]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|registers[14][23]~q ))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[15][23]~q )))) ) ) ) # ( 
// \reg_bank|registers[12][23]~q  & ( !\reg_bank|registers[13][23]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[14][23]~q )))) # (\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[15][23]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][23]~q  & ( !\reg_bank|registers[13][23]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[14][23]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][23]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[14][23]~q ),
	.datad(!\reg_bank|registers[15][23]~q ),
	.datae(!\reg_bank|registers[12][23]~q ),
	.dataf(!\reg_bank|registers[13][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux40~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux40~7 .extended_lut = "off";
defparam \reg_bank|Mux40~7 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux40~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N54
cyclonev_lcell_comb \reg_bank|Mux40~9 (
// Equation(s):
// \reg_bank|Mux40~9_combout  = ( \reg_bank|Mux40~8_combout  & ( \reg_bank|Mux40~7_combout  & ( ((!\rs2[3]~input_o  & (\reg_bank|Mux40~6_combout )) # (\rs2[3]~input_o  & ((\reg_bank|Mux40~5_combout )))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux40~8_combout  & ( \reg_bank|Mux40~7_combout  & ( (!\rs2[3]~input_o  & (\reg_bank|Mux40~6_combout  & ((!\rs2[2]~input_o )))) # (\rs2[3]~input_o  & (((\rs2[2]~input_o ) # (\reg_bank|Mux40~5_combout )))) ) ) ) # ( \reg_bank|Mux40~8_combout  & ( 
// !\reg_bank|Mux40~7_combout  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o )) # (\reg_bank|Mux40~6_combout ))) # (\rs2[3]~input_o  & (((\reg_bank|Mux40~5_combout  & !\rs2[2]~input_o )))) ) ) ) # ( !\reg_bank|Mux40~8_combout  & ( !\reg_bank|Mux40~7_combout  & 
// ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|Mux40~6_combout )) # (\rs2[3]~input_o  & ((\reg_bank|Mux40~5_combout ))))) ) ) )

	.dataa(!\reg_bank|Mux40~6_combout ),
	.datab(!\reg_bank|Mux40~5_combout ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\rs2[2]~input_o ),
	.datae(!\reg_bank|Mux40~8_combout ),
	.dataf(!\reg_bank|Mux40~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux40~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux40~9 .extended_lut = "off";
defparam \reg_bank|Mux40~9 .lut_mask = 64'h530053F0530F53FF;
defparam \reg_bank|Mux40~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N24
cyclonev_lcell_comb \reg_bank|registers[22][23]~feeder (
// Equation(s):
// \reg_bank|registers[22][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \reg_bank|registers[22][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N53
dffeas \reg_bank|registers[30][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N54
cyclonev_lcell_comb \reg_bank|registers[26][23]~feeder (
// Equation(s):
// \reg_bank|registers[26][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[26][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[26][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[26][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[26][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N56
dffeas \reg_bank|registers[26][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[26][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N15
cyclonev_lcell_comb \reg_bank|registers[18][23]~feeder (
// Equation(s):
// \reg_bank|registers[18][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N17
dffeas \reg_bank|registers[18][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N21
cyclonev_lcell_comb \reg_bank|Mux40~2 (
// Equation(s):
// \reg_bank|Mux40~2_combout  = ( \reg_bank|registers[26][23]~q  & ( \reg_bank|registers[18][23]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[22][23]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][23]~q )))) ) ) ) # ( 
// !\reg_bank|registers[26][23]~q  & ( \reg_bank|registers[18][23]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[22][23]~q )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[30][23]~q )))) ) ) ) # ( 
// \reg_bank|registers[26][23]~q  & ( !\reg_bank|registers[18][23]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[22][23]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[30][23]~q )))) ) ) ) # ( 
// !\reg_bank|registers[26][23]~q  & ( !\reg_bank|registers[18][23]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[22][23]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][23]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[22][23]~q ),
	.datad(!\reg_bank|registers[30][23]~q ),
	.datae(!\reg_bank|registers[26][23]~q ),
	.dataf(!\reg_bank|registers[18][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux40~2 .extended_lut = "off";
defparam \reg_bank|Mux40~2 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N42
cyclonev_lcell_comb \reg_bank|registers[27][23]~feeder (
// Equation(s):
// \reg_bank|registers[27][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[27][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[27][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[27][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[27][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N44
dffeas \reg_bank|registers[27][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[27][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N51
cyclonev_lcell_comb \reg_bank|registers[19][23]~feeder (
// Equation(s):
// \reg_bank|registers[19][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[19][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[19][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[19][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[19][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N53
dffeas \reg_bank|registers[19][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[19][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N0
cyclonev_lcell_comb \reg_bank|registers[31][23]~feeder (
// Equation(s):
// \reg_bank|registers[31][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[31][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[31][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[31][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[31][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N2
dffeas \reg_bank|registers[31][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[31][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N12
cyclonev_lcell_comb \reg_bank|registers[23][23]~feeder (
// Equation(s):
// \reg_bank|registers[23][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[23][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[23][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[23][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[23][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N13
dffeas \reg_bank|registers[23][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[23][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N18
cyclonev_lcell_comb \reg_bank|Mux40~3 (
// Equation(s):
// \reg_bank|Mux40~3_combout  = ( \reg_bank|registers[31][23]~q  & ( \reg_bank|registers[23][23]~q  & ( ((!\rs2[3]~input_o  & ((\reg_bank|registers[19][23]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[27][23]~q ))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[31][23]~q  & ( \reg_bank|registers[23][23]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o ) # (\reg_bank|registers[19][23]~q )))) # (\rs2[3]~input_o  & (\reg_bank|registers[27][23]~q  & ((!\rs2[2]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[31][23]~q  & ( !\reg_bank|registers[23][23]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[19][23]~q  & !\rs2[2]~input_o )))) # (\rs2[3]~input_o  & (((\rs2[2]~input_o )) # (\reg_bank|registers[27][23]~q ))) ) ) ) # ( 
// !\reg_bank|registers[31][23]~q  & ( !\reg_bank|registers[23][23]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[19][23]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[27][23]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\reg_bank|registers[27][23]~q ),
	.datac(!\reg_bank|registers[19][23]~q ),
	.datad(!\rs2[2]~input_o ),
	.datae(!\reg_bank|registers[31][23]~q ),
	.dataf(!\reg_bank|registers[23][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux40~3 .extended_lut = "off";
defparam \reg_bank|Mux40~3 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \reg_bank|Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N44
dffeas \reg_bank|registers[16][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \reg_bank|registers[20][23]~feeder (
// Equation(s):
// \reg_bank|registers[20][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[20][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[20][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[20][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[20][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N2
dffeas \reg_bank|registers[20][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[20][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N21
cyclonev_lcell_comb \reg_bank|registers[28][23]~feeder (
// Equation(s):
// \reg_bank|registers[28][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[28][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[28][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[28][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[28][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \reg_bank|registers[28][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[28][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N26
dffeas \reg_bank|registers[24][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N27
cyclonev_lcell_comb \reg_bank|Mux40~0 (
// Equation(s):
// \reg_bank|Mux40~0_combout  = ( \reg_bank|registers[28][23]~q  & ( \reg_bank|registers[24][23]~q  & ( ((!\rs2[2]~input_o  & (\reg_bank|registers[16][23]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[20][23]~q )))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[28][23]~q  & ( \reg_bank|registers[24][23]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[16][23]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[20][23]~q ))))) # (\rs2[3]~input_o  & (!\rs2[2]~input_o )) ) ) 
// ) # ( \reg_bank|registers[28][23]~q  & ( !\reg_bank|registers[24][23]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[16][23]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[20][23]~q ))))) # (\rs2[3]~input_o  & (\rs2[2]~input_o )) 
// ) ) ) # ( !\reg_bank|registers[28][23]~q  & ( !\reg_bank|registers[24][23]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[16][23]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[20][23]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[16][23]~q ),
	.datad(!\reg_bank|registers[20][23]~q ),
	.datae(!\reg_bank|registers[28][23]~q ),
	.dataf(!\reg_bank|registers[24][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux40~0 .extended_lut = "off";
defparam \reg_bank|Mux40~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_bank|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N21
cyclonev_lcell_comb \reg_bank|registers[25][23]~feeder (
// Equation(s):
// \reg_bank|registers[25][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[25][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[25][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[25][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[25][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N23
dffeas \reg_bank|registers[25][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[25][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \reg_bank|registers[29][23]~feeder (
// Equation(s):
// \reg_bank|registers[29][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[29][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[29][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[29][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[29][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N26
dffeas \reg_bank|registers[29][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[29][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N27
cyclonev_lcell_comb \reg_bank|registers[21][23]~feeder (
// Equation(s):
// \reg_bank|registers[21][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N29
dffeas \reg_bank|registers[21][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N15
cyclonev_lcell_comb \reg_bank|registers[17][23]~feeder (
// Equation(s):
// \reg_bank|registers[17][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[17][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[17][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[17][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[17][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N17
dffeas \reg_bank|registers[17][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[17][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N57
cyclonev_lcell_comb \reg_bank|Mux40~1 (
// Equation(s):
// \reg_bank|Mux40~1_combout  = ( \reg_bank|registers[21][23]~q  & ( \reg_bank|registers[17][23]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[25][23]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[29][23]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][23]~q  & ( \reg_bank|registers[17][23]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[25][23]~q ))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o  & \reg_bank|registers[29][23]~q )))) ) ) ) # ( 
// \reg_bank|registers[21][23]~q  & ( !\reg_bank|registers[17][23]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[25][23]~q  & (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[29][23]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][23]~q  & ( !\reg_bank|registers[17][23]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[25][23]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[29][23]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[25][23]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[29][23]~q ),
	.datae(!\reg_bank|registers[21][23]~q ),
	.dataf(!\reg_bank|registers[17][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux40~1 .extended_lut = "off";
defparam \reg_bank|Mux40~1 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_bank|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N30
cyclonev_lcell_comb \reg_bank|Mux40~4 (
// Equation(s):
// \reg_bank|Mux40~4_combout  = ( \reg_bank|Mux40~0_combout  & ( \reg_bank|Mux40~1_combout  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|Mux40~2_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux40~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux40~0_combout  & ( \reg_bank|Mux40~1_combout  & ( (!\rs2[0]~input_o  & (\reg_bank|Mux40~2_combout  & (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|Mux40~3_combout )))) ) ) ) # ( \reg_bank|Mux40~0_combout  & ( 
// !\reg_bank|Mux40~1_combout  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|Mux40~2_combout ))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o  & \reg_bank|Mux40~3_combout )))) ) ) ) # ( !\reg_bank|Mux40~0_combout  & ( !\reg_bank|Mux40~1_combout  & 
// ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|Mux40~2_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux40~3_combout ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|Mux40~2_combout ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|Mux40~3_combout ),
	.datae(!\reg_bank|Mux40~0_combout ),
	.dataf(!\reg_bank|Mux40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux40~4 .extended_lut = "off";
defparam \reg_bank|Mux40~4 .lut_mask = 64'h0207A2A75257F2F7;
defparam \reg_bank|Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N9
cyclonev_lcell_comb \reg_bank|Mux40~10 (
// Equation(s):
// \reg_bank|Mux40~10_combout  = ( \reg_bank|Mux40~4_combout  & ( (\reg_bank|Mux40~9_combout ) # (\rs2[4]~input_o ) ) ) # ( !\reg_bank|Mux40~4_combout  & ( (!\rs2[4]~input_o  & \reg_bank|Mux40~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(!\reg_bank|Mux40~9_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux40~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux40~10 .extended_lut = "off";
defparam \reg_bank|Mux40~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \reg_bank|Mux40~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N39
cyclonev_lcell_comb \reg_bank|Mux8~0 (
// Equation(s):
// \reg_bank|Mux8~0_combout  = ( \reg_bank|registers[28][23]~q  & ( \reg_bank|registers[24][23]~q  & ( ((!\rs1[2]~input_o  & (\reg_bank|registers[16][23]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[20][23]~q )))) # (\rs1[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[28][23]~q  & ( \reg_bank|registers[24][23]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[16][23]~q )) # (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o  & ((\reg_bank|registers[20][23]~q )))) ) ) ) # ( 
// \reg_bank|registers[28][23]~q  & ( !\reg_bank|registers[24][23]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[16][23]~q ))) # (\rs1[2]~input_o  & (((\reg_bank|registers[20][23]~q )) # (\rs1[3]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[28][23]~q  & ( !\reg_bank|registers[24][23]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[16][23]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[20][23]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[16][23]~q ),
	.datad(!\reg_bank|registers[20][23]~q ),
	.datae(!\reg_bank|registers[28][23]~q ),
	.dataf(!\reg_bank|registers[24][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux8~0 .extended_lut = "off";
defparam \reg_bank|Mux8~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N9
cyclonev_lcell_comb \reg_bank|Mux8~3 (
// Equation(s):
// \reg_bank|Mux8~3_combout  = ( \reg_bank|registers[31][23]~q  & ( \reg_bank|registers[19][23]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[27][23]~q )))) # (\rs1[2]~input_o  & (((\reg_bank|registers[23][23]~q )) # 
// (\rs1[3]~input_o ))) ) ) ) # ( !\reg_bank|registers[31][23]~q  & ( \reg_bank|registers[19][23]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[27][23]~q )))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o  & 
// ((\reg_bank|registers[23][23]~q )))) ) ) ) # ( \reg_bank|registers[31][23]~q  & ( !\reg_bank|registers[19][23]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[27][23]~q ))) # (\rs1[2]~input_o  & (((\reg_bank|registers[23][23]~q )) # 
// (\rs1[3]~input_o ))) ) ) ) # ( !\reg_bank|registers[31][23]~q  & ( !\reg_bank|registers[19][23]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[27][23]~q ))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o  & ((\reg_bank|registers[23][23]~q 
// )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[27][23]~q ),
	.datad(!\reg_bank|registers[23][23]~q ),
	.datae(!\reg_bank|registers[31][23]~q ),
	.dataf(!\reg_bank|registers[19][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux8~3 .extended_lut = "off";
defparam \reg_bank|Mux8~3 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_bank|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N45
cyclonev_lcell_comb \reg_bank|Mux8~1 (
// Equation(s):
// \reg_bank|Mux8~1_combout  = ( \reg_bank|registers[21][23]~q  & ( \reg_bank|registers[17][23]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[25][23]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][23]~q )))) ) ) ) # ( 
// !\reg_bank|registers[21][23]~q  & ( \reg_bank|registers[17][23]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[25][23]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][23]~q ))))) 
// ) ) ) # ( \reg_bank|registers[21][23]~q  & ( !\reg_bank|registers[17][23]~q  & ( (!\rs1[3]~input_o  & (((\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[25][23]~q )) # (\rs1[2]~input_o  & 
// ((\reg_bank|registers[29][23]~q ))))) ) ) ) # ( !\reg_bank|registers[21][23]~q  & ( !\reg_bank|registers[17][23]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[25][23]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[29][23]~q ))))) 
// ) ) )

	.dataa(!\reg_bank|registers[25][23]~q ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[29][23]~q ),
	.datae(!\reg_bank|registers[21][23]~q ),
	.dataf(!\reg_bank|registers[17][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux8~1 .extended_lut = "off";
defparam \reg_bank|Mux8~1 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_bank|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N33
cyclonev_lcell_comb \reg_bank|Mux8~2 (
// Equation(s):
// \reg_bank|Mux8~2_combout  = ( \reg_bank|registers[26][23]~q  & ( \reg_bank|registers[18][23]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|registers[22][23]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[30][23]~q )))) ) ) ) # ( 
// !\reg_bank|registers[26][23]~q  & ( \reg_bank|registers[18][23]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )) # (\reg_bank|registers[22][23]~q ))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o  & \reg_bank|registers[30][23]~q )))) ) ) ) # ( 
// \reg_bank|registers[26][23]~q  & ( !\reg_bank|registers[18][23]~q  & ( (!\rs1[3]~input_o  & (\reg_bank|registers[22][23]~q  & (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|registers[30][23]~q )))) ) ) ) # ( 
// !\reg_bank|registers[26][23]~q  & ( !\reg_bank|registers[18][23]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[22][23]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[30][23]~q ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|registers[22][23]~q ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[30][23]~q ),
	.datae(!\reg_bank|registers[26][23]~q ),
	.dataf(!\reg_bank|registers[18][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux8~2 .extended_lut = "off";
defparam \reg_bank|Mux8~2 .lut_mask = 64'h02075257A2A7F2F7;
defparam \reg_bank|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N9
cyclonev_lcell_comb \reg_bank|Mux8~4 (
// Equation(s):
// \reg_bank|Mux8~4_combout  = ( \reg_bank|Mux8~1_combout  & ( \reg_bank|Mux8~2_combout  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o )) # (\reg_bank|Mux8~0_combout ))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o ) # (\reg_bank|Mux8~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux8~1_combout  & ( \reg_bank|Mux8~2_combout  & ( (!\rs1[1]~input_o  & (\reg_bank|Mux8~0_combout  & (!\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o ) # (\reg_bank|Mux8~3_combout )))) ) ) ) # ( \reg_bank|Mux8~1_combout  & ( 
// !\reg_bank|Mux8~2_combout  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o )) # (\reg_bank|Mux8~0_combout ))) # (\rs1[1]~input_o  & (((\rs1[0]~input_o  & \reg_bank|Mux8~3_combout )))) ) ) ) # ( !\reg_bank|Mux8~1_combout  & ( !\reg_bank|Mux8~2_combout  & ( 
// (!\rs1[1]~input_o  & (\reg_bank|Mux8~0_combout  & (!\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (((\rs1[0]~input_o  & \reg_bank|Mux8~3_combout )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|Mux8~0_combout ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|Mux8~3_combout ),
	.datae(!\reg_bank|Mux8~1_combout ),
	.dataf(!\reg_bank|Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux8~4 .extended_lut = "off";
defparam \reg_bank|Mux8~4 .lut_mask = 64'h20252A2F70757A7F;
defparam \reg_bank|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N9
cyclonev_lcell_comb \ULA|Add0~93 (
// Equation(s):
// \ULA|Add0~93_sumout  = SUM(( \reg_bank|Mux40~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux8~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux8~4_combout )) ) + ( \ULA|Add0~90  ))
// \ULA|Add0~94  = CARRY(( \reg_bank|Mux40~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux8~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux8~4_combout )) ) + ( \ULA|Add0~90  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(!\reg_bank|Mux8~4_combout ),
	.datac(!\reg_bank|Mux40~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_bank|Mux8~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~93_sumout ),
	.cout(\ULA|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~93 .extended_lut = "off";
defparam \ULA|Add0~93 .lut_mask = 64'h0000EE4400000F0F;
defparam \ULA|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N27
cyclonev_lcell_comb \ULA|Mux8~0 (
// Equation(s):
// \ULA|Mux8~0_combout  = ( \ULA|Add0~93_sumout  & ( (!\reg_bank|Mux40~10_combout  & ((!\sel[1]~input_o  & (!\sel[0]~input_o )) # (\sel[1]~input_o  & ((\reg_bank|Mux8~10_combout ))))) # (\reg_bank|Mux40~10_combout  & ((!\sel[0]~input_o ) # 
// ((\reg_bank|Mux8~10_combout )))) ) ) # ( !\ULA|Add0~93_sumout  & ( (!\reg_bank|Mux40~10_combout  & (((\sel[1]~input_o  & \reg_bank|Mux8~10_combout )))) # (\reg_bank|Mux40~10_combout  & ((!\sel[0]~input_o  & (\sel[1]~input_o )) # (\sel[0]~input_o  & 
// ((\reg_bank|Mux8~10_combout ))))) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(!\sel[1]~input_o ),
	.datac(!\reg_bank|Mux8~10_combout ),
	.datad(!\reg_bank|Mux40~10_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux8~0 .extended_lut = "off";
defparam \ULA|Mux8~0 .lut_mask = 64'h032703278BAF8BAF;
defparam \ULA|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N54
cyclonev_lcell_comb \reg_bank|registers[12][23]~feeder (
// Equation(s):
// \reg_bank|registers[12][23]~feeder_combout  = ( \ULA|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][23]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[12][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N56
dffeas \reg_bank|registers[12][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][23] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N39
cyclonev_lcell_comb \reg_bank|Mux8~7 (
// Equation(s):
// \reg_bank|Mux8~7_combout  = ( \rs1[1]~input_o  & ( \reg_bank|registers[14][23]~q  & ( (!\rs1[0]~input_o ) # (\reg_bank|registers[15][23]~q ) ) ) ) # ( !\rs1[1]~input_o  & ( \reg_bank|registers[14][23]~q  & ( (!\rs1[0]~input_o  & 
// (\reg_bank|registers[12][23]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[13][23]~q ))) ) ) ) # ( \rs1[1]~input_o  & ( !\reg_bank|registers[14][23]~q  & ( (\reg_bank|registers[15][23]~q  & \rs1[0]~input_o ) ) ) ) # ( !\rs1[1]~input_o  & ( 
// !\reg_bank|registers[14][23]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[12][23]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[13][23]~q ))) ) ) )

	.dataa(!\reg_bank|registers[12][23]~q ),
	.datab(!\reg_bank|registers[13][23]~q ),
	.datac(!\reg_bank|registers[15][23]~q ),
	.datad(!\rs1[0]~input_o ),
	.datae(!\rs1[1]~input_o ),
	.dataf(!\reg_bank|registers[14][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux8~7 .extended_lut = "off";
defparam \reg_bank|Mux8~7 .lut_mask = 64'h5533000F5533FF0F;
defparam \reg_bank|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N33
cyclonev_lcell_comb \reg_bank|Mux8~8 (
// Equation(s):
// \reg_bank|Mux8~8_combout  = ( \reg_bank|registers[6][23]~q  & ( \reg_bank|registers[4][23]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & (\reg_bank|registers[5][23]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[7][23]~q )))) ) ) ) # ( 
// !\reg_bank|registers[6][23]~q  & ( \reg_bank|registers[4][23]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[5][23]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[7][23]~q ))))) ) ) 
// ) # ( \reg_bank|registers[6][23]~q  & ( !\reg_bank|registers[4][23]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[5][23]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[7][23]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[6][23]~q  & ( !\reg_bank|registers[4][23]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[5][23]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[7][23]~q ))))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[5][23]~q ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[7][23]~q ),
	.datae(!\reg_bank|registers[6][23]~q ),
	.dataf(!\reg_bank|registers[4][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux8~8 .extended_lut = "off";
defparam \reg_bank|Mux8~8 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg_bank|Mux8~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N24
cyclonev_lcell_comb \reg_bank|Mux8~6 (
// Equation(s):
// \reg_bank|Mux8~6_combout  = ( \reg_bank|registers[2][23]~q  & ( \reg_bank|registers[1][23]~q  & ( (!\rs1[1]~input_o  & ((\rs1[0]~input_o ))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # (\reg_bank|registers[3][23]~q ))) ) ) ) # ( 
// !\reg_bank|registers[2][23]~q  & ( \reg_bank|registers[1][23]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # (\reg_bank|registers[3][23]~q ))) ) ) ) # ( \reg_bank|registers[2][23]~q  & ( !\reg_bank|registers[1][23]~q  & ( (\rs1[1]~input_o  & 
// ((!\rs1[0]~input_o ) # (\reg_bank|registers[3][23]~q ))) ) ) ) # ( !\reg_bank|registers[2][23]~q  & ( !\reg_bank|registers[1][23]~q  & ( (\reg_bank|registers[3][23]~q  & (\rs1[1]~input_o  & \rs1[0]~input_o )) ) ) )

	.dataa(!\reg_bank|registers[3][23]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\rs1[0]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|registers[2][23]~q ),
	.dataf(!\reg_bank|registers[1][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux8~6 .extended_lut = "off";
defparam \reg_bank|Mux8~6 .lut_mask = 64'h010131310D0D3D3D;
defparam \reg_bank|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N12
cyclonev_lcell_comb \reg_bank|Mux8~5 (
// Equation(s):
// \reg_bank|Mux8~5_combout  = ( \reg_bank|registers[11][23]~q  & ( \reg_bank|registers[8][23]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[10][23]~q ))) # (\rs1[0]~input_o  & (((\rs1[1]~input_o ) # (\reg_bank|registers[9][23]~q 
// )))) ) ) ) # ( !\reg_bank|registers[11][23]~q  & ( \reg_bank|registers[8][23]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[10][23]~q ))) # (\rs1[0]~input_o  & (((\reg_bank|registers[9][23]~q  & !\rs1[1]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[11][23]~q  & ( !\reg_bank|registers[8][23]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[10][23]~q  & ((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & (((\rs1[1]~input_o ) # (\reg_bank|registers[9][23]~q )))) ) ) ) # ( 
// !\reg_bank|registers[11][23]~q  & ( !\reg_bank|registers[8][23]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[10][23]~q  & ((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & (((\reg_bank|registers[9][23]~q  & !\rs1[1]~input_o )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[10][23]~q ),
	.datac(!\reg_bank|registers[9][23]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[11][23]~q ),
	.dataf(!\reg_bank|registers[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux8~5 .extended_lut = "off";
defparam \reg_bank|Mux8~5 .lut_mask = 64'h05220577AF22AF77;
defparam \reg_bank|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N48
cyclonev_lcell_comb \reg_bank|Mux8~9 (
// Equation(s):
// \reg_bank|Mux8~9_combout  = ( \reg_bank|Mux8~6_combout  & ( \reg_bank|Mux8~5_combout  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & ((\reg_bank|Mux8~8_combout ))) # (\rs1[3]~input_o  & (\reg_bank|Mux8~7_combout ))) ) ) ) # ( !\reg_bank|Mux8~6_combout  & 
// ( \reg_bank|Mux8~5_combout  & ( (!\rs1[3]~input_o  & (((\reg_bank|Mux8~8_combout  & \rs1[2]~input_o )))) # (\rs1[3]~input_o  & (((!\rs1[2]~input_o )) # (\reg_bank|Mux8~7_combout ))) ) ) ) # ( \reg_bank|Mux8~6_combout  & ( !\reg_bank|Mux8~5_combout  & ( 
// (!\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|Mux8~8_combout )))) # (\rs1[3]~input_o  & (\reg_bank|Mux8~7_combout  & ((\rs1[2]~input_o )))) ) ) ) # ( !\reg_bank|Mux8~6_combout  & ( !\reg_bank|Mux8~5_combout  & ( (\rs1[2]~input_o  & 
// ((!\rs1[3]~input_o  & ((\reg_bank|Mux8~8_combout ))) # (\rs1[3]~input_o  & (\reg_bank|Mux8~7_combout )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|Mux8~7_combout ),
	.datac(!\reg_bank|Mux8~8_combout ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\reg_bank|Mux8~6_combout ),
	.dataf(!\reg_bank|Mux8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux8~9 .extended_lut = "off";
defparam \reg_bank|Mux8~9 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \reg_bank|Mux8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N57
cyclonev_lcell_comb \reg_bank|Mux8~10 (
// Equation(s):
// \reg_bank|Mux8~10_combout  = ( \reg_bank|Mux8~4_combout  & ( (\rs1[4]~input_o ) # (\reg_bank|Mux8~9_combout ) ) ) # ( !\reg_bank|Mux8~4_combout  & ( (\reg_bank|Mux8~9_combout  & !\rs1[4]~input_o ) ) )

	.dataa(!\reg_bank|Mux8~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rs1[4]~input_o ),
	.datae(!\reg_bank|Mux8~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux8~10 .extended_lut = "off";
defparam \reg_bank|Mux8~10 .lut_mask = 64'h550055FF550055FF;
defparam \reg_bank|Mux8~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N8
dffeas \reg_bank|registers[14][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N49
dffeas \reg_bank|registers[12][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N34
dffeas \reg_bank|registers[13][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N51
cyclonev_lcell_comb \reg_bank|Mux39~7 (
// Equation(s):
// \reg_bank|Mux39~7_combout  = ( \reg_bank|registers[12][24]~q  & ( \reg_bank|registers[13][24]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[14][24]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][24]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][24]~q  & ( \reg_bank|registers[13][24]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|registers[14][24]~q ))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[15][24]~q )))) ) ) ) # ( 
// \reg_bank|registers[12][24]~q  & ( !\reg_bank|registers[13][24]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[14][24]~q )))) # (\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[15][24]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][24]~q  & ( !\reg_bank|registers[13][24]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[14][24]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[15][24]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[14][24]~q ),
	.datad(!\reg_bank|registers[15][24]~q ),
	.datae(!\reg_bank|registers[12][24]~q ),
	.dataf(!\reg_bank|registers[13][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux39~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux39~7 .extended_lut = "off";
defparam \reg_bank|Mux39~7 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux39~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N32
dffeas \reg_bank|registers[1][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N47
dffeas \reg_bank|registers[3][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N17
dffeas \reg_bank|registers[2][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N45
cyclonev_lcell_comb \reg_bank|Mux39~6 (
// Equation(s):
// \reg_bank|Mux39~6_combout  = ( \reg_bank|registers[2][24]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|registers[1][24]~q ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|registers[3][24]~q )))) ) ) # ( 
// !\reg_bank|registers[2][24]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[1][24]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[3][24]~q ))))) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[1][24]~q ),
	.datad(!\reg_bank|registers[3][24]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[2][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux39~6 .extended_lut = "off";
defparam \reg_bank|Mux39~6 .lut_mask = 64'h0213021346574657;
defparam \reg_bank|Mux39~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N42
cyclonev_lcell_comb \reg_bank|registers[9][24]~feeder (
// Equation(s):
// \reg_bank|registers[9][24]~feeder_combout  = ( \ULA|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[9][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[9][24]~feeder .extended_lut = "off";
defparam \reg_bank|registers[9][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[9][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N43
dffeas \reg_bank|registers[9][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N8
dffeas \reg_bank|registers[11][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N15
cyclonev_lcell_comb \reg_bank|registers[8][24]~feeder (
// Equation(s):
// \reg_bank|registers[8][24]~feeder_combout  = ( \ULA|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][24]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N16
dffeas \reg_bank|registers[8][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N53
dffeas \reg_bank|registers[10][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N27
cyclonev_lcell_comb \reg_bank|Mux39~5 (
// Equation(s):
// \reg_bank|Mux39~5_combout  = ( \reg_bank|registers[8][24]~q  & ( \reg_bank|registers[10][24]~q  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & (\reg_bank|registers[9][24]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[11][24]~q )))) ) ) ) # ( 
// !\reg_bank|registers[8][24]~q  & ( \reg_bank|registers[10][24]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[9][24]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[11][24]~q ))))) ) ) 
// ) # ( \reg_bank|registers[8][24]~q  & ( !\reg_bank|registers[10][24]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[9][24]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[11][24]~q 
// ))))) ) ) ) # ( !\reg_bank|registers[8][24]~q  & ( !\reg_bank|registers[10][24]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[9][24]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[11][24]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[9][24]~q ),
	.datac(!\reg_bank|registers[11][24]~q ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[8][24]~q ),
	.dataf(!\reg_bank|registers[10][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux39~5 .extended_lut = "off";
defparam \reg_bank|Mux39~5 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \reg_bank|Mux39~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N15
cyclonev_lcell_comb \reg_bank|registers[4][24]~feeder (
// Equation(s):
// \reg_bank|registers[4][24]~feeder_combout  = ( \ULA|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[4][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[4][24]~feeder .extended_lut = "off";
defparam \reg_bank|registers[4][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[4][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N17
dffeas \reg_bank|registers[4][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[4][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N2
dffeas \reg_bank|registers[5][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N57
cyclonev_lcell_comb \reg_bank|registers[6][24]~feeder (
// Equation(s):
// \reg_bank|registers[6][24]~feeder_combout  = ( \ULA|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[6][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[6][24]~feeder .extended_lut = "off";
defparam \reg_bank|registers[6][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[6][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N59
dffeas \reg_bank|registers[6][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[6][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N56
dffeas \reg_bank|registers[7][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N21
cyclonev_lcell_comb \reg_bank|Mux39~8 (
// Equation(s):
// \reg_bank|Mux39~8_combout  = ( \reg_bank|registers[6][24]~q  & ( \reg_bank|registers[7][24]~q  & ( ((!\rs2[0]~input_o  & (\reg_bank|registers[4][24]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[5][24]~q )))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[6][24]~q  & ( \reg_bank|registers[7][24]~q  & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\reg_bank|registers[4][24]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][24]~q )) # (\rs2[1]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[6][24]~q  & ( !\reg_bank|registers[7][24]~q  & ( (!\rs2[0]~input_o  & (((\reg_bank|registers[4][24]~q )) # (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|registers[5][24]~q )))) ) ) ) # ( 
// !\reg_bank|registers[6][24]~q  & ( !\reg_bank|registers[7][24]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[4][24]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[5][24]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[4][24]~q ),
	.datad(!\reg_bank|registers[5][24]~q ),
	.datae(!\reg_bank|registers[6][24]~q ),
	.dataf(!\reg_bank|registers[7][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux39~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux39~8 .extended_lut = "off";
defparam \reg_bank|Mux39~8 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux39~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N21
cyclonev_lcell_comb \reg_bank|Mux39~9 (
// Equation(s):
// \reg_bank|Mux39~9_combout  = ( \reg_bank|Mux39~5_combout  & ( \reg_bank|Mux39~8_combout  & ( (!\rs2[3]~input_o  & (((\reg_bank|Mux39~6_combout )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux39~7_combout )))) ) ) ) # 
// ( !\reg_bank|Mux39~5_combout  & ( \reg_bank|Mux39~8_combout  & ( (!\rs2[3]~input_o  & (((\reg_bank|Mux39~6_combout )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|Mux39~7_combout ))) ) ) ) # ( \reg_bank|Mux39~5_combout  & ( 
// !\reg_bank|Mux39~8_combout  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & ((\reg_bank|Mux39~6_combout )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux39~7_combout )))) ) ) ) # ( !\reg_bank|Mux39~5_combout  & ( !\reg_bank|Mux39~8_combout  
// & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & ((\reg_bank|Mux39~6_combout )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|Mux39~7_combout ))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux39~7_combout ),
	.datad(!\reg_bank|Mux39~6_combout ),
	.datae(!\reg_bank|Mux39~5_combout ),
	.dataf(!\reg_bank|Mux39~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux39~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux39~9 .extended_lut = "off";
defparam \reg_bank|Mux39~9 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_bank|Mux39~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N26
dffeas \reg_bank|registers[31][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N59
dffeas \reg_bank|registers[27][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N53
dffeas \reg_bank|registers[19][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N6
cyclonev_lcell_comb \reg_bank|registers[23][24]~feeder (
// Equation(s):
// \reg_bank|registers[23][24]~feeder_combout  = ( \ULA|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[23][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[23][24]~feeder .extended_lut = "off";
defparam \reg_bank|registers[23][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[23][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N8
dffeas \reg_bank|registers[23][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[23][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N33
cyclonev_lcell_comb \reg_bank|Mux39~3 (
// Equation(s):
// \reg_bank|Mux39~3_combout  = ( \reg_bank|registers[23][24]~q  & ( \rs2[3]~input_o  & ( (!\rs2[2]~input_o  & ((\reg_bank|registers[27][24]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[31][24]~q )) ) ) ) # ( !\reg_bank|registers[23][24]~q  & ( 
// \rs2[3]~input_o  & ( (!\rs2[2]~input_o  & ((\reg_bank|registers[27][24]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[31][24]~q )) ) ) ) # ( \reg_bank|registers[23][24]~q  & ( !\rs2[3]~input_o  & ( (\reg_bank|registers[19][24]~q ) # (\rs2[2]~input_o ) 
// ) ) ) # ( !\reg_bank|registers[23][24]~q  & ( !\rs2[3]~input_o  & ( (!\rs2[2]~input_o  & \reg_bank|registers[19][24]~q ) ) ) )

	.dataa(!\reg_bank|registers[31][24]~q ),
	.datab(!\reg_bank|registers[27][24]~q ),
	.datac(!\rs2[2]~input_o ),
	.datad(!\reg_bank|registers[19][24]~q ),
	.datae(!\reg_bank|registers[23][24]~q ),
	.dataf(!\rs2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux39~3 .extended_lut = "off";
defparam \reg_bank|Mux39~3 .lut_mask = 64'h00F00FFF35353535;
defparam \reg_bank|Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N53
dffeas \reg_bank|registers[20][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N32
dffeas \reg_bank|registers[16][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N47
dffeas \reg_bank|registers[24][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N59
dffeas \reg_bank|registers[28][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N57
cyclonev_lcell_comb \reg_bank|Mux39~0 (
// Equation(s):
// \reg_bank|Mux39~0_combout  = ( \reg_bank|registers[24][24]~q  & ( \reg_bank|registers[28][24]~q  & ( ((!\rs2[2]~input_o  & ((\reg_bank|registers[16][24]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[20][24]~q ))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[24][24]~q  & ( \reg_bank|registers[28][24]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[16][24]~q  & !\rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o )) # (\reg_bank|registers[20][24]~q ))) ) ) ) # ( 
// \reg_bank|registers[24][24]~q  & ( !\reg_bank|registers[28][24]~q  & ( (!\rs2[2]~input_o  & (((\rs2[3]~input_o ) # (\reg_bank|registers[16][24]~q )))) # (\rs2[2]~input_o  & (\reg_bank|registers[20][24]~q  & ((!\rs2[3]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[24][24]~q  & ( !\reg_bank|registers[28][24]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[16][24]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[20][24]~q )))) ) ) )

	.dataa(!\reg_bank|registers[20][24]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[16][24]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[24][24]~q ),
	.dataf(!\reg_bank|registers[28][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux39~0 .extended_lut = "off";
defparam \reg_bank|Mux39~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \reg_bank|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \reg_bank|registers[22][24]~feeder (
// Equation(s):
// \reg_bank|registers[22][24]~feeder_combout  = ( \ULA|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][24]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N43
dffeas \reg_bank|registers[22][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N3
cyclonev_lcell_comb \reg_bank|registers[30][24]~feeder (
// Equation(s):
// \reg_bank|registers[30][24]~feeder_combout  = ( \ULA|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[30][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[30][24]~feeder .extended_lut = "off";
defparam \reg_bank|registers[30][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[30][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N5
dffeas \reg_bank|registers[30][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[30][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N59
dffeas \reg_bank|registers[18][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N20
dffeas \reg_bank|registers[26][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \reg_bank|Mux39~2 (
// Equation(s):
// \reg_bank|Mux39~2_combout  = ( \reg_bank|registers[18][24]~q  & ( \reg_bank|registers[26][24]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[22][24]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][24]~q )))) ) ) ) # ( 
// !\reg_bank|registers[18][24]~q  & ( \reg_bank|registers[26][24]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[22][24]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[30][24]~q )))) ) ) ) # ( 
// \reg_bank|registers[18][24]~q  & ( !\reg_bank|registers[26][24]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[22][24]~q )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[30][24]~q )))) ) ) ) # ( 
// !\reg_bank|registers[18][24]~q  & ( !\reg_bank|registers[26][24]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[22][24]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][24]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[22][24]~q ),
	.datad(!\reg_bank|registers[30][24]~q ),
	.datae(!\reg_bank|registers[18][24]~q ),
	.dataf(!\reg_bank|registers[26][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux39~2 .extended_lut = "off";
defparam \reg_bank|Mux39~2 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N38
dffeas \reg_bank|registers[29][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N12
cyclonev_lcell_comb \reg_bank|registers[21][24]~feeder (
// Equation(s):
// \reg_bank|registers[21][24]~feeder_combout  = ( \ULA|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][24]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N14
dffeas \reg_bank|registers[21][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N47
dffeas \reg_bank|registers[17][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N4
dffeas \reg_bank|registers[25][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N6
cyclonev_lcell_comb \reg_bank|Mux39~1 (
// Equation(s):
// \reg_bank|Mux39~1_combout  = ( \reg_bank|registers[17][24]~q  & ( \reg_bank|registers[25][24]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][24]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][24]~q ))) ) ) ) # ( 
// !\reg_bank|registers[17][24]~q  & ( \reg_bank|registers[25][24]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[21][24]~q )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[29][24]~q )))) ) ) ) # ( 
// \reg_bank|registers[17][24]~q  & ( !\reg_bank|registers[25][24]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[21][24]~q )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[29][24]~q ))) ) ) ) # ( 
// !\reg_bank|registers[17][24]~q  & ( !\reg_bank|registers[25][24]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][24]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][24]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[29][24]~q ),
	.datad(!\reg_bank|registers[21][24]~q ),
	.datae(!\reg_bank|registers[17][24]~q ),
	.dataf(!\reg_bank|registers[25][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux39~1 .extended_lut = "off";
defparam \reg_bank|Mux39~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_bank|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \reg_bank|Mux39~4 (
// Equation(s):
// \reg_bank|Mux39~4_combout  = ( \reg_bank|Mux39~2_combout  & ( \reg_bank|Mux39~1_combout  & ( (!\rs2[1]~input_o  & (((\reg_bank|Mux39~0_combout )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|Mux39~3_combout )))) ) ) ) # 
// ( !\reg_bank|Mux39~2_combout  & ( \reg_bank|Mux39~1_combout  & ( (!\rs2[1]~input_o  & (((\reg_bank|Mux39~0_combout )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|Mux39~3_combout ))) ) ) ) # ( \reg_bank|Mux39~2_combout  & ( 
// !\reg_bank|Mux39~1_combout  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|Mux39~0_combout )))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|Mux39~3_combout )))) ) ) ) # ( !\reg_bank|Mux39~2_combout  & ( !\reg_bank|Mux39~1_combout  
// & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|Mux39~0_combout )))) # (\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|Mux39~3_combout ))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|Mux39~3_combout ),
	.datad(!\reg_bank|Mux39~0_combout ),
	.datae(!\reg_bank|Mux39~2_combout ),
	.dataf(!\reg_bank|Mux39~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux39~4 .extended_lut = "off";
defparam \reg_bank|Mux39~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_bank|Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N36
cyclonev_lcell_comb \reg_bank|Mux39~10 (
// Equation(s):
// \reg_bank|Mux39~10_combout  = ( \reg_bank|Mux39~9_combout  & ( \reg_bank|Mux39~4_combout  ) ) # ( !\reg_bank|Mux39~9_combout  & ( \reg_bank|Mux39~4_combout  & ( \rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux39~9_combout  & ( !\reg_bank|Mux39~4_combout  & ( 
// !\rs2[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux39~9_combout ),
	.dataf(!\reg_bank|Mux39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux39~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux39~10 .extended_lut = "off";
defparam \reg_bank|Mux39~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \reg_bank|Mux39~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \reg_bank|Mux7~1 (
// Equation(s):
// \reg_bank|Mux7~1_combout  = ( \reg_bank|registers[25][24]~q  & ( \reg_bank|registers[17][24]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|registers[21][24]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][24]~q )))) ) ) ) # ( 
// !\reg_bank|registers[25][24]~q  & ( \reg_bank|registers[17][24]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )) # (\reg_bank|registers[21][24]~q ))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o  & \reg_bank|registers[29][24]~q )))) ) ) ) # ( 
// \reg_bank|registers[25][24]~q  & ( !\reg_bank|registers[17][24]~q  & ( (!\rs1[3]~input_o  & (\reg_bank|registers[21][24]~q  & (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & (((!\rs1[2]~input_o ) # (\reg_bank|registers[29][24]~q )))) ) ) ) # ( 
// !\reg_bank|registers[25][24]~q  & ( !\reg_bank|registers[17][24]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][24]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][24]~q ))))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|registers[21][24]~q ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[29][24]~q ),
	.datae(!\reg_bank|registers[25][24]~q ),
	.dataf(!\reg_bank|registers[17][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux7~1 .extended_lut = "off";
defparam \reg_bank|Mux7~1 .lut_mask = 64'h02075257A2A7F2F7;
defparam \reg_bank|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N27
cyclonev_lcell_comb \reg_bank|Mux7~3 (
// Equation(s):
// \reg_bank|Mux7~3_combout  = ( \reg_bank|registers[23][24]~q  & ( \reg_bank|registers[31][24]~q  & ( ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][24]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][24]~q ))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[23][24]~q  & ( \reg_bank|registers[31][24]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][24]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][24]~q )))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o )))) ) 
// ) ) # ( \reg_bank|registers[23][24]~q  & ( !\reg_bank|registers[31][24]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][24]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][24]~q )))) # (\rs1[2]~input_o  & 
// (((!\rs1[3]~input_o )))) ) ) ) # ( !\reg_bank|registers[23][24]~q  & ( !\reg_bank|registers[31][24]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[19][24]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[27][24]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[27][24]~q ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|registers[19][24]~q ),
	.datae(!\reg_bank|registers[23][24]~q ),
	.dataf(!\reg_bank|registers[31][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux7~3 .extended_lut = "off";
defparam \reg_bank|Mux7~3 .lut_mask = 64'h02A252F207A757F7;
defparam \reg_bank|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N21
cyclonev_lcell_comb \reg_bank|Mux7~2 (
// Equation(s):
// \reg_bank|Mux7~2_combout  = ( \rs1[3]~input_o  & ( \reg_bank|registers[30][24]~q  & ( (\reg_bank|registers[26][24]~q ) # (\rs1[2]~input_o ) ) ) ) # ( !\rs1[3]~input_o  & ( \reg_bank|registers[30][24]~q  & ( (!\rs1[2]~input_o  & 
// ((\reg_bank|registers[18][24]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[22][24]~q )) ) ) ) # ( \rs1[3]~input_o  & ( !\reg_bank|registers[30][24]~q  & ( (!\rs1[2]~input_o  & \reg_bank|registers[26][24]~q ) ) ) ) # ( !\rs1[3]~input_o  & ( 
// !\reg_bank|registers[30][24]~q  & ( (!\rs1[2]~input_o  & ((\reg_bank|registers[18][24]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[22][24]~q )) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[22][24]~q ),
	.datac(!\reg_bank|registers[18][24]~q ),
	.datad(!\reg_bank|registers[26][24]~q ),
	.datae(!\rs1[3]~input_o ),
	.dataf(!\reg_bank|registers[30][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux7~2 .extended_lut = "off";
defparam \reg_bank|Mux7~2 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \reg_bank|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \reg_bank|Mux7~0 (
// Equation(s):
// \reg_bank|Mux7~0_combout  = ( \reg_bank|registers[24][24]~q  & ( \reg_bank|registers[28][24]~q  & ( ((!\rs1[2]~input_o  & ((\reg_bank|registers[16][24]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[20][24]~q ))) # (\rs1[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[24][24]~q  & ( \reg_bank|registers[28][24]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[16][24]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[20][24]~q )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o )))) ) 
// ) ) # ( \reg_bank|registers[24][24]~q  & ( !\reg_bank|registers[28][24]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[16][24]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[20][24]~q )))) # (\rs1[3]~input_o  & 
// (((!\rs1[2]~input_o )))) ) ) ) # ( !\reg_bank|registers[24][24]~q  & ( !\reg_bank|registers[28][24]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[16][24]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[20][24]~q )))) ) ) )

	.dataa(!\reg_bank|registers[20][24]~q ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[16][24]~q ),
	.datae(!\reg_bank|registers[24][24]~q ),
	.dataf(!\reg_bank|registers[28][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux7~0 .extended_lut = "off";
defparam \reg_bank|Mux7~0 .lut_mask = 64'h04C434F407C737F7;
defparam \reg_bank|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \reg_bank|Mux7~4 (
// Equation(s):
// \reg_bank|Mux7~4_combout  = ( \reg_bank|Mux7~2_combout  & ( \reg_bank|Mux7~0_combout  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & (\reg_bank|Mux7~1_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux7~3_combout )))) ) ) ) # ( !\reg_bank|Mux7~2_combout  & 
// ( \reg_bank|Mux7~0_combout  & ( (!\rs1[0]~input_o  & (!\rs1[1]~input_o )) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux7~1_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux7~3_combout ))))) ) ) ) # ( \reg_bank|Mux7~2_combout  & ( 
// !\reg_bank|Mux7~0_combout  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o )) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux7~1_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux7~3_combout ))))) ) ) ) # ( !\reg_bank|Mux7~2_combout  & ( 
// !\reg_bank|Mux7~0_combout  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux7~1_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux7~3_combout ))))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|Mux7~1_combout ),
	.datad(!\reg_bank|Mux7~3_combout ),
	.datae(!\reg_bank|Mux7~2_combout ),
	.dataf(!\reg_bank|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux7~4 .extended_lut = "off";
defparam \reg_bank|Mux7~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N12
cyclonev_lcell_comb \ULA|Add0~97 (
// Equation(s):
// \ULA|Add0~97_sumout  = SUM(( \reg_bank|Mux39~10_combout  ) + ( (!\rs1[4]~input_o  & (\reg_bank|Mux7~9_combout )) # (\rs1[4]~input_o  & ((\reg_bank|Mux7~4_combout ))) ) + ( \ULA|Add0~94  ))
// \ULA|Add0~98  = CARRY(( \reg_bank|Mux39~10_combout  ) + ( (!\rs1[4]~input_o  & (\reg_bank|Mux7~9_combout )) # (\rs1[4]~input_o  & ((\reg_bank|Mux7~4_combout ))) ) + ( \ULA|Add0~94  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(!\reg_bank|Mux7~9_combout ),
	.datac(!\reg_bank|Mux7~4_combout ),
	.datad(!\reg_bank|Mux39~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~97_sumout ),
	.cout(\ULA|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~97 .extended_lut = "off";
defparam \ULA|Add0~97 .lut_mask = 64'h0000D8D8000000FF;
defparam \ULA|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \ULA|Mux7~0 (
// Equation(s):
// \ULA|Mux7~0_combout  = ( \ULA|Add0~97_sumout  & ( (!\reg_bank|Mux39~10_combout  & ((!\sel[1]~input_o  & (!\sel[0]~input_o )) # (\sel[1]~input_o  & ((\reg_bank|Mux7~10_combout ))))) # (\reg_bank|Mux39~10_combout  & (((!\sel[0]~input_o ) # 
// (\reg_bank|Mux7~10_combout )))) ) ) # ( !\ULA|Add0~97_sumout  & ( (!\reg_bank|Mux39~10_combout  & (\sel[1]~input_o  & ((\reg_bank|Mux7~10_combout )))) # (\reg_bank|Mux39~10_combout  & ((!\sel[0]~input_o  & (\sel[1]~input_o )) # (\sel[0]~input_o  & 
// ((\reg_bank|Mux7~10_combout ))))) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\reg_bank|Mux39~10_combout ),
	.datad(!\reg_bank|Mux7~10_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux7~0 .extended_lut = "off";
defparam \ULA|Mux7~0 .lut_mask = 64'h045704578CDF8CDF;
defparam \ULA|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N56
dffeas \reg_bank|registers[15][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][24] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N9
cyclonev_lcell_comb \reg_bank|Mux7~7 (
// Equation(s):
// \reg_bank|Mux7~7_combout  = ( \reg_bank|registers[12][24]~q  & ( \rs1[1]~input_o  & ( (!\rs1[0]~input_o  & ((\reg_bank|registers[14][24]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[15][24]~q )) ) ) ) # ( !\reg_bank|registers[12][24]~q  & ( 
// \rs1[1]~input_o  & ( (!\rs1[0]~input_o  & ((\reg_bank|registers[14][24]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[15][24]~q )) ) ) ) # ( \reg_bank|registers[12][24]~q  & ( !\rs1[1]~input_o  & ( (!\rs1[0]~input_o ) # (\reg_bank|registers[13][24]~q ) 
// ) ) ) # ( !\reg_bank|registers[12][24]~q  & ( !\rs1[1]~input_o  & ( (\rs1[0]~input_o  & \reg_bank|registers[13][24]~q ) ) ) )

	.dataa(!\reg_bank|registers[15][24]~q ),
	.datab(!\reg_bank|registers[14][24]~q ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[13][24]~q ),
	.datae(!\reg_bank|registers[12][24]~q ),
	.dataf(!\rs1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux7~7 .extended_lut = "off";
defparam \reg_bank|Mux7~7 .lut_mask = 64'h000FF0FF35353535;
defparam \reg_bank|Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N0
cyclonev_lcell_comb \reg_bank|Mux7~6 (
// Equation(s):
// \reg_bank|Mux7~6_combout  = ( \reg_bank|registers[1][24]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[2][24]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[3][24]~q ))))) ) ) # ( 
// !\reg_bank|registers[1][24]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[2][24]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[3][24]~q ))))) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|registers[2][24]~q ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[3][24]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[1][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux7~6 .extended_lut = "off";
defparam \reg_bank|Mux7~6 .lut_mask = 64'h101510151A1F1A1F;
defparam \reg_bank|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N3
cyclonev_lcell_comb \reg_bank|Mux7~8 (
// Equation(s):
// \reg_bank|Mux7~8_combout  = ( \reg_bank|registers[6][24]~q  & ( \reg_bank|registers[7][24]~q  & ( ((!\rs1[0]~input_o  & ((\reg_bank|registers[4][24]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][24]~q ))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[6][24]~q  & ( \reg_bank|registers[7][24]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[4][24]~q  & !\rs1[1]~input_o )))) # (\rs1[0]~input_o  & (((\rs1[1]~input_o )) # (\reg_bank|registers[5][24]~q ))) ) ) ) # ( 
// \reg_bank|registers[6][24]~q  & ( !\reg_bank|registers[7][24]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o ) # (\reg_bank|registers[4][24]~q )))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][24]~q  & ((!\rs1[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[6][24]~q  & ( !\reg_bank|registers[7][24]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[4][24]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][24]~q )))) ) ) )

	.dataa(!\reg_bank|registers[5][24]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[4][24]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[6][24]~q ),
	.dataf(!\reg_bank|registers[7][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux7~8 .extended_lut = "off";
defparam \reg_bank|Mux7~8 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \reg_bank|Mux7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N57
cyclonev_lcell_comb \reg_bank|Mux7~5 (
// Equation(s):
// \reg_bank|Mux7~5_combout  = ( \reg_bank|registers[9][24]~q  & ( \reg_bank|registers[11][24]~q  & ( ((!\rs1[1]~input_o  & (\reg_bank|registers[8][24]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[10][24]~q )))) # (\rs1[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[9][24]~q  & ( \reg_bank|registers[11][24]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[8][24]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[10][24]~q ))))) # (\rs1[0]~input_o  & (((\rs1[1]~input_o )))) ) ) 
// ) # ( \reg_bank|registers[9][24]~q  & ( !\reg_bank|registers[11][24]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[8][24]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[10][24]~q ))))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o 
// )))) ) ) ) # ( !\reg_bank|registers[9][24]~q  & ( !\reg_bank|registers[11][24]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[8][24]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[10][24]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[8][24]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[10][24]~q ),
	.datae(!\reg_bank|registers[9][24]~q ),
	.dataf(!\reg_bank|registers[11][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux7~5 .extended_lut = "off";
defparam \reg_bank|Mux7~5 .lut_mask = 64'h404C707C434F737F;
defparam \reg_bank|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N9
cyclonev_lcell_comb \reg_bank|Mux7~9 (
// Equation(s):
// \reg_bank|Mux7~9_combout  = ( \reg_bank|Mux7~8_combout  & ( \reg_bank|Mux7~5_combout  & ( (!\rs1[2]~input_o  & (((\reg_bank|Mux7~6_combout ) # (\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|Mux7~7_combout ))) ) ) ) # ( 
// !\reg_bank|Mux7~8_combout  & ( \reg_bank|Mux7~5_combout  & ( (!\rs1[2]~input_o  & (((\reg_bank|Mux7~6_combout ) # (\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (\reg_bank|Mux7~7_combout  & (\rs1[3]~input_o ))) ) ) ) # ( \reg_bank|Mux7~8_combout  & ( 
// !\reg_bank|Mux7~5_combout  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o  & \reg_bank|Mux7~6_combout )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|Mux7~7_combout ))) ) ) ) # ( !\reg_bank|Mux7~8_combout  & ( !\reg_bank|Mux7~5_combout  & ( 
// (!\rs1[2]~input_o  & (((!\rs1[3]~input_o  & \reg_bank|Mux7~6_combout )))) # (\rs1[2]~input_o  & (\reg_bank|Mux7~7_combout  & (\rs1[3]~input_o ))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|Mux7~7_combout ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|Mux7~6_combout ),
	.datae(!\reg_bank|Mux7~8_combout ),
	.dataf(!\reg_bank|Mux7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux7~9 .extended_lut = "off";
defparam \reg_bank|Mux7~9 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \reg_bank|Mux7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N21
cyclonev_lcell_comb \reg_bank|Mux7~10 (
// Equation(s):
// \reg_bank|Mux7~10_combout  = ( \rs1[4]~input_o  & ( \reg_bank|Mux7~4_combout  ) ) # ( !\rs1[4]~input_o  & ( \reg_bank|Mux7~9_combout  ) )

	.dataa(!\reg_bank|Mux7~9_combout ),
	.datab(!\reg_bank|Mux7~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rs1[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux7~10 .extended_lut = "off";
defparam \reg_bank|Mux7~10 .lut_mask = 64'h5555333355553333;
defparam \reg_bank|Mux7~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N20
dffeas \reg_bank|registers[11][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N26
dffeas \reg_bank|registers[10][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N45
cyclonev_lcell_comb \reg_bank|registers[9][25]~feeder (
// Equation(s):
// \reg_bank|registers[9][25]~feeder_combout  = ( \ULA|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[9][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[9][25]~feeder .extended_lut = "off";
defparam \reg_bank|registers[9][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[9][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N46
dffeas \reg_bank|registers[9][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \reg_bank|registers[8][25]~feeder (
// Equation(s):
// \reg_bank|registers[8][25]~feeder_combout  = ( \ULA|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][25]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N25
dffeas \reg_bank|registers[8][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N33
cyclonev_lcell_comb \reg_bank|Mux38~5 (
// Equation(s):
// \reg_bank|Mux38~5_combout  = ( \reg_bank|registers[9][25]~q  & ( \reg_bank|registers[8][25]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & ((\reg_bank|registers[10][25]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][25]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][25]~q  & ( \reg_bank|registers[8][25]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|registers[10][25]~q )))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][25]~q  & (\rs2[1]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[9][25]~q  & ( !\reg_bank|registers[8][25]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o  & \reg_bank|registers[10][25]~q )))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[11][25]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][25]~q  & ( !\reg_bank|registers[8][25]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[10][25]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[11][25]~q )))) ) ) )

	.dataa(!\reg_bank|registers[11][25]~q ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[10][25]~q ),
	.datae(!\reg_bank|registers[9][25]~q ),
	.dataf(!\reg_bank|registers[8][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux38~5 .extended_lut = "off";
defparam \reg_bank|Mux38~5 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \reg_bank|Mux38~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N44
dffeas \reg_bank|registers[7][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N54
cyclonev_lcell_comb \reg_bank|registers[6][25]~feeder (
// Equation(s):
// \reg_bank|registers[6][25]~feeder_combout  = ( \ULA|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[6][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[6][25]~feeder .extended_lut = "off";
defparam \reg_bank|registers[6][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[6][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N56
dffeas \reg_bank|registers[6][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N41
dffeas \reg_bank|registers[4][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N44
dffeas \reg_bank|registers[5][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N51
cyclonev_lcell_comb \reg_bank|Mux38~8 (
// Equation(s):
// \reg_bank|Mux38~8_combout  = ( \reg_bank|registers[4][25]~q  & ( \reg_bank|registers[5][25]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & ((\reg_bank|registers[6][25]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[7][25]~q ))) ) ) ) # ( 
// !\reg_bank|registers[4][25]~q  & ( \reg_bank|registers[5][25]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[6][25]~q )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[7][25]~q )))) ) ) ) # ( 
// \reg_bank|registers[4][25]~q  & ( !\reg_bank|registers[5][25]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[6][25]~q )))) # (\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|registers[7][25]~q ))) ) ) ) # ( 
// !\reg_bank|registers[4][25]~q  & ( !\reg_bank|registers[5][25]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & ((\reg_bank|registers[6][25]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[7][25]~q )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[7][25]~q ),
	.datad(!\reg_bank|registers[6][25]~q ),
	.datae(!\reg_bank|registers[4][25]~q ),
	.dataf(!\reg_bank|registers[5][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux38~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux38~8 .extended_lut = "off";
defparam \reg_bank|Mux38~8 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_bank|Mux38~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N57
cyclonev_lcell_comb \reg_bank|registers[3][25]~feeder (
// Equation(s):
// \reg_bank|registers[3][25]~feeder_combout  = ( \ULA|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[3][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[3][25]~feeder .extended_lut = "off";
defparam \reg_bank|registers[3][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[3][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N59
dffeas \reg_bank|registers[3][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \reg_bank|registers[2][25]~feeder (
// Equation(s):
// \reg_bank|registers[2][25]~feeder_combout  = ( \ULA|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[2][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[2][25]~feeder .extended_lut = "off";
defparam \reg_bank|registers[2][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[2][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N38
dffeas \reg_bank|registers[2][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N39
cyclonev_lcell_comb \reg_bank|registers[1][25]~feeder (
// Equation(s):
// \reg_bank|registers[1][25]~feeder_combout  = ( \ULA|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[1][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[1][25]~feeder .extended_lut = "off";
defparam \reg_bank|registers[1][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[1][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N41
dffeas \reg_bank|registers[1][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N15
cyclonev_lcell_comb \reg_bank|Mux38~6 (
// Equation(s):
// \reg_bank|Mux38~6_combout  = ( \reg_bank|registers[2][25]~q  & ( \reg_bank|registers[1][25]~q  & ( (!\rs2[1]~input_o  & ((\rs2[0]~input_o ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # (\reg_bank|registers[3][25]~q ))) ) ) ) # ( 
// !\reg_bank|registers[2][25]~q  & ( \reg_bank|registers[1][25]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # (\reg_bank|registers[3][25]~q ))) ) ) ) # ( \reg_bank|registers[2][25]~q  & ( !\reg_bank|registers[1][25]~q  & ( (\rs2[1]~input_o  & 
// ((!\rs2[0]~input_o ) # (\reg_bank|registers[3][25]~q ))) ) ) ) # ( !\reg_bank|registers[2][25]~q  & ( !\reg_bank|registers[1][25]~q  & ( (\rs2[1]~input_o  & (\reg_bank|registers[3][25]~q  & \rs2[0]~input_o )) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|registers[3][25]~q ),
	.datad(!\rs2[0]~input_o ),
	.datae(!\reg_bank|registers[2][25]~q ),
	.dataf(!\reg_bank|registers[1][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux38~6 .extended_lut = "off";
defparam \reg_bank|Mux38~6 .lut_mask = 64'h0005550500AF55AF;
defparam \reg_bank|Mux38~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N3
cyclonev_lcell_comb \reg_bank|registers[14][25]~feeder (
// Equation(s):
// \reg_bank|registers[14][25]~feeder_combout  = ( \ULA|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[14][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[14][25]~feeder .extended_lut = "off";
defparam \reg_bank|registers[14][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[14][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N5
dffeas \reg_bank|registers[14][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[14][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N19
dffeas \reg_bank|registers[12][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N3
cyclonev_lcell_comb \reg_bank|registers[15][25]~feeder (
// Equation(s):
// \reg_bank|registers[15][25]~feeder_combout  = ( \ULA|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[15][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[15][25]~feeder .extended_lut = "off";
defparam \reg_bank|registers[15][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[15][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N5
dffeas \reg_bank|registers[15][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[15][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N31
dffeas \reg_bank|registers[13][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N24
cyclonev_lcell_comb \reg_bank|Mux38~7 (
// Equation(s):
// \reg_bank|Mux38~7_combout  = ( \reg_bank|registers[15][25]~q  & ( \reg_bank|registers[13][25]~q  & ( ((!\rs2[1]~input_o  & ((\reg_bank|registers[12][25]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][25]~q ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[15][25]~q  & ( \reg_bank|registers[13][25]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[12][25]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][25]~q )))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o )) ) ) 
// ) # ( \reg_bank|registers[15][25]~q  & ( !\reg_bank|registers[13][25]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[12][25]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][25]~q )))) # (\rs2[0]~input_o  & (\rs2[1]~input_o )) 
// ) ) ) # ( !\reg_bank|registers[15][25]~q  & ( !\reg_bank|registers[13][25]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[12][25]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[14][25]~q )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[14][25]~q ),
	.datad(!\reg_bank|registers[12][25]~q ),
	.datae(!\reg_bank|registers[15][25]~q ),
	.dataf(!\reg_bank|registers[13][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux38~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux38~7 .extended_lut = "off";
defparam \reg_bank|Mux38~7 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_bank|Mux38~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N51
cyclonev_lcell_comb \reg_bank|Mux38~9 (
// Equation(s):
// \reg_bank|Mux38~9_combout  = ( \rs2[3]~input_o  & ( \reg_bank|Mux38~7_combout  & ( (\rs2[2]~input_o ) # (\reg_bank|Mux38~5_combout ) ) ) ) # ( !\rs2[3]~input_o  & ( \reg_bank|Mux38~7_combout  & ( (!\rs2[2]~input_o  & ((\reg_bank|Mux38~6_combout ))) # 
// (\rs2[2]~input_o  & (\reg_bank|Mux38~8_combout )) ) ) ) # ( \rs2[3]~input_o  & ( !\reg_bank|Mux38~7_combout  & ( (\reg_bank|Mux38~5_combout  & !\rs2[2]~input_o ) ) ) ) # ( !\rs2[3]~input_o  & ( !\reg_bank|Mux38~7_combout  & ( (!\rs2[2]~input_o  & 
// ((\reg_bank|Mux38~6_combout ))) # (\rs2[2]~input_o  & (\reg_bank|Mux38~8_combout )) ) ) )

	.dataa(!\reg_bank|Mux38~5_combout ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux38~8_combout ),
	.datad(!\reg_bank|Mux38~6_combout ),
	.datae(!\rs2[3]~input_o ),
	.dataf(!\reg_bank|Mux38~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux38~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux38~9 .extended_lut = "off";
defparam \reg_bank|Mux38~9 .lut_mask = 64'h03CF444403CF7777;
defparam \reg_bank|Mux38~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N15
cyclonev_lcell_comb \reg_bank|registers[23][25]~feeder (
// Equation(s):
// \reg_bank|registers[23][25]~feeder_combout  = ( \ULA|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[23][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[23][25]~feeder .extended_lut = "off";
defparam \reg_bank|registers[23][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[23][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N17
dffeas \reg_bank|registers[23][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[23][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N50
dffeas \reg_bank|registers[27][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N49
dffeas \reg_bank|registers[19][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N44
dffeas \reg_bank|registers[31][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N27
cyclonev_lcell_comb \reg_bank|Mux38~3 (
// Equation(s):
// \reg_bank|Mux38~3_combout  = ( \reg_bank|registers[19][25]~q  & ( \reg_bank|registers[31][25]~q  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o )) # (\reg_bank|registers[23][25]~q ))) # (\rs2[3]~input_o  & (((\reg_bank|registers[27][25]~q ) # 
// (\rs2[2]~input_o )))) ) ) ) # ( !\reg_bank|registers[19][25]~q  & ( \reg_bank|registers[31][25]~q  & ( (!\rs2[3]~input_o  & (\reg_bank|registers[23][25]~q  & (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (((\reg_bank|registers[27][25]~q ) # (\rs2[2]~input_o 
// )))) ) ) ) # ( \reg_bank|registers[19][25]~q  & ( !\reg_bank|registers[31][25]~q  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o )) # (\reg_bank|registers[23][25]~q ))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o  & \reg_bank|registers[27][25]~q )))) ) ) ) # 
// ( !\reg_bank|registers[19][25]~q  & ( !\reg_bank|registers[31][25]~q  & ( (!\rs2[3]~input_o  & (\reg_bank|registers[23][25]~q  & (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o  & \reg_bank|registers[27][25]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\reg_bank|registers[23][25]~q ),
	.datac(!\rs2[2]~input_o ),
	.datad(!\reg_bank|registers[27][25]~q ),
	.datae(!\reg_bank|registers[19][25]~q ),
	.dataf(!\reg_bank|registers[31][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux38~3 .extended_lut = "off";
defparam \reg_bank|Mux38~3 .lut_mask = 64'h0252A2F20757A7F7;
defparam \reg_bank|Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N20
dffeas \reg_bank|registers[28][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \reg_bank|registers[24][25]~feeder (
// Equation(s):
// \reg_bank|registers[24][25]~feeder_combout  = ( \ULA|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[24][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[24][25]~feeder .extended_lut = "off";
defparam \reg_bank|registers[24][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[24][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N8
dffeas \reg_bank|registers[24][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[24][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N53
dffeas \reg_bank|registers[16][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N27
cyclonev_lcell_comb \reg_bank|Mux38~0 (
// Equation(s):
// \reg_bank|Mux38~0_combout  = ( \reg_bank|registers[24][25]~q  & ( \reg_bank|registers[16][25]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & ((\reg_bank|registers[20][25]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[28][25]~q ))) ) ) ) # ( 
// !\reg_bank|registers[24][25]~q  & ( \reg_bank|registers[16][25]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[20][25]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[28][25]~q )))) 
// ) ) ) # ( \reg_bank|registers[24][25]~q  & ( !\reg_bank|registers[16][25]~q  & ( (!\rs2[2]~input_o  & (((\rs2[3]~input_o )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[20][25]~q ))) # (\rs2[3]~input_o  & 
// (\reg_bank|registers[28][25]~q )))) ) ) ) # ( !\reg_bank|registers[24][25]~q  & ( !\reg_bank|registers[16][25]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[20][25]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[28][25]~q )))) ) 
// ) )

	.dataa(!\reg_bank|registers[28][25]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[20][25]~q ),
	.datae(!\reg_bank|registers[24][25]~q ),
	.dataf(!\reg_bank|registers[16][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux38~0 .extended_lut = "off";
defparam \reg_bank|Mux38~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_bank|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N32
dffeas \reg_bank|registers[29][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N20
dffeas \reg_bank|registers[21][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N45
cyclonev_lcell_comb \reg_bank|registers[25][25]~feeder (
// Equation(s):
// \reg_bank|registers[25][25]~feeder_combout  = ( \ULA|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[25][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[25][25]~feeder .extended_lut = "off";
defparam \reg_bank|registers[25][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[25][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N47
dffeas \reg_bank|registers[25][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[25][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N56
dffeas \reg_bank|registers[17][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N48
cyclonev_lcell_comb \reg_bank|Mux38~1 (
// Equation(s):
// \reg_bank|Mux38~1_combout  = ( \reg_bank|registers[25][25]~q  & ( \reg_bank|registers[17][25]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][25]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][25]~q ))) ) ) ) # ( 
// !\reg_bank|registers[25][25]~q  & ( \reg_bank|registers[17][25]~q  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o ) # (\reg_bank|registers[21][25]~q )))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][25]~q  & ((\rs2[2]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[25][25]~q  & ( !\reg_bank|registers[17][25]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[21][25]~q  & \rs2[2]~input_o )))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o )) # (\reg_bank|registers[29][25]~q ))) ) ) ) # ( 
// !\reg_bank|registers[25][25]~q  & ( !\reg_bank|registers[17][25]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][25]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][25]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\reg_bank|registers[29][25]~q ),
	.datac(!\reg_bank|registers[21][25]~q ),
	.datad(!\rs2[2]~input_o ),
	.datae(!\reg_bank|registers[25][25]~q ),
	.dataf(!\reg_bank|registers[17][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux38~1 .extended_lut = "off";
defparam \reg_bank|Mux38~1 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \reg_bank|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \reg_bank|registers[30][25]~feeder (
// Equation(s):
// \reg_bank|registers[30][25]~feeder_combout  = ( \ULA|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[30][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[30][25]~feeder .extended_lut = "off";
defparam \reg_bank|registers[30][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[30][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N29
dffeas \reg_bank|registers[30][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[30][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N32
dffeas \reg_bank|registers[26][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \reg_bank|registers[18][25]~feeder (
// Equation(s):
// \reg_bank|registers[18][25]~feeder_combout  = ( \ULA|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[18][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[18][25]~feeder .extended_lut = "off";
defparam \reg_bank|registers[18][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[18][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N52
dffeas \reg_bank|registers[18][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[18][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \reg_bank|registers[22][25]~feeder (
// Equation(s):
// \reg_bank|registers[22][25]~feeder_combout  = ( \ULA|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][25]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N38
dffeas \reg_bank|registers[22][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \reg_bank|Mux38~2 (
// Equation(s):
// \reg_bank|Mux38~2_combout  = ( \reg_bank|registers[18][25]~q  & ( \reg_bank|registers[22][25]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][25]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][25]~q ))) ) ) ) # ( 
// !\reg_bank|registers[18][25]~q  & ( \reg_bank|registers[22][25]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[26][25]~q  & \rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[30][25]~q ))) ) ) ) # ( 
// \reg_bank|registers[18][25]~q  & ( !\reg_bank|registers[22][25]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[26][25]~q )))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][25]~q  & ((\rs2[3]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[18][25]~q  & ( !\reg_bank|registers[22][25]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][25]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][25]~q )))) ) ) )

	.dataa(!\reg_bank|registers[30][25]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[26][25]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[18][25]~q ),
	.dataf(!\reg_bank|registers[22][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux38~2 .extended_lut = "off";
defparam \reg_bank|Mux38~2 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \reg_bank|Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \reg_bank|Mux38~4 (
// Equation(s):
// \reg_bank|Mux38~4_combout  = ( \reg_bank|Mux38~1_combout  & ( \reg_bank|Mux38~2_combout  & ( (!\rs2[0]~input_o  & (((\reg_bank|Mux38~0_combout )) # (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|Mux38~3_combout )))) ) ) ) # 
// ( !\reg_bank|Mux38~1_combout  & ( \reg_bank|Mux38~2_combout  & ( (!\rs2[0]~input_o  & (((\reg_bank|Mux38~0_combout )) # (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|Mux38~3_combout ))) ) ) ) # ( \reg_bank|Mux38~1_combout  & ( 
// !\reg_bank|Mux38~2_combout  & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|Mux38~0_combout )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|Mux38~3_combout )))) ) ) ) # ( !\reg_bank|Mux38~1_combout  & ( !\reg_bank|Mux38~2_combout  
// & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o  & ((\reg_bank|Mux38~0_combout )))) # (\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|Mux38~3_combout ))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux38~3_combout ),
	.datad(!\reg_bank|Mux38~0_combout ),
	.datae(!\reg_bank|Mux38~1_combout ),
	.dataf(!\reg_bank|Mux38~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux38~4 .extended_lut = "off";
defparam \reg_bank|Mux38~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_bank|Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N57
cyclonev_lcell_comb \reg_bank|Mux38~10 (
// Equation(s):
// \reg_bank|Mux38~10_combout  = ( \reg_bank|Mux38~4_combout  & ( (\reg_bank|Mux38~9_combout ) # (\rs2[4]~input_o ) ) ) # ( !\reg_bank|Mux38~4_combout  & ( (!\rs2[4]~input_o  & \reg_bank|Mux38~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(!\reg_bank|Mux38~9_combout ),
	.datae(!\reg_bank|Mux38~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux38~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux38~10 .extended_lut = "off";
defparam \reg_bank|Mux38~10 .lut_mask = 64'h00F00FFF00F00FFF;
defparam \reg_bank|Mux38~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N21
cyclonev_lcell_comb \reg_bank|Mux6~5 (
// Equation(s):
// \reg_bank|Mux6~5_combout  = ( \reg_bank|registers[8][25]~q  & ( \reg_bank|registers[9][25]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & (\reg_bank|registers[10][25]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[11][25]~q )))) ) ) ) # ( 
// !\reg_bank|registers[8][25]~q  & ( \reg_bank|registers[9][25]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[10][25]~q  & (\rs1[1]~input_o ))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o ) # (\reg_bank|registers[11][25]~q )))) ) ) ) # ( 
// \reg_bank|registers[8][25]~q  & ( !\reg_bank|registers[9][25]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[10][25]~q ))) # (\rs1[0]~input_o  & (((\rs1[1]~input_o  & \reg_bank|registers[11][25]~q )))) ) ) ) # ( 
// !\reg_bank|registers[8][25]~q  & ( !\reg_bank|registers[9][25]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[10][25]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[11][25]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[10][25]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[11][25]~q ),
	.datae(!\reg_bank|registers[8][25]~q ),
	.dataf(!\reg_bank|registers[9][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux6~5 .extended_lut = "off";
defparam \reg_bank|Mux6~5 .lut_mask = 64'h0407C4C73437F4F7;
defparam \reg_bank|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N6
cyclonev_lcell_comb \reg_bank|Mux6~8 (
// Equation(s):
// \reg_bank|Mux6~8_combout  = ( \rs1[1]~input_o  & ( \reg_bank|registers[5][25]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[6][25]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[7][25]~q ))) ) ) ) # ( !\rs1[1]~input_o  & ( 
// \reg_bank|registers[5][25]~q  & ( (\reg_bank|registers[4][25]~q ) # (\rs1[0]~input_o ) ) ) ) # ( \rs1[1]~input_o  & ( !\reg_bank|registers[5][25]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[6][25]~q )) # (\rs1[0]~input_o  & 
// ((\reg_bank|registers[7][25]~q ))) ) ) ) # ( !\rs1[1]~input_o  & ( !\reg_bank|registers[5][25]~q  & ( (!\rs1[0]~input_o  & \reg_bank|registers[4][25]~q ) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[4][25]~q ),
	.datac(!\reg_bank|registers[6][25]~q ),
	.datad(!\reg_bank|registers[7][25]~q ),
	.datae(!\rs1[1]~input_o ),
	.dataf(!\reg_bank|registers[5][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux6~8 .extended_lut = "off";
defparam \reg_bank|Mux6~8 .lut_mask = 64'h22220A5F77770A5F;
defparam \reg_bank|Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N30
cyclonev_lcell_comb \reg_bank|Mux6~7 (
// Equation(s):
// \reg_bank|Mux6~7_combout  = ( \reg_bank|registers[15][25]~q  & ( \reg_bank|registers[12][25]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|registers[13][25]~q )))) # (\rs1[1]~input_o  & (((\reg_bank|registers[14][25]~q )) # 
// (\rs1[0]~input_o ))) ) ) ) # ( !\reg_bank|registers[15][25]~q  & ( \reg_bank|registers[12][25]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|registers[13][25]~q )))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & 
// (\reg_bank|registers[14][25]~q ))) ) ) ) # ( \reg_bank|registers[15][25]~q  & ( !\reg_bank|registers[12][25]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|registers[13][25]~q )))) # (\rs1[1]~input_o  & (((\reg_bank|registers[14][25]~q )) # 
// (\rs1[0]~input_o ))) ) ) ) # ( !\reg_bank|registers[15][25]~q  & ( !\reg_bank|registers[12][25]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & ((\reg_bank|registers[13][25]~q )))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & (\reg_bank|registers[14][25]~q 
// ))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[14][25]~q ),
	.datad(!\reg_bank|registers[13][25]~q ),
	.datae(!\reg_bank|registers[15][25]~q ),
	.dataf(!\reg_bank|registers[12][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux6~7 .extended_lut = "off";
defparam \reg_bank|Mux6~7 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \reg_bank|Mux6~6 (
// Equation(s):
// \reg_bank|Mux6~6_combout  = ( \reg_bank|registers[2][25]~q  & ( \reg_bank|registers[1][25]~q  & ( (!\rs1[0]~input_o  & ((\rs1[1]~input_o ))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # (\reg_bank|registers[3][25]~q ))) ) ) ) # ( 
// !\reg_bank|registers[2][25]~q  & ( \reg_bank|registers[1][25]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # (\reg_bank|registers[3][25]~q ))) ) ) ) # ( \reg_bank|registers[2][25]~q  & ( !\reg_bank|registers[1][25]~q  & ( (\rs1[1]~input_o  & 
// ((!\rs1[0]~input_o ) # (\reg_bank|registers[3][25]~q ))) ) ) ) # ( !\reg_bank|registers[2][25]~q  & ( !\reg_bank|registers[1][25]~q  & ( (\rs1[0]~input_o  & (\reg_bank|registers[3][25]~q  & \rs1[1]~input_o )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[3][25]~q ),
	.datac(!\rs1[1]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|registers[2][25]~q ),
	.dataf(!\reg_bank|registers[1][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux6~6 .extended_lut = "off";
defparam \reg_bank|Mux6~6 .lut_mask = 64'h01010B0B51515B5B;
defparam \reg_bank|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N57
cyclonev_lcell_comb \reg_bank|Mux6~9 (
// Equation(s):
// \reg_bank|Mux6~9_combout  = ( \rs1[3]~input_o  & ( \reg_bank|Mux6~6_combout  & ( (!\rs1[2]~input_o  & (\reg_bank|Mux6~5_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux6~7_combout ))) ) ) ) # ( !\rs1[3]~input_o  & ( \reg_bank|Mux6~6_combout  & ( 
// (!\rs1[2]~input_o ) # (\reg_bank|Mux6~8_combout ) ) ) ) # ( \rs1[3]~input_o  & ( !\reg_bank|Mux6~6_combout  & ( (!\rs1[2]~input_o  & (\reg_bank|Mux6~5_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux6~7_combout ))) ) ) ) # ( !\rs1[3]~input_o  & ( 
// !\reg_bank|Mux6~6_combout  & ( (\rs1[2]~input_o  & \reg_bank|Mux6~8_combout ) ) ) )

	.dataa(!\reg_bank|Mux6~5_combout ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|Mux6~8_combout ),
	.datad(!\reg_bank|Mux6~7_combout ),
	.datae(!\rs1[3]~input_o ),
	.dataf(!\reg_bank|Mux6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux6~9 .extended_lut = "off";
defparam \reg_bank|Mux6~9 .lut_mask = 64'h03034477CFCF4477;
defparam \reg_bank|Mux6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N15
cyclonev_lcell_comb \ULA|Add0~101 (
// Equation(s):
// \ULA|Add0~101_sumout  = SUM(( \reg_bank|Mux38~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux6~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux6~4_combout )) ) + ( \ULA|Add0~98  ))
// \ULA|Add0~102  = CARRY(( \reg_bank|Mux38~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux6~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux6~4_combout )) ) + ( \ULA|Add0~98  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux6~4_combout ),
	.datad(!\reg_bank|Mux38~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux6~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~101_sumout ),
	.cout(\ULA|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~101 .extended_lut = "off";
defparam \ULA|Add0~101 .lut_mask = 64'h0000FA50000000FF;
defparam \ULA|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N15
cyclonev_lcell_comb \ULA|Mux6~0 (
// Equation(s):
// \ULA|Mux6~0_combout  = ( \reg_bank|Mux6~10_combout  & ( \ULA|Add0~101_sumout  & ( ((!\sel[0]~input_o ) # (\reg_bank|Mux38~10_combout )) # (\sel[1]~input_o ) ) ) ) # ( !\reg_bank|Mux6~10_combout  & ( \ULA|Add0~101_sumout  & ( (!\sel[0]~input_o  & 
// ((!\sel[1]~input_o ) # (\reg_bank|Mux38~10_combout ))) ) ) ) # ( \reg_bank|Mux6~10_combout  & ( !\ULA|Add0~101_sumout  & ( ((\sel[0]~input_o  & \reg_bank|Mux38~10_combout )) # (\sel[1]~input_o ) ) ) ) # ( !\reg_bank|Mux6~10_combout  & ( 
// !\ULA|Add0~101_sumout  & ( (\sel[1]~input_o  & (!\sel[0]~input_o  & \reg_bank|Mux38~10_combout )) ) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\reg_bank|Mux38~10_combout ),
	.datad(gnd),
	.datae(!\reg_bank|Mux6~10_combout ),
	.dataf(!\ULA|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux6~0 .extended_lut = "off";
defparam \ULA|Mux6~0 .lut_mask = 64'h040457578C8CDFDF;
defparam \ULA|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N26
dffeas \reg_bank|registers[20][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][25] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \reg_bank|Mux6~0 (
// Equation(s):
// \reg_bank|Mux6~0_combout  = ( \reg_bank|registers[24][25]~q  & ( \reg_bank|registers[28][25]~q  & ( ((!\rs1[2]~input_o  & ((\reg_bank|registers[16][25]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[20][25]~q ))) # (\rs1[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[24][25]~q  & ( \reg_bank|registers[28][25]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[16][25]~q  & !\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o )) # (\reg_bank|registers[20][25]~q ))) ) ) ) # ( 
// \reg_bank|registers[24][25]~q  & ( !\reg_bank|registers[28][25]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o ) # (\reg_bank|registers[16][25]~q )))) # (\rs1[2]~input_o  & (\reg_bank|registers[20][25]~q  & ((!\rs1[3]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[24][25]~q  & ( !\reg_bank|registers[28][25]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[16][25]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[20][25]~q )))) ) ) )

	.dataa(!\reg_bank|registers[20][25]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[16][25]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[24][25]~q ),
	.dataf(!\reg_bank|registers[28][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux6~0 .extended_lut = "off";
defparam \reg_bank|Mux6~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \reg_bank|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \reg_bank|Mux6~2 (
// Equation(s):
// \reg_bank|Mux6~2_combout  = ( \reg_bank|registers[30][25]~q  & ( \reg_bank|registers[22][25]~q  & ( ((!\rs1[3]~input_o  & ((\reg_bank|registers[18][25]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[26][25]~q ))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[30][25]~q  & ( \reg_bank|registers[22][25]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[18][25]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[26][25]~q )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) 
// ) ) ) # ( \reg_bank|registers[30][25]~q  & ( !\reg_bank|registers[22][25]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[18][25]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[26][25]~q )))) # (\rs1[2]~input_o  & 
// (((\rs1[3]~input_o )))) ) ) ) # ( !\reg_bank|registers[30][25]~q  & ( !\reg_bank|registers[22][25]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[18][25]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[26][25]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[26][25]~q ),
	.datac(!\reg_bank|registers[18][25]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[30][25]~q ),
	.dataf(!\reg_bank|registers[22][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux6~2 .extended_lut = "off";
defparam \reg_bank|Mux6~2 .lut_mask = 64'h0A220A775F225F77;
defparam \reg_bank|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N33
cyclonev_lcell_comb \reg_bank|Mux6~3 (
// Equation(s):
// \reg_bank|Mux6~3_combout  = ( \reg_bank|registers[19][25]~q  & ( \reg_bank|registers[23][25]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[27][25]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[31][25]~q ))) ) ) ) # ( 
// !\reg_bank|registers[19][25]~q  & ( \reg_bank|registers[23][25]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[27][25]~q )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[31][25]~q )))) ) ) ) # ( 
// \reg_bank|registers[19][25]~q  & ( !\reg_bank|registers[23][25]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[27][25]~q )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[31][25]~q ))) ) ) ) # ( 
// !\reg_bank|registers[19][25]~q  & ( !\reg_bank|registers[23][25]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[27][25]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[31][25]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[31][25]~q ),
	.datad(!\reg_bank|registers[27][25]~q ),
	.datae(!\reg_bank|registers[19][25]~q ),
	.dataf(!\reg_bank|registers[23][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux6~3 .extended_lut = "off";
defparam \reg_bank|Mux6~3 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_bank|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N33
cyclonev_lcell_comb \reg_bank|Mux6~1 (
// Equation(s):
// \reg_bank|Mux6~1_combout  = ( \reg_bank|registers[25][25]~q  & ( \reg_bank|registers[17][25]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|registers[21][25]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][25]~q )))) ) ) ) # ( 
// !\reg_bank|registers[25][25]~q  & ( \reg_bank|registers[17][25]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][25]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][25]~q ))))) 
// ) ) ) # ( \reg_bank|registers[25][25]~q  & ( !\reg_bank|registers[17][25]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][25]~q )) # (\rs1[3]~input_o  & 
// ((\reg_bank|registers[29][25]~q ))))) ) ) ) # ( !\reg_bank|registers[25][25]~q  & ( !\reg_bank|registers[17][25]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][25]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][25]~q ))))) 
// ) ) )

	.dataa(!\reg_bank|registers[21][25]~q ),
	.datab(!\reg_bank|registers[29][25]~q ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[25][25]~q ),
	.dataf(!\reg_bank|registers[17][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux6~1 .extended_lut = "off";
defparam \reg_bank|Mux6~1 .lut_mask = 64'h050305F3F503F5F3;
defparam \reg_bank|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \reg_bank|Mux6~4 (
// Equation(s):
// \reg_bank|Mux6~4_combout  = ( \reg_bank|Mux6~3_combout  & ( \reg_bank|Mux6~1_combout  & ( ((!\rs1[1]~input_o  & (\reg_bank|Mux6~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux6~2_combout )))) # (\rs1[0]~input_o ) ) ) ) # ( !\reg_bank|Mux6~3_combout  & 
// ( \reg_bank|Mux6~1_combout  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux6~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux6~2_combout ))))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o )) ) ) ) # ( \reg_bank|Mux6~3_combout  & ( 
// !\reg_bank|Mux6~1_combout  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux6~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux6~2_combout ))))) # (\rs1[0]~input_o  & (\rs1[1]~input_o )) ) ) ) # ( !\reg_bank|Mux6~3_combout  & ( 
// !\reg_bank|Mux6~1_combout  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux6~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux6~2_combout ))))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|Mux6~0_combout ),
	.datad(!\reg_bank|Mux6~2_combout ),
	.datae(!\reg_bank|Mux6~3_combout ),
	.dataf(!\reg_bank|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux6~4 .extended_lut = "off";
defparam \reg_bank|Mux6~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_bank|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N45
cyclonev_lcell_comb \reg_bank|Mux6~10 (
// Equation(s):
// \reg_bank|Mux6~10_combout  = (!\rs1[4]~input_o  & ((\reg_bank|Mux6~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux6~4_combout ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux6~4_combout ),
	.datad(!\reg_bank|Mux6~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux6~10 .extended_lut = "off";
defparam \reg_bank|Mux6~10 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \reg_bank|Mux6~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N35
dffeas \reg_bank|registers[1][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N14
dffeas \reg_bank|registers[2][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N42
cyclonev_lcell_comb \reg_bank|Mux37~6 (
// Equation(s):
// \reg_bank|Mux37~6_combout  = ( \reg_bank|registers[2][26]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|registers[1][26]~q ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|registers[3][26]~q )))) ) ) # ( 
// !\reg_bank|registers[2][26]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[1][26]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[3][26]~q ))))) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[1][26]~q ),
	.datad(!\reg_bank|registers[3][26]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[2][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux37~6 .extended_lut = "off";
defparam \reg_bank|Mux37~6 .lut_mask = 64'h0213021346574657;
defparam \reg_bank|Mux37~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N14
dffeas \reg_bank|registers[15][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N26
dffeas \reg_bank|registers[13][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N24
cyclonev_lcell_comb \reg_bank|registers[12][26]~feeder (
// Equation(s):
// \reg_bank|registers[12][26]~feeder_combout  = ( \ULA|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][26]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[12][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N25
dffeas \reg_bank|registers[12][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N8
dffeas \reg_bank|registers[14][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N15
cyclonev_lcell_comb \reg_bank|Mux37~7 (
// Equation(s):
// \reg_bank|Mux37~7_combout  = ( \reg_bank|registers[12][26]~q  & ( \reg_bank|registers[14][26]~q  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & ((\reg_bank|registers[13][26]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[15][26]~q ))) ) ) ) # ( 
// !\reg_bank|registers[12][26]~q  & ( \reg_bank|registers[14][26]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[13][26]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[15][26]~q )))) ) 
// ) ) # ( \reg_bank|registers[12][26]~q  & ( !\reg_bank|registers[14][26]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[13][26]~q ))) # (\rs2[1]~input_o  & 
// (\reg_bank|registers[15][26]~q )))) ) ) ) # ( !\reg_bank|registers[12][26]~q  & ( !\reg_bank|registers[14][26]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[13][26]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[15][26]~q )))) ) 
// ) )

	.dataa(!\reg_bank|registers[15][26]~q ),
	.datab(!\reg_bank|registers[13][26]~q ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[12][26]~q ),
	.dataf(!\reg_bank|registers[14][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux37~7 .extended_lut = "off";
defparam \reg_bank|Mux37~7 .lut_mask = 64'h0305F30503F5F3F5;
defparam \reg_bank|Mux37~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \reg_bank|registers[10][26]~feeder (
// Equation(s):
// \reg_bank|registers[10][26]~feeder_combout  = ( \ULA|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[10][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[10][26]~feeder .extended_lut = "off";
defparam \reg_bank|registers[10][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[10][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N44
dffeas \reg_bank|registers[10][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[10][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N3
cyclonev_lcell_comb \reg_bank|registers[8][26]~feeder (
// Equation(s):
// \reg_bank|registers[8][26]~feeder_combout  = ( \ULA|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][26]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N5
dffeas \reg_bank|registers[8][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N24
cyclonev_lcell_comb \reg_bank|registers[11][26]~feeder (
// Equation(s):
// \reg_bank|registers[11][26]~feeder_combout  = ( \ULA|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[11][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[11][26]~feeder .extended_lut = "off";
defparam \reg_bank|registers[11][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[11][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N26
dffeas \reg_bank|registers[11][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[11][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N9
cyclonev_lcell_comb \reg_bank|registers[9][26]~feeder (
// Equation(s):
// \reg_bank|registers[9][26]~feeder_combout  = ( \ULA|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[9][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[9][26]~feeder .extended_lut = "off";
defparam \reg_bank|registers[9][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[9][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N11
dffeas \reg_bank|registers[9][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[9][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \reg_bank|Mux37~5 (
// Equation(s):
// \reg_bank|Mux37~5_combout  = ( \reg_bank|registers[11][26]~q  & ( \reg_bank|registers[9][26]~q  & ( ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][26]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][26]~q ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[11][26]~q  & ( \reg_bank|registers[9][26]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[8][26]~q ) # (\rs2[0]~input_o )))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][26]~q  & (!\rs2[0]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[11][26]~q  & ( !\reg_bank|registers[9][26]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o  & \reg_bank|registers[8][26]~q )))) # (\rs2[1]~input_o  & (((\rs2[0]~input_o )) # (\reg_bank|registers[10][26]~q ))) ) ) ) # ( 
// !\reg_bank|registers[11][26]~q  & ( !\reg_bank|registers[9][26]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[8][26]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[10][26]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[10][26]~q ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[8][26]~q ),
	.datae(!\reg_bank|registers[11][26]~q ),
	.dataf(!\reg_bank|registers[9][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux37~5 .extended_lut = "off";
defparam \reg_bank|Mux37~5 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \reg_bank|Mux37~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \reg_bank|registers[4][26]~feeder (
// Equation(s):
// \reg_bank|registers[4][26]~feeder_combout  = ( \ULA|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[4][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[4][26]~feeder .extended_lut = "off";
defparam \reg_bank|registers[4][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[4][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N37
dffeas \reg_bank|registers[4][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[4][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \reg_bank|registers[6][26]~feeder (
// Equation(s):
// \reg_bank|registers[6][26]~feeder_combout  = ( \ULA|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[6][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[6][26]~feeder .extended_lut = "off";
defparam \reg_bank|registers[6][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[6][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N14
dffeas \reg_bank|registers[6][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N56
dffeas \reg_bank|registers[5][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N11
dffeas \reg_bank|registers[7][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \reg_bank|Mux37~8 (
// Equation(s):
// \reg_bank|Mux37~8_combout  = ( \rs2[0]~input_o  & ( \reg_bank|registers[7][26]~q  & ( (\reg_bank|registers[5][26]~q ) # (\rs2[1]~input_o ) ) ) ) # ( !\rs2[0]~input_o  & ( \reg_bank|registers[7][26]~q  & ( (!\rs2[1]~input_o  & (\reg_bank|registers[4][26]~q 
// )) # (\rs2[1]~input_o  & ((\reg_bank|registers[6][26]~q ))) ) ) ) # ( \rs2[0]~input_o  & ( !\reg_bank|registers[7][26]~q  & ( (!\rs2[1]~input_o  & \reg_bank|registers[5][26]~q ) ) ) ) # ( !\rs2[0]~input_o  & ( !\reg_bank|registers[7][26]~q  & ( 
// (!\rs2[1]~input_o  & (\reg_bank|registers[4][26]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[6][26]~q ))) ) ) )

	.dataa(!\reg_bank|registers[4][26]~q ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[6][26]~q ),
	.datad(!\reg_bank|registers[5][26]~q ),
	.datae(!\rs2[0]~input_o ),
	.dataf(!\reg_bank|registers[7][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux37~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux37~8 .extended_lut = "off";
defparam \reg_bank|Mux37~8 .lut_mask = 64'h474700CC474733FF;
defparam \reg_bank|Mux37~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N21
cyclonev_lcell_comb \reg_bank|Mux37~9 (
// Equation(s):
// \reg_bank|Mux37~9_combout  = ( \reg_bank|Mux37~5_combout  & ( \reg_bank|Mux37~8_combout  & ( (!\rs2[3]~input_o  & (((\reg_bank|Mux37~6_combout )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux37~7_combout )))) ) ) ) # 
// ( !\reg_bank|Mux37~5_combout  & ( \reg_bank|Mux37~8_combout  & ( (!\rs2[3]~input_o  & (((\reg_bank|Mux37~6_combout )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|Mux37~7_combout )))) ) ) ) # ( \reg_bank|Mux37~5_combout  & 
// ( !\reg_bank|Mux37~8_combout  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|Mux37~6_combout ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux37~7_combout )))) ) ) ) # ( !\reg_bank|Mux37~5_combout  & ( !\reg_bank|Mux37~8_combout  
// & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|Mux37~6_combout ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|Mux37~7_combout )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux37~6_combout ),
	.datad(!\reg_bank|Mux37~7_combout ),
	.datae(!\reg_bank|Mux37~5_combout ),
	.dataf(!\reg_bank|Mux37~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux37~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux37~9 .extended_lut = "off";
defparam \reg_bank|Mux37~9 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux37~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N17
dffeas \reg_bank|registers[28][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N41
dffeas \reg_bank|registers[20][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N20
dffeas \reg_bank|registers[24][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N14
dffeas \reg_bank|registers[16][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N21
cyclonev_lcell_comb \reg_bank|Mux37~0 (
// Equation(s):
// \reg_bank|Mux37~0_combout  = ( \reg_bank|registers[16][26]~q  & ( \rs2[2]~input_o  & ( (!\rs2[3]~input_o  & ((\reg_bank|registers[20][26]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[28][26]~q )) ) ) ) # ( !\reg_bank|registers[16][26]~q  & ( 
// \rs2[2]~input_o  & ( (!\rs2[3]~input_o  & ((\reg_bank|registers[20][26]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[28][26]~q )) ) ) ) # ( \reg_bank|registers[16][26]~q  & ( !\rs2[2]~input_o  & ( (!\rs2[3]~input_o ) # (\reg_bank|registers[24][26]~q ) 
// ) ) ) # ( !\reg_bank|registers[16][26]~q  & ( !\rs2[2]~input_o  & ( (\rs2[3]~input_o  & \reg_bank|registers[24][26]~q ) ) ) )

	.dataa(!\reg_bank|registers[28][26]~q ),
	.datab(!\reg_bank|registers[20][26]~q ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[24][26]~q ),
	.datae(!\reg_bank|registers[16][26]~q ),
	.dataf(!\rs2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux37~0 .extended_lut = "off";
defparam \reg_bank|Mux37~0 .lut_mask = 64'h000FF0FF35353535;
defparam \reg_bank|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \reg_bank|registers[25][26]~feeder (
// Equation(s):
// \reg_bank|registers[25][26]~feeder_combout  = ( \ULA|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[25][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[25][26]~feeder .extended_lut = "off";
defparam \reg_bank|registers[25][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[25][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \reg_bank|registers[25][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[25][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N32
dffeas \reg_bank|registers[17][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \reg_bank|registers[21][26]~feeder (
// Equation(s):
// \reg_bank|registers[21][26]~feeder_combout  = ( \ULA|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][26]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N47
dffeas \reg_bank|registers[21][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N26
dffeas \reg_bank|registers[29][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \reg_bank|Mux37~1 (
// Equation(s):
// \reg_bank|Mux37~1_combout  = ( \rs2[3]~input_o  & ( \reg_bank|registers[29][26]~q  & ( (\rs2[2]~input_o ) # (\reg_bank|registers[25][26]~q ) ) ) ) # ( !\rs2[3]~input_o  & ( \reg_bank|registers[29][26]~q  & ( (!\rs2[2]~input_o  & 
// (\reg_bank|registers[17][26]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[21][26]~q ))) ) ) ) # ( \rs2[3]~input_o  & ( !\reg_bank|registers[29][26]~q  & ( (\reg_bank|registers[25][26]~q  & !\rs2[2]~input_o ) ) ) ) # ( !\rs2[3]~input_o  & ( 
// !\reg_bank|registers[29][26]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[17][26]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[21][26]~q ))) ) ) )

	.dataa(!\reg_bank|registers[25][26]~q ),
	.datab(!\reg_bank|registers[17][26]~q ),
	.datac(!\rs2[2]~input_o ),
	.datad(!\reg_bank|registers[21][26]~q ),
	.datae(!\rs2[3]~input_o ),
	.dataf(!\reg_bank|registers[29][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux37~1 .extended_lut = "off";
defparam \reg_bank|Mux37~1 .lut_mask = 64'h303F5050303F5F5F;
defparam \reg_bank|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N51
cyclonev_lcell_comb \reg_bank|registers[19][26]~feeder (
// Equation(s):
// \reg_bank|registers[19][26]~feeder_combout  = ( \ULA|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[19][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[19][26]~feeder .extended_lut = "off";
defparam \reg_bank|registers[19][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[19][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N52
dffeas \reg_bank|registers[19][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[19][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N38
dffeas \reg_bank|registers[31][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N14
dffeas \reg_bank|registers[23][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N8
dffeas \reg_bank|registers[27][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N57
cyclonev_lcell_comb \reg_bank|Mux37~3 (
// Equation(s):
// \reg_bank|Mux37~3_combout  = ( \reg_bank|registers[23][26]~q  & ( \reg_bank|registers[27][26]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[19][26]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # 
// ((\reg_bank|registers[31][26]~q )))) ) ) ) # ( !\reg_bank|registers[23][26]~q  & ( \reg_bank|registers[27][26]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[19][26]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # 
// ((\reg_bank|registers[31][26]~q )))) ) ) ) # ( \reg_bank|registers[23][26]~q  & ( !\reg_bank|registers[27][26]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[19][26]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & 
// ((\reg_bank|registers[31][26]~q )))) ) ) ) # ( !\reg_bank|registers[23][26]~q  & ( !\reg_bank|registers[27][26]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|registers[19][26]~q ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & 
// ((\reg_bank|registers[31][26]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[19][26]~q ),
	.datad(!\reg_bank|registers[31][26]~q ),
	.datae(!\reg_bank|registers[23][26]~q ),
	.dataf(!\reg_bank|registers[27][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux37~3 .extended_lut = "off";
defparam \reg_bank|Mux37~3 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_bank|Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N45
cyclonev_lcell_comb \reg_bank|registers[22][26]~feeder (
// Equation(s):
// \reg_bank|registers[22][26]~feeder_combout  = ( \ULA|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][26]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N47
dffeas \reg_bank|registers[22][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N26
dffeas \reg_bank|registers[30][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \reg_bank|registers[18][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N50
dffeas \reg_bank|registers[26][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \reg_bank|Mux37~2 (
// Equation(s):
// \reg_bank|Mux37~2_combout  = ( \reg_bank|registers[18][26]~q  & ( \reg_bank|registers[26][26]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[22][26]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][26]~q )))) ) ) ) # ( 
// !\reg_bank|registers[18][26]~q  & ( \reg_bank|registers[26][26]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[22][26]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[30][26]~q )))) ) ) ) # ( 
// \reg_bank|registers[18][26]~q  & ( !\reg_bank|registers[26][26]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[22][26]~q )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[30][26]~q )))) ) ) ) # ( 
// !\reg_bank|registers[18][26]~q  & ( !\reg_bank|registers[26][26]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[22][26]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[30][26]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[22][26]~q ),
	.datad(!\reg_bank|registers[30][26]~q ),
	.datae(!\reg_bank|registers[18][26]~q ),
	.dataf(!\reg_bank|registers[26][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux37~2 .extended_lut = "off";
defparam \reg_bank|Mux37~2 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N33
cyclonev_lcell_comb \reg_bank|Mux37~4 (
// Equation(s):
// \reg_bank|Mux37~4_combout  = ( \reg_bank|Mux37~3_combout  & ( \reg_bank|Mux37~2_combout  & ( ((!\rs2[0]~input_o  & (\reg_bank|Mux37~0_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux37~1_combout )))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux37~3_combout  & ( \reg_bank|Mux37~2_combout  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )) # (\reg_bank|Mux37~0_combout ))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o  & \reg_bank|Mux37~1_combout )))) ) ) ) # ( \reg_bank|Mux37~3_combout  & ( 
// !\reg_bank|Mux37~2_combout  & ( (!\rs2[0]~input_o  & (\reg_bank|Mux37~0_combout  & (!\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (((\reg_bank|Mux37~1_combout ) # (\rs2[1]~input_o )))) ) ) ) # ( !\reg_bank|Mux37~3_combout  & ( !\reg_bank|Mux37~2_combout  & ( 
// (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|Mux37~0_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux37~1_combout ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|Mux37~0_combout ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|Mux37~1_combout ),
	.datae(!\reg_bank|Mux37~3_combout ),
	.dataf(!\reg_bank|Mux37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux37~4 .extended_lut = "off";
defparam \reg_bank|Mux37~4 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg_bank|Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N12
cyclonev_lcell_comb \reg_bank|Mux37~10 (
// Equation(s):
// \reg_bank|Mux37~10_combout  = ( \reg_bank|Mux37~9_combout  & ( \reg_bank|Mux37~4_combout  ) ) # ( !\reg_bank|Mux37~9_combout  & ( \reg_bank|Mux37~4_combout  & ( \rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux37~9_combout  & ( !\reg_bank|Mux37~4_combout  & ( 
// !\rs2[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux37~9_combout ),
	.dataf(!\reg_bank|Mux37~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux37~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux37~10 .extended_lut = "off";
defparam \reg_bank|Mux37~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \reg_bank|Mux37~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N9
cyclonev_lcell_comb \reg_bank|Mux5~0 (
// Equation(s):
// \reg_bank|Mux5~0_combout  = ( \reg_bank|registers[20][26]~q  & ( \reg_bank|registers[28][26]~q  & ( ((!\rs1[3]~input_o  & (\reg_bank|registers[16][26]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[24][26]~q )))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[20][26]~q  & ( \reg_bank|registers[28][26]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[16][26]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[24][26]~q ))))) # (\rs1[2]~input_o  & (\rs1[3]~input_o )) ) ) ) 
// # ( \reg_bank|registers[20][26]~q  & ( !\reg_bank|registers[28][26]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[16][26]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[24][26]~q ))))) # (\rs1[2]~input_o  & (!\rs1[3]~input_o )) 
// ) ) ) # ( !\reg_bank|registers[20][26]~q  & ( !\reg_bank|registers[28][26]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[16][26]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[24][26]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[16][26]~q ),
	.datad(!\reg_bank|registers[24][26]~q ),
	.datae(!\reg_bank|registers[20][26]~q ),
	.dataf(!\reg_bank|registers[28][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux5~0 .extended_lut = "off";
defparam \reg_bank|Mux5~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_bank|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N51
cyclonev_lcell_comb \reg_bank|Mux5~2 (
// Equation(s):
// \reg_bank|Mux5~2_combout  = ( \rs1[3]~input_o  & ( \reg_bank|registers[30][26]~q  & ( (\rs1[2]~input_o ) # (\reg_bank|registers[26][26]~q ) ) ) ) # ( !\rs1[3]~input_o  & ( \reg_bank|registers[30][26]~q  & ( (!\rs1[2]~input_o  & 
// ((\reg_bank|registers[18][26]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[22][26]~q )) ) ) ) # ( \rs1[3]~input_o  & ( !\reg_bank|registers[30][26]~q  & ( (\reg_bank|registers[26][26]~q  & !\rs1[2]~input_o ) ) ) ) # ( !\rs1[3]~input_o  & ( 
// !\reg_bank|registers[30][26]~q  & ( (!\rs1[2]~input_o  & ((\reg_bank|registers[18][26]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[22][26]~q )) ) ) )

	.dataa(!\reg_bank|registers[26][26]~q ),
	.datab(!\reg_bank|registers[22][26]~q ),
	.datac(!\reg_bank|registers[18][26]~q ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\rs1[3]~input_o ),
	.dataf(!\reg_bank|registers[30][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux5~2 .extended_lut = "off";
defparam \reg_bank|Mux5~2 .lut_mask = 64'h0F3355000F3355FF;
defparam \reg_bank|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N9
cyclonev_lcell_comb \reg_bank|Mux5~3 (
// Equation(s):
// \reg_bank|Mux5~3_combout  = ( \reg_bank|registers[31][26]~q  & ( \reg_bank|registers[23][26]~q  & ( ((!\rs1[3]~input_o  & (\reg_bank|registers[19][26]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[27][26]~q )))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[31][26]~q  & ( \reg_bank|registers[23][26]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[19][26]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[27][26]~q ))))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) 
// ) ) ) # ( \reg_bank|registers[31][26]~q  & ( !\reg_bank|registers[23][26]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[19][26]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[27][26]~q ))))) # (\rs1[2]~input_o  & 
// (((\rs1[3]~input_o )))) ) ) ) # ( !\reg_bank|registers[31][26]~q  & ( !\reg_bank|registers[23][26]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[19][26]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[27][26]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[19][26]~q ),
	.datac(!\reg_bank|registers[27][26]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[31][26]~q ),
	.dataf(!\reg_bank|registers[23][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux5~3 .extended_lut = "off";
defparam \reg_bank|Mux5~3 .lut_mask = 64'h220A225F770A775F;
defparam \reg_bank|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \reg_bank|Mux5~1 (
// Equation(s):
// \reg_bank|Mux5~1_combout  = ( \reg_bank|registers[29][26]~q  & ( \rs1[3]~input_o  & ( (\reg_bank|registers[25][26]~q ) # (\rs1[2]~input_o ) ) ) ) # ( !\reg_bank|registers[29][26]~q  & ( \rs1[3]~input_o  & ( (!\rs1[2]~input_o  & 
// \reg_bank|registers[25][26]~q ) ) ) ) # ( \reg_bank|registers[29][26]~q  & ( !\rs1[3]~input_o  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[17][26]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[21][26]~q ))) ) ) ) # ( !\reg_bank|registers[29][26]~q  & 
// ( !\rs1[3]~input_o  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[17][26]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[21][26]~q ))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[17][26]~q ),
	.datac(!\reg_bank|registers[21][26]~q ),
	.datad(!\reg_bank|registers[25][26]~q ),
	.datae(!\reg_bank|registers[29][26]~q ),
	.dataf(!\rs1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux5~1 .extended_lut = "off";
defparam \reg_bank|Mux5~1 .lut_mask = 64'h2727272700AA55FF;
defparam \reg_bank|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N45
cyclonev_lcell_comb \reg_bank|Mux5~4 (
// Equation(s):
// \reg_bank|Mux5~4_combout  = ( \reg_bank|Mux5~3_combout  & ( \reg_bank|Mux5~1_combout  & ( ((!\rs1[1]~input_o  & (\reg_bank|Mux5~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux5~2_combout )))) # (\rs1[0]~input_o ) ) ) ) # ( !\reg_bank|Mux5~3_combout  & 
// ( \reg_bank|Mux5~1_combout  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux5~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux5~2_combout ))))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )))) ) ) ) # ( \reg_bank|Mux5~3_combout  & ( 
// !\reg_bank|Mux5~1_combout  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux5~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux5~2_combout ))))) # (\rs1[0]~input_o  & (((\rs1[1]~input_o )))) ) ) ) # ( !\reg_bank|Mux5~3_combout  & ( 
// !\reg_bank|Mux5~1_combout  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|Mux5~0_combout )) # (\rs1[1]~input_o  & ((\reg_bank|Mux5~2_combout ))))) ) ) )

	.dataa(!\reg_bank|Mux5~0_combout ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux5~2_combout ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|Mux5~3_combout ),
	.dataf(!\reg_bank|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux5~4 .extended_lut = "off";
defparam \reg_bank|Mux5~4 .lut_mask = 64'h440C443F770C773F;
defparam \reg_bank|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N18
cyclonev_lcell_comb \ULA|Add0~105 (
// Equation(s):
// \ULA|Add0~105_sumout  = SUM(( (!\rs1[4]~input_o  & ((\reg_bank|Mux5~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux5~4_combout )) ) + ( \reg_bank|Mux37~10_combout  ) + ( \ULA|Add0~102  ))
// \ULA|Add0~106  = CARRY(( (!\rs1[4]~input_o  & ((\reg_bank|Mux5~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux5~4_combout )) ) + ( \reg_bank|Mux37~10_combout  ) + ( \ULA|Add0~102  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(!\reg_bank|Mux5~4_combout ),
	.datac(!\reg_bank|Mux37~10_combout ),
	.datad(!\reg_bank|Mux5~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~105_sumout ),
	.cout(\ULA|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~105 .extended_lut = "off";
defparam \ULA|Add0~105 .lut_mask = 64'h0000F0F0000011BB;
defparam \ULA|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N36
cyclonev_lcell_comb \ULA|Mux5~0 (
// Equation(s):
// \ULA|Mux5~0_combout  = ( \reg_bank|Mux5~10_combout  & ( \ULA|Add0~105_sumout  & ( ((!\sel[0]~input_o ) # (\reg_bank|Mux37~10_combout )) # (\sel[1]~input_o ) ) ) ) # ( !\reg_bank|Mux5~10_combout  & ( \ULA|Add0~105_sumout  & ( (!\sel[0]~input_o  & 
// ((!\sel[1]~input_o ) # (\reg_bank|Mux37~10_combout ))) ) ) ) # ( \reg_bank|Mux5~10_combout  & ( !\ULA|Add0~105_sumout  & ( ((\sel[0]~input_o  & \reg_bank|Mux37~10_combout )) # (\sel[1]~input_o ) ) ) ) # ( !\reg_bank|Mux5~10_combout  & ( 
// !\ULA|Add0~105_sumout  & ( (\sel[1]~input_o  & (!\sel[0]~input_o  & \reg_bank|Mux37~10_combout )) ) ) )

	.dataa(gnd),
	.datab(!\sel[1]~input_o ),
	.datac(!\sel[0]~input_o ),
	.datad(!\reg_bank|Mux37~10_combout ),
	.datae(!\reg_bank|Mux5~10_combout ),
	.dataf(!\ULA|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux5~0 .extended_lut = "off";
defparam \ULA|Mux5~0 .lut_mask = 64'h0030333FC0F0F3FF;
defparam \ULA|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N44
dffeas \reg_bank|registers[3][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][26] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N39
cyclonev_lcell_comb \reg_bank|Mux5~6 (
// Equation(s):
// \reg_bank|Mux5~6_combout  = ( \reg_bank|registers[2][26]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[1][26]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[3][26]~q )))) ) ) # ( 
// !\reg_bank|registers[2][26]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[1][26]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[3][26]~q )))) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[3][26]~q ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[1][26]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[2][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux5~6 .extended_lut = "off";
defparam \reg_bank|Mux5~6 .lut_mask = 64'h015101510B5B0B5B;
defparam \reg_bank|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N57
cyclonev_lcell_comb \reg_bank|Mux5~5 (
// Equation(s):
// \reg_bank|Mux5~5_combout  = ( \reg_bank|registers[8][26]~q  & ( \reg_bank|registers[9][26]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & (\reg_bank|registers[10][26]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[11][26]~q )))) ) ) ) # ( 
// !\reg_bank|registers[8][26]~q  & ( \reg_bank|registers[9][26]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[10][26]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[11][26]~q ))))) ) ) 
// ) # ( \reg_bank|registers[8][26]~q  & ( !\reg_bank|registers[9][26]~q  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[10][26]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[11][26]~q 
// ))))) ) ) ) # ( !\reg_bank|registers[8][26]~q  & ( !\reg_bank|registers[9][26]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & (\reg_bank|registers[10][26]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[11][26]~q ))))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|registers[10][26]~q ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[11][26]~q ),
	.datae(!\reg_bank|registers[8][26]~q ),
	.dataf(!\reg_bank|registers[9][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux5~5 .extended_lut = "off";
defparam \reg_bank|Mux5~5 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \reg_bank|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \reg_bank|Mux5~7 (
// Equation(s):
// \reg_bank|Mux5~7_combout  = ( \reg_bank|registers[12][26]~q  & ( \reg_bank|registers[14][26]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & (\reg_bank|registers[13][26]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[15][26]~q )))) ) ) ) # ( 
// !\reg_bank|registers[12][26]~q  & ( \reg_bank|registers[14][26]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[13][26]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[15][26]~q ))))) ) 
// ) ) # ( \reg_bank|registers[12][26]~q  & ( !\reg_bank|registers[14][26]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[13][26]~q )) # (\rs1[1]~input_o  & 
// ((\reg_bank|registers[15][26]~q ))))) ) ) ) # ( !\reg_bank|registers[12][26]~q  & ( !\reg_bank|registers[14][26]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[13][26]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[15][26]~q ))))) 
// ) ) )

	.dataa(!\reg_bank|registers[13][26]~q ),
	.datab(!\reg_bank|registers[15][26]~q ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[12][26]~q ),
	.dataf(!\reg_bank|registers[14][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux5~7 .extended_lut = "off";
defparam \reg_bank|Mux5~7 .lut_mask = 64'h0503F50305F3F5F3;
defparam \reg_bank|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N9
cyclonev_lcell_comb \reg_bank|Mux5~8 (
// Equation(s):
// \reg_bank|Mux5~8_combout  = ( \rs1[0]~input_o  & ( \rs1[1]~input_o  & ( \reg_bank|registers[7][26]~q  ) ) ) # ( !\rs1[0]~input_o  & ( \rs1[1]~input_o  & ( \reg_bank|registers[6][26]~q  ) ) ) # ( \rs1[0]~input_o  & ( !\rs1[1]~input_o  & ( 
// \reg_bank|registers[5][26]~q  ) ) ) # ( !\rs1[0]~input_o  & ( !\rs1[1]~input_o  & ( \reg_bank|registers[4][26]~q  ) ) )

	.dataa(!\reg_bank|registers[4][26]~q ),
	.datab(!\reg_bank|registers[7][26]~q ),
	.datac(!\reg_bank|registers[6][26]~q ),
	.datad(!\reg_bank|registers[5][26]~q ),
	.datae(!\rs1[0]~input_o ),
	.dataf(!\rs1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux5~8 .extended_lut = "off";
defparam \reg_bank|Mux5~8 .lut_mask = 64'h555500FF0F0F3333;
defparam \reg_bank|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N6
cyclonev_lcell_comb \reg_bank|Mux5~9 (
// Equation(s):
// \reg_bank|Mux5~9_combout  = ( \reg_bank|Mux5~7_combout  & ( \reg_bank|Mux5~8_combout  & ( ((!\rs1[3]~input_o  & (\reg_bank|Mux5~6_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux5~5_combout )))) # (\rs1[2]~input_o ) ) ) ) # ( !\reg_bank|Mux5~7_combout  & 
// ( \reg_bank|Mux5~8_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|Mux5~6_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux5~5_combout ))))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) ) ) ) # ( \reg_bank|Mux5~7_combout  & ( 
// !\reg_bank|Mux5~8_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|Mux5~6_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux5~5_combout ))))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o )))) ) ) ) # ( !\reg_bank|Mux5~7_combout  & ( 
// !\reg_bank|Mux5~8_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|Mux5~6_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux5~5_combout ))))) ) ) )

	.dataa(!\reg_bank|Mux5~6_combout ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|Mux5~5_combout ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|Mux5~7_combout ),
	.dataf(!\reg_bank|Mux5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux5~9 .extended_lut = "off";
defparam \reg_bank|Mux5~9 .lut_mask = 64'h440C443F770C773F;
defparam \reg_bank|Mux5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N45
cyclonev_lcell_comb \reg_bank|Mux5~10 (
// Equation(s):
// \reg_bank|Mux5~10_combout  = ( \reg_bank|Mux5~4_combout  & ( (\reg_bank|Mux5~9_combout ) # (\rs1[4]~input_o ) ) ) # ( !\reg_bank|Mux5~4_combout  & ( (!\rs1[4]~input_o  & \reg_bank|Mux5~9_combout ) ) )

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux5~9_combout ),
	.datad(gnd),
	.datae(!\reg_bank|Mux5~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux5~10 .extended_lut = "off";
defparam \reg_bank|Mux5~10 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \reg_bank|Mux5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N3
cyclonev_lcell_comb \reg_bank|registers[23][27]~feeder (
// Equation(s):
// \reg_bank|registers[23][27]~feeder_combout  = ( \ULA|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[23][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[23][27]~feeder .extended_lut = "off";
defparam \reg_bank|registers[23][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[23][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N4
dffeas \reg_bank|registers[23][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[23][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N44
dffeas \reg_bank|registers[31][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N48
cyclonev_lcell_comb \reg_bank|registers[19][27]~feeder (
// Equation(s):
// \reg_bank|registers[19][27]~feeder_combout  = ( \ULA|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[19][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[19][27]~feeder .extended_lut = "off";
defparam \reg_bank|registers[19][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[19][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N50
dffeas \reg_bank|registers[19][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[19][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N20
dffeas \reg_bank|registers[27][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \reg_bank|Mux36~3 (
// Equation(s):
// \reg_bank|Mux36~3_combout  = ( \reg_bank|registers[19][27]~q  & ( \reg_bank|registers[27][27]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[23][27]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[31][27]~q )))) ) ) ) # ( 
// !\reg_bank|registers[19][27]~q  & ( \reg_bank|registers[27][27]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[23][27]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[31][27]~q )))) ) ) ) # ( 
// \reg_bank|registers[19][27]~q  & ( !\reg_bank|registers[27][27]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[23][27]~q )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[31][27]~q )))) ) ) ) # ( 
// !\reg_bank|registers[19][27]~q  & ( !\reg_bank|registers[27][27]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[23][27]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[31][27]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[23][27]~q ),
	.datad(!\reg_bank|registers[31][27]~q ),
	.datae(!\reg_bank|registers[19][27]~q ),
	.dataf(!\reg_bank|registers[27][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux36~3 .extended_lut = "off";
defparam \reg_bank|Mux36~3 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N8
dffeas \reg_bank|registers[25][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N14
dffeas \reg_bank|registers[29][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N38
dffeas \reg_bank|registers[17][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N26
dffeas \reg_bank|registers[21][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N27
cyclonev_lcell_comb \reg_bank|Mux36~1 (
// Equation(s):
// \reg_bank|Mux36~1_combout  = ( \reg_bank|registers[17][27]~q  & ( \reg_bank|registers[21][27]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[25][27]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[29][27]~q )))) ) ) ) # ( 
// !\reg_bank|registers[17][27]~q  & ( \reg_bank|registers[21][27]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[25][27]~q  & ((\rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o ) # (\reg_bank|registers[29][27]~q )))) ) ) ) # ( 
// \reg_bank|registers[17][27]~q  & ( !\reg_bank|registers[21][27]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[25][27]~q ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[29][27]~q  & \rs2[3]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[17][27]~q  & ( !\reg_bank|registers[21][27]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[25][27]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[29][27]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[25][27]~q ),
	.datac(!\reg_bank|registers[29][27]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[17][27]~q ),
	.dataf(!\reg_bank|registers[21][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux36~1 .extended_lut = "off";
defparam \reg_bank|Mux36~1 .lut_mask = 64'h0027AA275527FF27;
defparam \reg_bank|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N8
dffeas \reg_bank|registers[16][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N20
dffeas \reg_bank|registers[20][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N50
dffeas \reg_bank|registers[28][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N41
dffeas \reg_bank|registers[24][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N27
cyclonev_lcell_comb \reg_bank|Mux36~0 (
// Equation(s):
// \reg_bank|Mux36~0_combout  = ( \reg_bank|registers[28][27]~q  & ( \reg_bank|registers[24][27]~q  & ( ((!\rs2[2]~input_o  & (\reg_bank|registers[16][27]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[20][27]~q )))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[28][27]~q  & ( \reg_bank|registers[24][27]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[16][27]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & ((\reg_bank|registers[20][27]~q )))) ) ) ) # ( 
// \reg_bank|registers[28][27]~q  & ( !\reg_bank|registers[24][27]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[16][27]~q ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[20][27]~q )) # (\rs2[3]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[28][27]~q  & ( !\reg_bank|registers[24][27]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[16][27]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[20][27]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[16][27]~q ),
	.datad(!\reg_bank|registers[20][27]~q ),
	.datae(!\reg_bank|registers[28][27]~q ),
	.dataf(!\reg_bank|registers[24][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux36~0 .extended_lut = "off";
defparam \reg_bank|Mux36~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N12
cyclonev_lcell_comb \reg_bank|registers[22][27]~feeder (
// Equation(s):
// \reg_bank|registers[22][27]~feeder_combout  = ( \ULA|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][27]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N14
dffeas \reg_bank|registers[22][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N14
dffeas \reg_bank|registers[26][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N23
dffeas \reg_bank|registers[18][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N8
dffeas \reg_bank|registers[30][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \reg_bank|Mux36~2 (
// Equation(s):
// \reg_bank|Mux36~2_combout  = ( \rs2[2]~input_o  & ( \reg_bank|registers[30][27]~q  & ( (\reg_bank|registers[22][27]~q ) # (\rs2[3]~input_o ) ) ) ) # ( !\rs2[2]~input_o  & ( \reg_bank|registers[30][27]~q  & ( (!\rs2[3]~input_o  & 
// ((\reg_bank|registers[18][27]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[26][27]~q )) ) ) ) # ( \rs2[2]~input_o  & ( !\reg_bank|registers[30][27]~q  & ( (!\rs2[3]~input_o  & \reg_bank|registers[22][27]~q ) ) ) ) # ( !\rs2[2]~input_o  & ( 
// !\reg_bank|registers[30][27]~q  & ( (!\rs2[3]~input_o  & ((\reg_bank|registers[18][27]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[26][27]~q )) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\reg_bank|registers[22][27]~q ),
	.datac(!\reg_bank|registers[26][27]~q ),
	.datad(!\reg_bank|registers[18][27]~q ),
	.datae(!\rs2[2]~input_o ),
	.dataf(!\reg_bank|registers[30][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux36~2 .extended_lut = "off";
defparam \reg_bank|Mux36~2 .lut_mask = 64'h05AF222205AF7777;
defparam \reg_bank|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N0
cyclonev_lcell_comb \reg_bank|Mux36~4 (
// Equation(s):
// \reg_bank|Mux36~4_combout  = ( \reg_bank|Mux36~0_combout  & ( \reg_bank|Mux36~2_combout  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & ((\reg_bank|Mux36~1_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux36~3_combout ))) ) ) ) # ( 
// !\reg_bank|Mux36~0_combout  & ( \reg_bank|Mux36~2_combout  & ( (!\rs2[1]~input_o  & (((\rs2[0]~input_o  & \reg_bank|Mux36~1_combout )))) # (\rs2[1]~input_o  & (((!\rs2[0]~input_o )) # (\reg_bank|Mux36~3_combout ))) ) ) ) # ( \reg_bank|Mux36~0_combout  & ( 
// !\reg_bank|Mux36~2_combout  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o ) # (\reg_bank|Mux36~1_combout )))) # (\rs2[1]~input_o  & (\reg_bank|Mux36~3_combout  & (\rs2[0]~input_o ))) ) ) ) # ( !\reg_bank|Mux36~0_combout  & ( !\reg_bank|Mux36~2_combout  & ( 
// (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux36~1_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux36~3_combout )))) ) ) )

	.dataa(!\reg_bank|Mux36~3_combout ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|Mux36~1_combout ),
	.datae(!\reg_bank|Mux36~0_combout ),
	.dataf(!\reg_bank|Mux36~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux36~4 .extended_lut = "off";
defparam \reg_bank|Mux36~4 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \reg_bank|Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \reg_bank|registers[7][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N17
dffeas \reg_bank|registers[5][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \reg_bank|registers[4][27]~feeder (
// Equation(s):
// \reg_bank|registers[4][27]~feeder_combout  = ( \ULA|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[4][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[4][27]~feeder .extended_lut = "off";
defparam \reg_bank|registers[4][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[4][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N55
dffeas \reg_bank|registers[4][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \reg_bank|registers[6][27]~feeder (
// Equation(s):
// \reg_bank|registers[6][27]~feeder_combout  = ( \ULA|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[6][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[6][27]~feeder .extended_lut = "off";
defparam \reg_bank|registers[6][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[6][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N32
dffeas \reg_bank|registers[6][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[6][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N45
cyclonev_lcell_comb \reg_bank|Mux36~8 (
// Equation(s):
// \reg_bank|Mux36~8_combout  = ( \rs2[1]~input_o  & ( \reg_bank|registers[6][27]~q  & ( (!\rs2[0]~input_o ) # (\reg_bank|registers[7][27]~q ) ) ) ) # ( !\rs2[1]~input_o  & ( \reg_bank|registers[6][27]~q  & ( (!\rs2[0]~input_o  & 
// ((\reg_bank|registers[4][27]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[5][27]~q )) ) ) ) # ( \rs2[1]~input_o  & ( !\reg_bank|registers[6][27]~q  & ( (\reg_bank|registers[7][27]~q  & \rs2[0]~input_o ) ) ) ) # ( !\rs2[1]~input_o  & ( 
// !\reg_bank|registers[6][27]~q  & ( (!\rs2[0]~input_o  & ((\reg_bank|registers[4][27]~q ))) # (\rs2[0]~input_o  & (\reg_bank|registers[5][27]~q )) ) ) )

	.dataa(!\reg_bank|registers[7][27]~q ),
	.datab(!\reg_bank|registers[5][27]~q ),
	.datac(!\reg_bank|registers[4][27]~q ),
	.datad(!\rs2[0]~input_o ),
	.datae(!\rs2[1]~input_o ),
	.dataf(!\reg_bank|registers[6][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux36~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux36~8 .extended_lut = "off";
defparam \reg_bank|Mux36~8 .lut_mask = 64'h0F3300550F33FF55;
defparam \reg_bank|Mux36~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N21
cyclonev_lcell_comb \reg_bank|registers[9][27]~feeder (
// Equation(s):
// \reg_bank|registers[9][27]~feeder_combout  = ( \ULA|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[9][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[9][27]~feeder .extended_lut = "off";
defparam \reg_bank|registers[9][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[9][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N23
dffeas \reg_bank|registers[9][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \reg_bank|registers[10][27]~feeder (
// Equation(s):
// \reg_bank|registers[10][27]~feeder_combout  = ( \ULA|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[10][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[10][27]~feeder .extended_lut = "off";
defparam \reg_bank|registers[10][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[10][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N20
dffeas \reg_bank|registers[10][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[10][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N51
cyclonev_lcell_comb \reg_bank|registers[8][27]~feeder (
// Equation(s):
// \reg_bank|registers[8][27]~feeder_combout  = ( \ULA|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][27]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N53
dffeas \reg_bank|registers[8][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N38
dffeas \reg_bank|registers[11][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N39
cyclonev_lcell_comb \reg_bank|Mux36~5 (
// Equation(s):
// \reg_bank|Mux36~5_combout  = ( \reg_bank|registers[8][27]~q  & ( \reg_bank|registers[11][27]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o )) # (\reg_bank|registers[9][27]~q ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[10][27]~q ) # (\rs2[0]~input_o 
// )))) ) ) ) # ( !\reg_bank|registers[8][27]~q  & ( \reg_bank|registers[11][27]~q  & ( (!\rs2[1]~input_o  & (\reg_bank|registers[9][27]~q  & (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[10][27]~q ) # (\rs2[0]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[8][27]~q  & ( !\reg_bank|registers[11][27]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o )) # (\reg_bank|registers[9][27]~q ))) # (\rs2[1]~input_o  & (((!\rs2[0]~input_o  & \reg_bank|registers[10][27]~q )))) ) ) ) # ( 
// !\reg_bank|registers[8][27]~q  & ( !\reg_bank|registers[11][27]~q  & ( (!\rs2[1]~input_o  & (\reg_bank|registers[9][27]~q  & (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (((!\rs2[0]~input_o  & \reg_bank|registers[10][27]~q )))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[9][27]~q ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[10][27]~q ),
	.datae(!\reg_bank|registers[8][27]~q ),
	.dataf(!\reg_bank|registers[11][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux36~5 .extended_lut = "off";
defparam \reg_bank|Mux36~5 .lut_mask = 64'h0252A2F20757A7F7;
defparam \reg_bank|Mux36~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N47
dffeas \reg_bank|registers[13][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \reg_bank|registers[12][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N35
dffeas \reg_bank|registers[14][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N9
cyclonev_lcell_comb \reg_bank|Mux36~7 (
// Equation(s):
// \reg_bank|Mux36~7_combout  = ( \reg_bank|registers[12][27]~q  & ( \reg_bank|registers[14][27]~q  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & ((\reg_bank|registers[13][27]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[15][27]~q ))) ) ) ) # ( 
// !\reg_bank|registers[12][27]~q  & ( \reg_bank|registers[14][27]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[13][27]~q  & \rs2[0]~input_o )))) # (\rs2[1]~input_o  & (((!\rs2[0]~input_o )) # (\reg_bank|registers[15][27]~q ))) ) ) ) # ( 
// \reg_bank|registers[12][27]~q  & ( !\reg_bank|registers[14][27]~q  & ( (!\rs2[1]~input_o  & (((!\rs2[0]~input_o ) # (\reg_bank|registers[13][27]~q )))) # (\rs2[1]~input_o  & (\reg_bank|registers[15][27]~q  & ((\rs2[0]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[12][27]~q  & ( !\reg_bank|registers[14][27]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[13][27]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[15][27]~q )))) ) ) )

	.dataa(!\reg_bank|registers[15][27]~q ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[13][27]~q ),
	.datad(!\rs2[0]~input_o ),
	.datae(!\reg_bank|registers[12][27]~q ),
	.dataf(!\reg_bank|registers[14][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux36~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux36~7 .extended_lut = "off";
defparam \reg_bank|Mux36~7 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \reg_bank|Mux36~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N59
dffeas \reg_bank|registers[2][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N53
dffeas \reg_bank|registers[3][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N41
dffeas \reg_bank|registers[1][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N51
cyclonev_lcell_comb \reg_bank|Mux36~6 (
// Equation(s):
// \reg_bank|Mux36~6_combout  = ( \reg_bank|registers[1][27]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[2][27]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[3][27]~q ))))) ) ) # ( 
// !\reg_bank|registers[1][27]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[2][27]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[3][27]~q ))))) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[2][27]~q ),
	.datad(!\reg_bank|registers[3][27]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[1][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux36~6 .extended_lut = "off";
defparam \reg_bank|Mux36~6 .lut_mask = 64'h0415041526372637;
defparam \reg_bank|Mux36~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \reg_bank|Mux36~9 (
// Equation(s):
// \reg_bank|Mux36~9_combout  = ( \reg_bank|Mux36~7_combout  & ( \reg_bank|Mux36~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|Mux36~5_combout )))) # (\rs2[2]~input_o  & (((\reg_bank|Mux36~8_combout )) # (\rs2[3]~input_o ))) ) ) ) # 
// ( !\reg_bank|Mux36~7_combout  & ( \reg_bank|Mux36~6_combout  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # ((\reg_bank|Mux36~5_combout )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|Mux36~8_combout ))) ) ) ) # ( \reg_bank|Mux36~7_combout  & 
// ( !\reg_bank|Mux36~6_combout  & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|Mux36~5_combout )))) # (\rs2[2]~input_o  & (((\reg_bank|Mux36~8_combout )) # (\rs2[3]~input_o ))) ) ) ) # ( !\reg_bank|Mux36~7_combout  & ( !\reg_bank|Mux36~6_combout  
// & ( (!\rs2[2]~input_o  & (\rs2[3]~input_o  & ((\reg_bank|Mux36~5_combout )))) # (\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|Mux36~8_combout ))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|Mux36~8_combout ),
	.datad(!\reg_bank|Mux36~5_combout ),
	.datae(!\reg_bank|Mux36~7_combout ),
	.dataf(!\reg_bank|Mux36~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux36~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux36~9 .extended_lut = "off";
defparam \reg_bank|Mux36~9 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux36~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N18
cyclonev_lcell_comb \reg_bank|Mux36~10 (
// Equation(s):
// \reg_bank|Mux36~10_combout  = ( \reg_bank|Mux36~4_combout  & ( \reg_bank|Mux36~9_combout  ) ) # ( !\reg_bank|Mux36~4_combout  & ( \reg_bank|Mux36~9_combout  & ( !\rs2[4]~input_o  ) ) ) # ( \reg_bank|Mux36~4_combout  & ( !\reg_bank|Mux36~9_combout  & ( 
// \rs2[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux36~4_combout ),
	.dataf(!\reg_bank|Mux36~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux36~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux36~10 .extended_lut = "off";
defparam \reg_bank|Mux36~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_bank|Mux36~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N21
cyclonev_lcell_comb \reg_bank|Mux4~3 (
// Equation(s):
// \reg_bank|Mux4~3_combout  = ( \reg_bank|registers[23][27]~q  & ( \reg_bank|registers[19][27]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[27][27]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[31][27]~q ))) ) ) ) # ( 
// !\reg_bank|registers[23][27]~q  & ( \reg_bank|registers[19][27]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[27][27]~q )))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & (\reg_bank|registers[31][27]~q ))) ) ) ) # ( 
// \reg_bank|registers[23][27]~q  & ( !\reg_bank|registers[19][27]~q  & ( (!\rs1[2]~input_o  & (\rs1[3]~input_o  & ((\reg_bank|registers[27][27]~q )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # ((\reg_bank|registers[31][27]~q )))) ) ) ) # ( 
// !\reg_bank|registers[23][27]~q  & ( !\reg_bank|registers[19][27]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[27][27]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[31][27]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[31][27]~q ),
	.datad(!\reg_bank|registers[27][27]~q ),
	.datae(!\reg_bank|registers[23][27]~q ),
	.dataf(!\reg_bank|registers[19][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux4~3 .extended_lut = "off";
defparam \reg_bank|Mux4~3 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg_bank|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \reg_bank|Mux4~2 (
// Equation(s):
// \reg_bank|Mux4~2_combout  = ( \reg_bank|registers[18][27]~q  & ( \reg_bank|registers[22][27]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|registers[26][27]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][27]~q )))) ) ) ) # ( 
// !\reg_bank|registers[18][27]~q  & ( \reg_bank|registers[22][27]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[26][27]~q  & ((\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # (\reg_bank|registers[30][27]~q )))) ) ) ) # ( 
// \reg_bank|registers[18][27]~q  & ( !\reg_bank|registers[22][27]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|registers[26][27]~q ))) # (\rs1[2]~input_o  & (((\reg_bank|registers[30][27]~q  & \rs1[3]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[18][27]~q  & ( !\reg_bank|registers[22][27]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[26][27]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[30][27]~q ))))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[26][27]~q ),
	.datac(!\reg_bank|registers[30][27]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[18][27]~q ),
	.dataf(!\reg_bank|registers[22][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux4~2 .extended_lut = "off";
defparam \reg_bank|Mux4~2 .lut_mask = 64'h0027AA275527FF27;
defparam \reg_bank|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N0
cyclonev_lcell_comb \reg_bank|Mux4~0 (
// Equation(s):
// \reg_bank|Mux4~0_combout  = ( \reg_bank|registers[20][27]~q  & ( \reg_bank|registers[24][27]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o )) # (\reg_bank|registers[16][27]~q ))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # 
// (\reg_bank|registers[28][27]~q )))) ) ) ) # ( !\reg_bank|registers[20][27]~q  & ( \reg_bank|registers[24][27]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o )) # (\reg_bank|registers[16][27]~q ))) # (\rs1[2]~input_o  & (((\reg_bank|registers[28][27]~q  & 
// \rs1[3]~input_o )))) ) ) ) # ( \reg_bank|registers[20][27]~q  & ( !\reg_bank|registers[24][27]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[16][27]~q  & ((!\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # 
// (\reg_bank|registers[28][27]~q )))) ) ) ) # ( !\reg_bank|registers[20][27]~q  & ( !\reg_bank|registers[24][27]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[16][27]~q  & ((!\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((\reg_bank|registers[28][27]~q  & 
// \rs1[3]~input_o )))) ) ) )

	.dataa(!\reg_bank|registers[16][27]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[28][27]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[20][27]~q ),
	.dataf(!\reg_bank|registers[24][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux4~0 .extended_lut = "off";
defparam \reg_bank|Mux4~0 .lut_mask = 64'h4403770344CF77CF;
defparam \reg_bank|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N9
cyclonev_lcell_comb \reg_bank|Mux4~1 (
// Equation(s):
// \reg_bank|Mux4~1_combout  = ( \rs1[2]~input_o  & ( \reg_bank|registers[25][27]~q  & ( (!\rs1[3]~input_o  & (\reg_bank|registers[21][27]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][27]~q ))) ) ) ) # ( !\rs1[2]~input_o  & ( 
// \reg_bank|registers[25][27]~q  & ( (\rs1[3]~input_o ) # (\reg_bank|registers[17][27]~q ) ) ) ) # ( \rs1[2]~input_o  & ( !\reg_bank|registers[25][27]~q  & ( (!\rs1[3]~input_o  & (\reg_bank|registers[21][27]~q )) # (\rs1[3]~input_o  & 
// ((\reg_bank|registers[29][27]~q ))) ) ) ) # ( !\rs1[2]~input_o  & ( !\reg_bank|registers[25][27]~q  & ( (\reg_bank|registers[17][27]~q  & !\rs1[3]~input_o ) ) ) )

	.dataa(!\reg_bank|registers[21][27]~q ),
	.datab(!\reg_bank|registers[17][27]~q ),
	.datac(!\reg_bank|registers[29][27]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\rs1[2]~input_o ),
	.dataf(!\reg_bank|registers[25][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux4~1 .extended_lut = "off";
defparam \reg_bank|Mux4~1 .lut_mask = 64'h3300550F33FF550F;
defparam \reg_bank|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N39
cyclonev_lcell_comb \reg_bank|Mux4~4 (
// Equation(s):
// \reg_bank|Mux4~4_combout  = ( \reg_bank|Mux4~1_combout  & ( \rs1[1]~input_o  & ( (!\rs1[0]~input_o  & ((\reg_bank|Mux4~2_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux4~3_combout )) ) ) ) # ( !\reg_bank|Mux4~1_combout  & ( \rs1[1]~input_o  & ( 
// (!\rs1[0]~input_o  & ((\reg_bank|Mux4~2_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux4~3_combout )) ) ) ) # ( \reg_bank|Mux4~1_combout  & ( !\rs1[1]~input_o  & ( (\reg_bank|Mux4~0_combout ) # (\rs1[0]~input_o ) ) ) ) # ( !\reg_bank|Mux4~1_combout  & ( 
// !\rs1[1]~input_o  & ( (!\rs1[0]~input_o  & \reg_bank|Mux4~0_combout ) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|Mux4~3_combout ),
	.datac(!\reg_bank|Mux4~2_combout ),
	.datad(!\reg_bank|Mux4~0_combout ),
	.datae(!\reg_bank|Mux4~1_combout ),
	.dataf(!\rs1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux4~4 .extended_lut = "off";
defparam \reg_bank|Mux4~4 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \reg_bank|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N21
cyclonev_lcell_comb \ULA|Add0~109 (
// Equation(s):
// \ULA|Add0~109_sumout  = SUM(( \reg_bank|Mux36~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux4~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux4~4_combout )) ) + ( \ULA|Add0~106  ))
// \ULA|Add0~110  = CARRY(( \reg_bank|Mux36~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux4~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux4~4_combout )) ) + ( \ULA|Add0~106  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux4~4_combout ),
	.datad(!\reg_bank|Mux36~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux4~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~109_sumout ),
	.cout(\ULA|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~109 .extended_lut = "off";
defparam \ULA|Add0~109 .lut_mask = 64'h0000FA50000000FF;
defparam \ULA|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N27
cyclonev_lcell_comb \ULA|Mux4~0 (
// Equation(s):
// \ULA|Mux4~0_combout  = ( \reg_bank|Mux4~10_combout  & ( \ULA|Add0~109_sumout  & ( ((!\sel[0]~input_o ) # (\reg_bank|Mux36~10_combout )) # (\sel[1]~input_o ) ) ) ) # ( !\reg_bank|Mux4~10_combout  & ( \ULA|Add0~109_sumout  & ( (!\sel[0]~input_o  & 
// ((!\sel[1]~input_o ) # (\reg_bank|Mux36~10_combout ))) ) ) ) # ( \reg_bank|Mux4~10_combout  & ( !\ULA|Add0~109_sumout  & ( ((\sel[0]~input_o  & \reg_bank|Mux36~10_combout )) # (\sel[1]~input_o ) ) ) ) # ( !\reg_bank|Mux4~10_combout  & ( 
// !\ULA|Add0~109_sumout  & ( (\sel[1]~input_o  & (!\sel[0]~input_o  & \reg_bank|Mux36~10_combout )) ) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(gnd),
	.datad(!\reg_bank|Mux36~10_combout ),
	.datae(!\reg_bank|Mux4~10_combout ),
	.dataf(!\ULA|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux4~0 .extended_lut = "off";
defparam \ULA|Mux4~0 .lut_mask = 64'h0044557788CCDDFF;
defparam \ULA|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N20
dffeas \reg_bank|registers[15][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][27] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N21
cyclonev_lcell_comb \reg_bank|Mux4~7 (
// Equation(s):
// \reg_bank|Mux4~7_combout  = ( \reg_bank|registers[12][27]~q  & ( \reg_bank|registers[13][27]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & ((\reg_bank|registers[14][27]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[15][27]~q ))) ) ) ) # ( 
// !\reg_bank|registers[12][27]~q  & ( \reg_bank|registers[13][27]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o  & \reg_bank|registers[14][27]~q )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[15][27]~q ))) ) ) ) # ( 
// \reg_bank|registers[12][27]~q  & ( !\reg_bank|registers[13][27]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o ) # (\reg_bank|registers[14][27]~q )))) # (\rs1[0]~input_o  & (\reg_bank|registers[15][27]~q  & (\rs1[1]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[12][27]~q  & ( !\reg_bank|registers[13][27]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[14][27]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[15][27]~q )))) ) ) )

	.dataa(!\reg_bank|registers[15][27]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[14][27]~q ),
	.datae(!\reg_bank|registers[12][27]~q ),
	.dataf(!\reg_bank|registers[13][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux4~7 .extended_lut = "off";
defparam \reg_bank|Mux4~7 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \reg_bank|Mux4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N42
cyclonev_lcell_comb \reg_bank|Mux4~5 (
// Equation(s):
// \reg_bank|Mux4~5_combout  = ( \reg_bank|registers[9][27]~q  & ( \reg_bank|registers[8][27]~q  & ( (!\rs1[1]~input_o ) # ((!\rs1[0]~input_o  & ((\reg_bank|registers[10][27]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][27]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][27]~q  & ( \reg_bank|registers[8][27]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o ) # (\reg_bank|registers[10][27]~q )))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][27]~q  & (\rs1[1]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[9][27]~q  & ( !\reg_bank|registers[8][27]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o  & \reg_bank|registers[10][27]~q )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[11][27]~q ))) ) ) ) # ( 
// !\reg_bank|registers[9][27]~q  & ( !\reg_bank|registers[8][27]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[10][27]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][27]~q )))) ) ) )

	.dataa(!\reg_bank|registers[11][27]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[10][27]~q ),
	.datae(!\reg_bank|registers[9][27]~q ),
	.dataf(!\reg_bank|registers[8][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux4~5 .extended_lut = "off";
defparam \reg_bank|Mux4~5 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \reg_bank|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N57
cyclonev_lcell_comb \reg_bank|Mux4~6 (
// Equation(s):
// \reg_bank|Mux4~6_combout  = ( \reg_bank|registers[3][27]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|registers[1][27]~q ))) # (\rs1[1]~input_o  & (((\reg_bank|registers[2][27]~q )) # (\rs1[0]~input_o ))) ) ) # ( 
// !\reg_bank|registers[3][27]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|registers[1][27]~q ))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|registers[2][27]~q )))) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[1][27]~q ),
	.datad(!\reg_bank|registers[2][27]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux4~6 .extended_lut = "off";
defparam \reg_bank|Mux4~6 .lut_mask = 64'h0246024613571357;
defparam \reg_bank|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \reg_bank|Mux4~8 (
// Equation(s):
// \reg_bank|Mux4~8_combout  = ( \reg_bank|registers[4][27]~q  & ( \reg_bank|registers[6][27]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & ((\reg_bank|registers[5][27]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][27]~q ))) ) ) ) # ( 
// !\reg_bank|registers[4][27]~q  & ( \reg_bank|registers[6][27]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o )) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[5][27]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][27]~q )))) ) ) ) # ( 
// \reg_bank|registers[4][27]~q  & ( !\reg_bank|registers[6][27]~q  & ( (!\rs1[0]~input_o  & (!\rs1[1]~input_o )) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[5][27]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][27]~q )))) ) ) ) # 
// ( !\reg_bank|registers[4][27]~q  & ( !\reg_bank|registers[6][27]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[5][27]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][27]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[7][27]~q ),
	.datad(!\reg_bank|registers[5][27]~q ),
	.datae(!\reg_bank|registers[4][27]~q ),
	.dataf(!\reg_bank|registers[6][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux4~8 .extended_lut = "off";
defparam \reg_bank|Mux4~8 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_bank|Mux4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \reg_bank|Mux4~9 (
// Equation(s):
// \reg_bank|Mux4~9_combout  = ( \reg_bank|Mux4~6_combout  & ( \reg_bank|Mux4~8_combout  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|Mux4~5_combout ))) # (\rs1[2]~input_o  & (\reg_bank|Mux4~7_combout ))) ) ) ) # ( !\reg_bank|Mux4~6_combout  & 
// ( \reg_bank|Mux4~8_combout  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o  & \reg_bank|Mux4~5_combout )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|Mux4~7_combout ))) ) ) ) # ( \reg_bank|Mux4~6_combout  & ( !\reg_bank|Mux4~8_combout  & ( 
// (!\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # (\reg_bank|Mux4~5_combout )))) # (\rs1[2]~input_o  & (\reg_bank|Mux4~7_combout  & (\rs1[3]~input_o ))) ) ) ) # ( !\reg_bank|Mux4~6_combout  & ( !\reg_bank|Mux4~8_combout  & ( (\rs1[3]~input_o  & 
// ((!\rs1[2]~input_o  & ((\reg_bank|Mux4~5_combout ))) # (\rs1[2]~input_o  & (\reg_bank|Mux4~7_combout )))) ) ) )

	.dataa(!\reg_bank|Mux4~7_combout ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|Mux4~5_combout ),
	.datae(!\reg_bank|Mux4~6_combout ),
	.dataf(!\reg_bank|Mux4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux4~9 .extended_lut = "off";
defparam \reg_bank|Mux4~9 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \reg_bank|Mux4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N42
cyclonev_lcell_comb \reg_bank|Mux4~10 (
// Equation(s):
// \reg_bank|Mux4~10_combout  = ( \reg_bank|Mux4~4_combout  & ( (\reg_bank|Mux4~9_combout ) # (\rs1[4]~input_o ) ) ) # ( !\reg_bank|Mux4~4_combout  & ( (!\rs1[4]~input_o  & \reg_bank|Mux4~9_combout ) ) )

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux4~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_bank|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux4~10 .extended_lut = "off";
defparam \reg_bank|Mux4~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \reg_bank|Mux4~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \reg_bank|registers[26][28]~feeder (
// Equation(s):
// \reg_bank|registers[26][28]~feeder_combout  = ( \ULA|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[26][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[26][28]~feeder .extended_lut = "off";
defparam \reg_bank|registers[26][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[26][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N44
dffeas \reg_bank|registers[26][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[26][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N38
dffeas \reg_bank|registers[30][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N45
cyclonev_lcell_comb \reg_bank|registers[22][28]~feeder (
// Equation(s):
// \reg_bank|registers[22][28]~feeder_combout  = ( \ULA|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][28]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N46
dffeas \reg_bank|registers[22][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \reg_bank|registers[18][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \reg_bank|Mux35~2 (
// Equation(s):
// \reg_bank|Mux35~2_combout  = ( \reg_bank|registers[22][28]~q  & ( \reg_bank|registers[18][28]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[26][28]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[30][28]~q )))) ) ) ) # ( 
// !\reg_bank|registers[22][28]~q  & ( \reg_bank|registers[18][28]~q  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[26][28]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[30][28]~q ))))) 
// ) ) ) # ( \reg_bank|registers[22][28]~q  & ( !\reg_bank|registers[18][28]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[26][28]~q )) # (\rs2[2]~input_o  & 
// ((\reg_bank|registers[30][28]~q ))))) ) ) ) # ( !\reg_bank|registers[22][28]~q  & ( !\reg_bank|registers[18][28]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[26][28]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[30][28]~q ))))) 
// ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\reg_bank|registers[26][28]~q ),
	.datac(!\reg_bank|registers[30][28]~q ),
	.datad(!\rs2[2]~input_o ),
	.datae(!\reg_bank|registers[22][28]~q ),
	.dataf(!\reg_bank|registers[18][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux35~2 .extended_lut = "off";
defparam \reg_bank|Mux35~2 .lut_mask = 64'h110511AFBB05BBAF;
defparam \reg_bank|Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N17
dffeas \reg_bank|registers[24][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N53
dffeas \reg_bank|registers[28][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N59
dffeas \reg_bank|registers[20][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N26
dffeas \reg_bank|registers[16][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \reg_bank|Mux35~0 (
// Equation(s):
// \reg_bank|Mux35~0_combout  = ( \reg_bank|registers[20][28]~q  & ( \reg_bank|registers[16][28]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[24][28]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][28]~q )))) ) ) ) # ( 
// !\reg_bank|registers[20][28]~q  & ( \reg_bank|registers[16][28]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[24][28]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][28]~q ))))) ) ) 
// ) # ( \reg_bank|registers[20][28]~q  & ( !\reg_bank|registers[16][28]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[24][28]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][28]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[20][28]~q  & ( !\reg_bank|registers[16][28]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[24][28]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[28][28]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[24][28]~q ),
	.datad(!\reg_bank|registers[28][28]~q ),
	.datae(!\reg_bank|registers[20][28]~q ),
	.dataf(!\reg_bank|registers[16][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux35~0 .extended_lut = "off";
defparam \reg_bank|Mux35~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N38
dffeas \reg_bank|registers[17][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N54
cyclonev_lcell_comb \reg_bank|registers[21][28]~feeder (
// Equation(s):
// \reg_bank|registers[21][28]~feeder_combout  = ( \ULA|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][28]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N56
dffeas \reg_bank|registers[21][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N42
cyclonev_lcell_comb \reg_bank|registers[25][28]~feeder (
// Equation(s):
// \reg_bank|registers[25][28]~feeder_combout  = ( \ULA|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[25][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[25][28]~feeder .extended_lut = "off";
defparam \reg_bank|registers[25][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[25][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N43
dffeas \reg_bank|registers[25][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[25][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \reg_bank|registers[29][28]~feeder (
// Equation(s):
// \reg_bank|registers[29][28]~feeder_combout  = ( \ULA|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[29][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[29][28]~feeder .extended_lut = "off";
defparam \reg_bank|registers[29][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[29][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N38
dffeas \reg_bank|registers[29][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[29][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N12
cyclonev_lcell_comb \reg_bank|Mux35~1 (
// Equation(s):
// \reg_bank|Mux35~1_combout  = ( \reg_bank|registers[25][28]~q  & ( \reg_bank|registers[29][28]~q  & ( ((!\rs2[2]~input_o  & (\reg_bank|registers[17][28]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[21][28]~q )))) # (\rs2[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[25][28]~q  & ( \reg_bank|registers[29][28]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[17][28]~q  & ((!\rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o ) # (\reg_bank|registers[21][28]~q )))) ) ) ) # ( 
// \reg_bank|registers[25][28]~q  & ( !\reg_bank|registers[29][28]~q  & ( (!\rs2[2]~input_o  & (((\rs2[3]~input_o )) # (\reg_bank|registers[17][28]~q ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[21][28]~q  & !\rs2[3]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[25][28]~q  & ( !\reg_bank|registers[29][28]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[17][28]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[21][28]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[17][28]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[21][28]~q ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[25][28]~q ),
	.dataf(!\reg_bank|registers[29][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux35~1 .extended_lut = "off";
defparam \reg_bank|Mux35~1 .lut_mask = 64'h470047CC473347FF;
defparam \reg_bank|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N32
dffeas \reg_bank|registers[31][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N17
dffeas \reg_bank|registers[19][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N29
dffeas \reg_bank|registers[23][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N2
dffeas \reg_bank|registers[27][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \reg_bank|Mux35~3 (
// Equation(s):
// \reg_bank|Mux35~3_combout  = ( \reg_bank|registers[23][28]~q  & ( \reg_bank|registers[27][28]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[19][28]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # 
// ((\reg_bank|registers[31][28]~q )))) ) ) ) # ( !\reg_bank|registers[23][28]~q  & ( \reg_bank|registers[27][28]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & ((\reg_bank|registers[19][28]~q )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # 
// ((\reg_bank|registers[31][28]~q )))) ) ) ) # ( \reg_bank|registers[23][28]~q  & ( !\reg_bank|registers[27][28]~q  & ( (!\rs2[3]~input_o  & (((\reg_bank|registers[19][28]~q )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & 
// (\reg_bank|registers[31][28]~q ))) ) ) ) # ( !\reg_bank|registers[23][28]~q  & ( !\reg_bank|registers[27][28]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & ((\reg_bank|registers[19][28]~q )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & 
// (\reg_bank|registers[31][28]~q ))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[31][28]~q ),
	.datad(!\reg_bank|registers[19][28]~q ),
	.datae(!\reg_bank|registers[23][28]~q ),
	.dataf(!\reg_bank|registers[27][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux35~3 .extended_lut = "off";
defparam \reg_bank|Mux35~3 .lut_mask = 64'h018923AB45CD67EF;
defparam \reg_bank|Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N3
cyclonev_lcell_comb \reg_bank|Mux35~4 (
// Equation(s):
// \reg_bank|Mux35~4_combout  = ( \reg_bank|Mux35~1_combout  & ( \reg_bank|Mux35~3_combout  & ( ((!\rs2[1]~input_o  & ((\reg_bank|Mux35~0_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux35~2_combout ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux35~1_combout  & ( \reg_bank|Mux35~3_combout  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux35~0_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux35~2_combout )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o )))) ) ) ) # ( 
// \reg_bank|Mux35~1_combout  & ( !\reg_bank|Mux35~3_combout  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux35~0_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux35~2_combout )))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|Mux35~1_combout  & ( !\reg_bank|Mux35~3_combout  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux35~0_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux35~2_combout )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|Mux35~2_combout ),
	.datac(!\reg_bank|Mux35~0_combout ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|Mux35~1_combout ),
	.dataf(!\reg_bank|Mux35~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux35~4 .extended_lut = "off";
defparam \reg_bank|Mux35~4 .lut_mask = 64'h0A225F220A775F77;
defparam \reg_bank|Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N46
dffeas \reg_bank|registers[8][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N42
cyclonev_lcell_comb \reg_bank|registers[10][28]~feeder (
// Equation(s):
// \reg_bank|registers[10][28]~feeder_combout  = ( \ULA|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[10][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[10][28]~feeder .extended_lut = "off";
defparam \reg_bank|registers[10][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[10][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N44
dffeas \reg_bank|registers[10][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[10][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N33
cyclonev_lcell_comb \reg_bank|registers[9][28]~feeder (
// Equation(s):
// \reg_bank|registers[9][28]~feeder_combout  = ( \ULA|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[9][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[9][28]~feeder .extended_lut = "off";
defparam \reg_bank|registers[9][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[9][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N35
dffeas \reg_bank|registers[9][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[9][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N0
cyclonev_lcell_comb \reg_bank|Mux35~5 (
// Equation(s):
// \reg_bank|Mux35~5_combout  = ( \reg_bank|registers[11][28]~q  & ( \reg_bank|registers[9][28]~q  & ( ((!\rs2[1]~input_o  & (\reg_bank|registers[8][28]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[10][28]~q )))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[11][28]~q  & ( \reg_bank|registers[9][28]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[8][28]~q )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[10][28]~q )))) ) ) ) # ( 
// \reg_bank|registers[11][28]~q  & ( !\reg_bank|registers[9][28]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[8][28]~q ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[10][28]~q )) # (\rs2[0]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[11][28]~q  & ( !\reg_bank|registers[9][28]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[8][28]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[10][28]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[8][28]~q ),
	.datad(!\reg_bank|registers[10][28]~q ),
	.datae(!\reg_bank|registers[11][28]~q ),
	.dataf(!\reg_bank|registers[9][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux35~5 .extended_lut = "off";
defparam \reg_bank|Mux35~5 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux35~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N27
cyclonev_lcell_comb \reg_bank|registers[12][28]~feeder (
// Equation(s):
// \reg_bank|registers[12][28]~feeder_combout  = ( \ULA|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][28]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[12][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N28
dffeas \reg_bank|registers[12][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N53
dffeas \reg_bank|registers[13][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N38
dffeas \reg_bank|registers[15][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N20
dffeas \reg_bank|registers[14][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N9
cyclonev_lcell_comb \reg_bank|Mux35~7 (
// Equation(s):
// \reg_bank|Mux35~7_combout  = ( \reg_bank|registers[15][28]~q  & ( \reg_bank|registers[14][28]~q  & ( ((!\rs2[0]~input_o  & (\reg_bank|registers[12][28]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[13][28]~q )))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[15][28]~q  & ( \reg_bank|registers[14][28]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[12][28]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[13][28]~q ))))) # (\rs2[1]~input_o  & (((!\rs2[0]~input_o )))) 
// ) ) ) # ( \reg_bank|registers[15][28]~q  & ( !\reg_bank|registers[14][28]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[12][28]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[13][28]~q ))))) # (\rs2[1]~input_o  & 
// (((\rs2[0]~input_o )))) ) ) ) # ( !\reg_bank|registers[15][28]~q  & ( !\reg_bank|registers[14][28]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[12][28]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[13][28]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[12][28]~q ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[13][28]~q ),
	.datae(!\reg_bank|registers[15][28]~q ),
	.dataf(!\reg_bank|registers[14][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux35~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux35~7 .extended_lut = "off";
defparam \reg_bank|Mux35~7 .lut_mask = 64'h202A252F707A757F;
defparam \reg_bank|Mux35~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \reg_bank|registers[2][28]~feeder (
// Equation(s):
// \reg_bank|registers[2][28]~feeder_combout  = ( \ULA|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[2][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[2][28]~feeder .extended_lut = "off";
defparam \reg_bank|registers[2][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[2][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N44
dffeas \reg_bank|registers[2][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N27
cyclonev_lcell_comb \reg_bank|registers[3][28]~feeder (
// Equation(s):
// \reg_bank|registers[3][28]~feeder_combout  = ( \ULA|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[3][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[3][28]~feeder .extended_lut = "off";
defparam \reg_bank|registers[3][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[3][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N29
dffeas \reg_bank|registers[3][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N11
dffeas \reg_bank|registers[1][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \reg_bank|Mux35~6 (
// Equation(s):
// \reg_bank|Mux35~6_combout  = ( \reg_bank|registers[3][28]~q  & ( \reg_bank|registers[1][28]~q  & ( ((\rs2[1]~input_o  & \reg_bank|registers[2][28]~q )) # (\rs2[0]~input_o ) ) ) ) # ( !\reg_bank|registers[3][28]~q  & ( \reg_bank|registers[1][28]~q  & ( 
// (!\rs2[0]~input_o  & (\rs2[1]~input_o  & \reg_bank|registers[2][28]~q )) # (\rs2[0]~input_o  & (!\rs2[1]~input_o )) ) ) ) # ( \reg_bank|registers[3][28]~q  & ( !\reg_bank|registers[1][28]~q  & ( (\rs2[1]~input_o  & ((\reg_bank|registers[2][28]~q ) # 
// (\rs2[0]~input_o ))) ) ) ) # ( !\reg_bank|registers[3][28]~q  & ( !\reg_bank|registers[1][28]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & \reg_bank|registers[2][28]~q )) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(gnd),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[2][28]~q ),
	.datae(!\reg_bank|registers[3][28]~q ),
	.dataf(!\reg_bank|registers[1][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux35~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux35~6 .extended_lut = "off";
defparam \reg_bank|Mux35~6 .lut_mask = 64'h000A050F505A555F;
defparam \reg_bank|Mux35~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N14
dffeas \reg_bank|registers[4][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N26
dffeas \reg_bank|registers[5][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N47
dffeas \reg_bank|registers[7][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N20
dffeas \reg_bank|registers[6][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N6
cyclonev_lcell_comb \reg_bank|Mux35~8 (
// Equation(s):
// \reg_bank|Mux35~8_combout  = ( \reg_bank|registers[7][28]~q  & ( \reg_bank|registers[6][28]~q  & ( ((!\rs2[0]~input_o  & (\reg_bank|registers[4][28]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[5][28]~q )))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[7][28]~q  & ( \reg_bank|registers[6][28]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )) # (\reg_bank|registers[4][28]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[5][28]~q  & !\rs2[1]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[7][28]~q  & ( !\reg_bank|registers[6][28]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[4][28]~q  & ((!\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o ) # (\reg_bank|registers[5][28]~q )))) ) ) ) # ( 
// !\reg_bank|registers[7][28]~q  & ( !\reg_bank|registers[6][28]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[4][28]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[5][28]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[4][28]~q ),
	.datac(!\reg_bank|registers[5][28]~q ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[7][28]~q ),
	.dataf(!\reg_bank|registers[6][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux35~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux35~8 .extended_lut = "off";
defparam \reg_bank|Mux35~8 .lut_mask = 64'h2700275527AA27FF;
defparam \reg_bank|Mux35~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \reg_bank|Mux35~9 (
// Equation(s):
// \reg_bank|Mux35~9_combout  = ( \reg_bank|Mux35~6_combout  & ( \reg_bank|Mux35~8_combout  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|Mux35~5_combout )) # (\rs2[2]~input_o  & ((\reg_bank|Mux35~7_combout )))) ) ) ) # ( 
// !\reg_bank|Mux35~6_combout  & ( \reg_bank|Mux35~8_combout  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|Mux35~5_combout )) # (\rs2[2]~input_o  & ((\reg_bank|Mux35~7_combout ))))) ) ) ) # ( 
// \reg_bank|Mux35~6_combout  & ( !\reg_bank|Mux35~8_combout  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|Mux35~5_combout )) # (\rs2[2]~input_o  & ((\reg_bank|Mux35~7_combout ))))) ) ) ) # ( 
// !\reg_bank|Mux35~6_combout  & ( !\reg_bank|Mux35~8_combout  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|Mux35~5_combout )) # (\rs2[2]~input_o  & ((\reg_bank|Mux35~7_combout ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux35~5_combout ),
	.datad(!\reg_bank|Mux35~7_combout ),
	.datae(!\reg_bank|Mux35~6_combout ),
	.dataf(!\reg_bank|Mux35~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux35~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux35~9 .extended_lut = "off";
defparam \reg_bank|Mux35~9 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_bank|Mux35~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \reg_bank|Mux35~10 (
// Equation(s):
// \reg_bank|Mux35~10_combout  = ( \reg_bank|Mux35~9_combout  & ( (!\rs2[4]~input_o ) # (\reg_bank|Mux35~4_combout ) ) ) # ( !\reg_bank|Mux35~9_combout  & ( (\rs2[4]~input_o  & \reg_bank|Mux35~4_combout ) ) )

	.dataa(gnd),
	.datab(!\rs2[4]~input_o ),
	.datac(!\reg_bank|Mux35~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_bank|Mux35~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux35~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux35~10 .extended_lut = "off";
defparam \reg_bank|Mux35~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \reg_bank|Mux35~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N15
cyclonev_lcell_comb \reg_bank|Mux3~2 (
// Equation(s):
// \reg_bank|Mux3~2_combout  = ( \reg_bank|registers[22][28]~q  & ( \reg_bank|registers[26][28]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[18][28]~q ) # (\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # 
// (\reg_bank|registers[30][28]~q ))) ) ) ) # ( !\reg_bank|registers[22][28]~q  & ( \reg_bank|registers[26][28]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[18][28]~q ) # (\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][28]~q  & 
// (\rs1[3]~input_o ))) ) ) ) # ( \reg_bank|registers[22][28]~q  & ( !\reg_bank|registers[26][28]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o  & \reg_bank|registers[18][28]~q )))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # 
// (\reg_bank|registers[30][28]~q ))) ) ) ) # ( !\reg_bank|registers[22][28]~q  & ( !\reg_bank|registers[26][28]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o  & \reg_bank|registers[18][28]~q )))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][28]~q  & 
// (\rs1[3]~input_o ))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[30][28]~q ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|registers[18][28]~q ),
	.datae(!\reg_bank|registers[22][28]~q ),
	.dataf(!\reg_bank|registers[26][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux3~2 .extended_lut = "off";
defparam \reg_bank|Mux3~2 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \reg_bank|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N39
cyclonev_lcell_comb \reg_bank|Mux3~1 (
// Equation(s):
// \reg_bank|Mux3~1_combout  = ( \reg_bank|registers[21][28]~q  & ( \reg_bank|registers[29][28]~q  & ( ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][28]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][28]~q ))) # (\rs1[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[21][28]~q  & ( \reg_bank|registers[29][28]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o  & \reg_bank|registers[17][28]~q )))) # (\rs1[3]~input_o  & (((\rs1[2]~input_o )) # (\reg_bank|registers[25][28]~q ))) ) ) ) # ( 
// \reg_bank|registers[21][28]~q  & ( !\reg_bank|registers[29][28]~q  & ( (!\rs1[3]~input_o  & (((\reg_bank|registers[17][28]~q ) # (\rs1[2]~input_o )))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][28]~q  & (!\rs1[2]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[21][28]~q  & ( !\reg_bank|registers[29][28]~q  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & ((\reg_bank|registers[17][28]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][28]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|registers[25][28]~q ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[17][28]~q ),
	.datae(!\reg_bank|registers[21][28]~q ),
	.dataf(!\reg_bank|registers[29][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux3~1 .extended_lut = "off";
defparam \reg_bank|Mux3~1 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \reg_bank|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \reg_bank|Mux3~0 (
// Equation(s):
// \reg_bank|Mux3~0_combout  = ( \reg_bank|registers[24][28]~q  & ( \reg_bank|registers[16][28]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|registers[20][28]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[28][28]~q )))) ) ) ) # ( 
// !\reg_bank|registers[24][28]~q  & ( \reg_bank|registers[16][28]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[20][28]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[28][28]~q ))))) 
// ) ) ) # ( \reg_bank|registers[24][28]~q  & ( !\reg_bank|registers[16][28]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[20][28]~q )) # (\rs1[3]~input_o  & 
// ((\reg_bank|registers[28][28]~q ))))) ) ) ) # ( !\reg_bank|registers[24][28]~q  & ( !\reg_bank|registers[16][28]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[20][28]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[28][28]~q ))))) 
// ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[20][28]~q ),
	.datac(!\reg_bank|registers[28][28]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[24][28]~q ),
	.dataf(!\reg_bank|registers[16][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux3~0 .extended_lut = "off";
defparam \reg_bank|Mux3~0 .lut_mask = 64'h110511AFBB05BBAF;
defparam \reg_bank|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N54
cyclonev_lcell_comb \reg_bank|Mux3~3 (
// Equation(s):
// \reg_bank|Mux3~3_combout  = ( \rs1[3]~input_o  & ( \reg_bank|registers[23][28]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[27][28]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[31][28]~q ))) ) ) ) # ( !\rs1[3]~input_o  & ( 
// \reg_bank|registers[23][28]~q  & ( (\reg_bank|registers[19][28]~q ) # (\rs1[2]~input_o ) ) ) ) # ( \rs1[3]~input_o  & ( !\reg_bank|registers[23][28]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[27][28]~q )) # (\rs1[2]~input_o  & 
// ((\reg_bank|registers[31][28]~q ))) ) ) ) # ( !\rs1[3]~input_o  & ( !\reg_bank|registers[23][28]~q  & ( (!\rs1[2]~input_o  & \reg_bank|registers[19][28]~q ) ) ) )

	.dataa(!\reg_bank|registers[27][28]~q ),
	.datab(!\reg_bank|registers[31][28]~q ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[19][28]~q ),
	.datae(!\rs1[3]~input_o ),
	.dataf(!\reg_bank|registers[23][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux3~3 .extended_lut = "off";
defparam \reg_bank|Mux3~3 .lut_mask = 64'h00F053530FFF5353;
defparam \reg_bank|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N39
cyclonev_lcell_comb \reg_bank|Mux3~4 (
// Equation(s):
// \reg_bank|Mux3~4_combout  = ( \reg_bank|Mux3~3_combout  & ( \rs1[1]~input_o  & ( (\rs1[0]~input_o ) # (\reg_bank|Mux3~2_combout ) ) ) ) # ( !\reg_bank|Mux3~3_combout  & ( \rs1[1]~input_o  & ( (\reg_bank|Mux3~2_combout  & !\rs1[0]~input_o ) ) ) ) # ( 
// \reg_bank|Mux3~3_combout  & ( !\rs1[1]~input_o  & ( (!\rs1[0]~input_o  & ((\reg_bank|Mux3~0_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux3~1_combout )) ) ) ) # ( !\reg_bank|Mux3~3_combout  & ( !\rs1[1]~input_o  & ( (!\rs1[0]~input_o  & 
// ((\reg_bank|Mux3~0_combout ))) # (\rs1[0]~input_o  & (\reg_bank|Mux3~1_combout )) ) ) )

	.dataa(!\reg_bank|Mux3~2_combout ),
	.datab(!\reg_bank|Mux3~1_combout ),
	.datac(!\reg_bank|Mux3~0_combout ),
	.datad(!\rs1[0]~input_o ),
	.datae(!\reg_bank|Mux3~3_combout ),
	.dataf(!\rs1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux3~4 .extended_lut = "off";
defparam \reg_bank|Mux3~4 .lut_mask = 64'h0F330F33550055FF;
defparam \reg_bank|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N24
cyclonev_lcell_comb \ULA|Add0~113 (
// Equation(s):
// \ULA|Add0~113_sumout  = SUM(( (!\rs1[4]~input_o  & ((\reg_bank|Mux3~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux3~4_combout )) ) + ( \reg_bank|Mux35~10_combout  ) + ( \ULA|Add0~110  ))
// \ULA|Add0~114  = CARRY(( (!\rs1[4]~input_o  & ((\reg_bank|Mux3~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux3~4_combout )) ) + ( \reg_bank|Mux35~10_combout  ) + ( \ULA|Add0~110  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(!\reg_bank|Mux3~4_combout ),
	.datac(!\reg_bank|Mux35~10_combout ),
	.datad(!\reg_bank|Mux3~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~113_sumout ),
	.cout(\ULA|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~113 .extended_lut = "off";
defparam \ULA|Add0~113 .lut_mask = 64'h0000F0F0000011BB;
defparam \ULA|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N3
cyclonev_lcell_comb \ULA|Mux3~0 (
// Equation(s):
// \ULA|Mux3~0_combout  = ( \ULA|Add0~113_sumout  & ( (!\reg_bank|Mux35~10_combout  & ((!\sel[1]~input_o  & (!\sel[0]~input_o )) # (\sel[1]~input_o  & ((\reg_bank|Mux3~10_combout ))))) # (\reg_bank|Mux35~10_combout  & (((!\sel[0]~input_o ) # 
// (\reg_bank|Mux3~10_combout )))) ) ) # ( !\ULA|Add0~113_sumout  & ( (!\reg_bank|Mux35~10_combout  & (\sel[1]~input_o  & ((\reg_bank|Mux3~10_combout )))) # (\reg_bank|Mux35~10_combout  & ((!\sel[0]~input_o  & (\sel[1]~input_o )) # (\sel[0]~input_o  & 
// ((\reg_bank|Mux3~10_combout ))))) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\sel[0]~input_o ),
	.datac(!\reg_bank|Mux3~10_combout ),
	.datad(!\reg_bank|Mux35~10_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux3~0 .extended_lut = "off";
defparam \ULA|Mux3~0 .lut_mask = 64'h054705478DCF8DCF;
defparam \ULA|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \reg_bank|registers[11][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][28] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \reg_bank|Mux3~5 (
// Equation(s):
// \reg_bank|Mux3~5_combout  = ( \reg_bank|registers[10][28]~q  & ( \reg_bank|registers[9][28]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o ) # (\reg_bank|registers[8][28]~q )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[11][28]~q 
// ))) ) ) ) # ( !\reg_bank|registers[10][28]~q  & ( \reg_bank|registers[9][28]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[8][28]~q  & !\rs1[1]~input_o )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[11][28]~q ))) ) ) ) # ( 
// \reg_bank|registers[10][28]~q  & ( !\reg_bank|registers[9][28]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o ) # (\reg_bank|registers[8][28]~q )))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][28]~q  & ((\rs1[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[10][28]~q  & ( !\reg_bank|registers[9][28]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[8][28]~q  & !\rs1[1]~input_o )))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][28]~q  & ((\rs1[1]~input_o )))) ) ) )

	.dataa(!\reg_bank|registers[11][28]~q ),
	.datab(!\reg_bank|registers[8][28]~q ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[10][28]~q ),
	.dataf(!\reg_bank|registers[9][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux3~5 .extended_lut = "off";
defparam \reg_bank|Mux3~5 .lut_mask = 64'h300530F53F053FF5;
defparam \reg_bank|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N39
cyclonev_lcell_comb \reg_bank|Mux3~7 (
// Equation(s):
// \reg_bank|Mux3~7_combout  = ( \reg_bank|registers[15][28]~q  & ( \reg_bank|registers[14][28]~q  & ( ((!\rs1[0]~input_o  & ((\reg_bank|registers[12][28]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[13][28]~q ))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[15][28]~q  & ( \reg_bank|registers[14][28]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o ) # (\reg_bank|registers[12][28]~q )))) # (\rs1[0]~input_o  & (\reg_bank|registers[13][28]~q  & ((!\rs1[1]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[15][28]~q  & ( !\reg_bank|registers[14][28]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[12][28]~q  & !\rs1[1]~input_o )))) # (\rs1[0]~input_o  & (((\rs1[1]~input_o )) # (\reg_bank|registers[13][28]~q ))) ) ) ) # ( 
// !\reg_bank|registers[15][28]~q  & ( !\reg_bank|registers[14][28]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[12][28]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[13][28]~q )))) ) ) )

	.dataa(!\reg_bank|registers[13][28]~q ),
	.datab(!\reg_bank|registers[12][28]~q ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[15][28]~q ),
	.dataf(!\reg_bank|registers[14][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux3~7 .extended_lut = "off";
defparam \reg_bank|Mux3~7 .lut_mask = 64'h3500350F35F035FF;
defparam \reg_bank|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \reg_bank|Mux3~6 (
// Equation(s):
// \reg_bank|Mux3~6_combout  = ( \reg_bank|registers[3][28]~q  & ( \reg_bank|registers[1][28]~q  & ( ((\reg_bank|registers[2][28]~q  & \rs1[1]~input_o )) # (\rs1[0]~input_o ) ) ) ) # ( !\reg_bank|registers[3][28]~q  & ( \reg_bank|registers[1][28]~q  & ( 
// (!\rs1[0]~input_o  & (\reg_bank|registers[2][28]~q  & \rs1[1]~input_o )) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o ))) ) ) ) # ( \reg_bank|registers[3][28]~q  & ( !\reg_bank|registers[1][28]~q  & ( (\rs1[1]~input_o  & ((\reg_bank|registers[2][28]~q ) # 
// (\rs1[0]~input_o ))) ) ) ) # ( !\reg_bank|registers[3][28]~q  & ( !\reg_bank|registers[1][28]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[2][28]~q  & \rs1[1]~input_o )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|registers[2][28]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[3][28]~q ),
	.dataf(!\reg_bank|registers[1][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux3~6 .extended_lut = "off";
defparam \reg_bank|Mux3~6 .lut_mask = 64'h000A005F550A555F;
defparam \reg_bank|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N27
cyclonev_lcell_comb \reg_bank|Mux3~8 (
// Equation(s):
// \reg_bank|Mux3~8_combout  = ( \rs1[0]~input_o  & ( \reg_bank|registers[6][28]~q  & ( (!\rs1[1]~input_o  & ((\reg_bank|registers[5][28]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[7][28]~q )) ) ) ) # ( !\rs1[0]~input_o  & ( 
// \reg_bank|registers[6][28]~q  & ( (\reg_bank|registers[4][28]~q ) # (\rs1[1]~input_o ) ) ) ) # ( \rs1[0]~input_o  & ( !\reg_bank|registers[6][28]~q  & ( (!\rs1[1]~input_o  & ((\reg_bank|registers[5][28]~q ))) # (\rs1[1]~input_o  & 
// (\reg_bank|registers[7][28]~q )) ) ) ) # ( !\rs1[0]~input_o  & ( !\reg_bank|registers[6][28]~q  & ( (!\rs1[1]~input_o  & \reg_bank|registers[4][28]~q ) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|registers[7][28]~q ),
	.datac(!\reg_bank|registers[4][28]~q ),
	.datad(!\reg_bank|registers[5][28]~q ),
	.datae(!\rs1[0]~input_o ),
	.dataf(!\reg_bank|registers[6][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux3~8 .extended_lut = "off";
defparam \reg_bank|Mux3~8 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \reg_bank|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \reg_bank|Mux3~9 (
// Equation(s):
// \reg_bank|Mux3~9_combout  = ( \reg_bank|Mux3~6_combout  & ( \reg_bank|Mux3~8_combout  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & (\reg_bank|Mux3~5_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux3~7_combout )))) ) ) ) # ( !\reg_bank|Mux3~6_combout  & 
// ( \reg_bank|Mux3~8_combout  & ( (!\rs1[3]~input_o  & (((\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux3~5_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux3~7_combout ))))) ) ) ) # ( \reg_bank|Mux3~6_combout  & ( 
// !\reg_bank|Mux3~8_combout  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )))) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux3~5_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux3~7_combout ))))) ) ) ) # ( !\reg_bank|Mux3~6_combout  & ( 
// !\reg_bank|Mux3~8_combout  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|Mux3~5_combout )) # (\rs1[2]~input_o  & ((\reg_bank|Mux3~7_combout ))))) ) ) )

	.dataa(!\reg_bank|Mux3~5_combout ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|Mux3~7_combout ),
	.datae(!\reg_bank|Mux3~6_combout ),
	.dataf(!\reg_bank|Mux3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux3~9 .extended_lut = "off";
defparam \reg_bank|Mux3~9 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \reg_bank|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \reg_bank|Mux3~10 (
// Equation(s):
// \reg_bank|Mux3~10_combout  = ( \reg_bank|Mux3~9_combout  & ( \reg_bank|Mux3~4_combout  ) ) # ( !\reg_bank|Mux3~9_combout  & ( \reg_bank|Mux3~4_combout  & ( \rs1[4]~input_o  ) ) ) # ( \reg_bank|Mux3~9_combout  & ( !\reg_bank|Mux3~4_combout  & ( 
// !\rs1[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\rs1[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_bank|Mux3~9_combout ),
	.dataf(!\reg_bank|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux3~10 .extended_lut = "off";
defparam \reg_bank|Mux3~10 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \reg_bank|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \reg_bank|registers[4][29]~feeder (
// Equation(s):
// \reg_bank|registers[4][29]~feeder_combout  = ( \ULA|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[4][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[4][29]~feeder .extended_lut = "off";
defparam \reg_bank|registers[4][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[4][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N26
dffeas \reg_bank|registers[4][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[4][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N32
dffeas \reg_bank|registers[5][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N50
dffeas \reg_bank|registers[6][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N56
dffeas \reg_bank|registers[7][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \reg_bank|Mux34~8 (
// Equation(s):
// \reg_bank|Mux34~8_combout  = ( \rs2[0]~input_o  & ( \reg_bank|registers[7][29]~q  & ( (\reg_bank|registers[5][29]~q ) # (\rs2[1]~input_o ) ) ) ) # ( !\rs2[0]~input_o  & ( \reg_bank|registers[7][29]~q  & ( (!\rs2[1]~input_o  & (\reg_bank|registers[4][29]~q 
// )) # (\rs2[1]~input_o  & ((\reg_bank|registers[6][29]~q ))) ) ) ) # ( \rs2[0]~input_o  & ( !\reg_bank|registers[7][29]~q  & ( (!\rs2[1]~input_o  & \reg_bank|registers[5][29]~q ) ) ) ) # ( !\rs2[0]~input_o  & ( !\reg_bank|registers[7][29]~q  & ( 
// (!\rs2[1]~input_o  & (\reg_bank|registers[4][29]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[6][29]~q ))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[4][29]~q ),
	.datac(!\reg_bank|registers[5][29]~q ),
	.datad(!\reg_bank|registers[6][29]~q ),
	.datae(!\rs2[0]~input_o ),
	.dataf(!\reg_bank|registers[7][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux34~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux34~8 .extended_lut = "off";
defparam \reg_bank|Mux34~8 .lut_mask = 64'h22770A0A22775F5F;
defparam \reg_bank|Mux34~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N2
dffeas \reg_bank|registers[15][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N59
dffeas \reg_bank|registers[13][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N42
cyclonev_lcell_comb \reg_bank|registers[12][29]~feeder (
// Equation(s):
// \reg_bank|registers[12][29]~feeder_combout  = ( \ULA|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][29]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N44
dffeas \reg_bank|registers[12][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N21
cyclonev_lcell_comb \reg_bank|registers[14][29]~feeder (
// Equation(s):
// \reg_bank|registers[14][29]~feeder_combout  = ( \ULA|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[14][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[14][29]~feeder .extended_lut = "off";
defparam \reg_bank|registers[14][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[14][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N23
dffeas \reg_bank|registers[14][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[14][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \reg_bank|Mux34~7 (
// Equation(s):
// \reg_bank|Mux34~7_combout  = ( \reg_bank|registers[12][29]~q  & ( \reg_bank|registers[14][29]~q  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & ((\reg_bank|registers[13][29]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[15][29]~q ))) ) ) ) # ( 
// !\reg_bank|registers[12][29]~q  & ( \reg_bank|registers[14][29]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[13][29]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[15][29]~q )))) ) 
// ) ) # ( \reg_bank|registers[12][29]~q  & ( !\reg_bank|registers[14][29]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[13][29]~q ))) # (\rs2[1]~input_o  & 
// (\reg_bank|registers[15][29]~q )))) ) ) ) # ( !\reg_bank|registers[12][29]~q  & ( !\reg_bank|registers[14][29]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[13][29]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[15][29]~q )))) ) 
// ) )

	.dataa(!\reg_bank|registers[15][29]~q ),
	.datab(!\reg_bank|registers[13][29]~q ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[12][29]~q ),
	.dataf(!\reg_bank|registers[14][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux34~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux34~7 .extended_lut = "off";
defparam \reg_bank|Mux34~7 .lut_mask = 64'h0305F30503F5F3F5;
defparam \reg_bank|Mux34~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N28
dffeas \reg_bank|registers[2][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N23
dffeas \reg_bank|registers[3][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N5
dffeas \reg_bank|registers[1][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N21
cyclonev_lcell_comb \reg_bank|Mux34~6 (
// Equation(s):
// \reg_bank|Mux34~6_combout  = ( \reg_bank|registers[1][29]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o )) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[2][29]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[3][29]~q ))))) ) ) # ( 
// !\reg_bank|registers[1][29]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[2][29]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[3][29]~q ))))) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[2][29]~q ),
	.datad(!\reg_bank|registers[3][29]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux34~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux34~6 .extended_lut = "off";
defparam \reg_bank|Mux34~6 .lut_mask = 64'h0415041526372637;
defparam \reg_bank|Mux34~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N1
dffeas \reg_bank|registers[8][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \reg_bank|registers[10][29]~feeder (
// Equation(s):
// \reg_bank|registers[10][29]~feeder_combout  = ( \ULA|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[10][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[10][29]~feeder .extended_lut = "off";
defparam \reg_bank|registers[10][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[10][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N2
dffeas \reg_bank|registers[10][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[10][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N56
dffeas \reg_bank|registers[11][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N32
dffeas \reg_bank|registers[9][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \reg_bank|Mux34~5 (
// Equation(s):
// \reg_bank|Mux34~5_combout  = ( \reg_bank|registers[11][29]~q  & ( \reg_bank|registers[9][29]~q  & ( ((!\rs2[1]~input_o  & (\reg_bank|registers[8][29]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[10][29]~q )))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[11][29]~q  & ( \reg_bank|registers[9][29]~q  & ( (!\rs2[1]~input_o  & (((\reg_bank|registers[8][29]~q )) # (\rs2[0]~input_o ))) # (\rs2[1]~input_o  & (!\rs2[0]~input_o  & ((\reg_bank|registers[10][29]~q )))) ) ) ) # ( 
// \reg_bank|registers[11][29]~q  & ( !\reg_bank|registers[9][29]~q  & ( (!\rs2[1]~input_o  & (!\rs2[0]~input_o  & (\reg_bank|registers[8][29]~q ))) # (\rs2[1]~input_o  & (((\reg_bank|registers[10][29]~q )) # (\rs2[0]~input_o ))) ) ) ) # ( 
// !\reg_bank|registers[11][29]~q  & ( !\reg_bank|registers[9][29]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[8][29]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[10][29]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[8][29]~q ),
	.datad(!\reg_bank|registers[10][29]~q ),
	.datae(!\reg_bank|registers[11][29]~q ),
	.dataf(!\reg_bank|registers[9][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux34~5 .extended_lut = "off";
defparam \reg_bank|Mux34~5 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_bank|Mux34~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N21
cyclonev_lcell_comb \reg_bank|Mux34~9 (
// Equation(s):
// \reg_bank|Mux34~9_combout  = ( \reg_bank|Mux34~6_combout  & ( \reg_bank|Mux34~5_combout  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|Mux34~8_combout )) # (\rs2[3]~input_o  & ((\reg_bank|Mux34~7_combout )))) ) ) ) # ( 
// !\reg_bank|Mux34~6_combout  & ( \reg_bank|Mux34~5_combout  & ( (!\rs2[3]~input_o  & (\reg_bank|Mux34~8_combout  & (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (((!\rs2[2]~input_o ) # (\reg_bank|Mux34~7_combout )))) ) ) ) # ( \reg_bank|Mux34~6_combout  & ( 
// !\reg_bank|Mux34~5_combout  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o )) # (\reg_bank|Mux34~8_combout ))) # (\rs2[3]~input_o  & (((\rs2[2]~input_o  & \reg_bank|Mux34~7_combout )))) ) ) ) # ( !\reg_bank|Mux34~6_combout  & ( !\reg_bank|Mux34~5_combout  & 
// ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|Mux34~8_combout )) # (\rs2[3]~input_o  & ((\reg_bank|Mux34~7_combout ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\reg_bank|Mux34~8_combout ),
	.datac(!\rs2[2]~input_o ),
	.datad(!\reg_bank|Mux34~7_combout ),
	.datae(!\reg_bank|Mux34~6_combout ),
	.dataf(!\reg_bank|Mux34~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux34~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux34~9 .extended_lut = "off";
defparam \reg_bank|Mux34~9 .lut_mask = 64'h0207A2A75257F2F7;
defparam \reg_bank|Mux34~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N32
dffeas \reg_bank|registers[30][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N20
dffeas \reg_bank|registers[18][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N2
dffeas \reg_bank|registers[26][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N50
dffeas \reg_bank|registers[22][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \reg_bank|Mux34~2 (
// Equation(s):
// \reg_bank|Mux34~2_combout  = ( \reg_bank|registers[26][29]~q  & ( \reg_bank|registers[22][29]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[18][29]~q ) # (\rs2[3]~input_o )))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # 
// (\reg_bank|registers[30][29]~q ))) ) ) ) # ( !\reg_bank|registers[26][29]~q  & ( \reg_bank|registers[22][29]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o  & \reg_bank|registers[18][29]~q )))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # 
// (\reg_bank|registers[30][29]~q ))) ) ) ) # ( \reg_bank|registers[26][29]~q  & ( !\reg_bank|registers[22][29]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[18][29]~q ) # (\rs2[3]~input_o )))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][29]~q  & 
// (\rs2[3]~input_o ))) ) ) ) # ( !\reg_bank|registers[26][29]~q  & ( !\reg_bank|registers[22][29]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o  & \reg_bank|registers[18][29]~q )))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][29]~q  & (\rs2[3]~input_o 
// ))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[30][29]~q ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[18][29]~q ),
	.datae(!\reg_bank|registers[26][29]~q ),
	.dataf(!\reg_bank|registers[22][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux34~2 .extended_lut = "off";
defparam \reg_bank|Mux34~2 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \reg_bank|Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \reg_bank|registers[27][29]~feeder (
// Equation(s):
// \reg_bank|registers[27][29]~feeder_combout  = ( \ULA|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[27][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[27][29]~feeder .extended_lut = "off";
defparam \reg_bank|registers[27][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[27][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N8
dffeas \reg_bank|registers[27][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[27][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \reg_bank|registers[31][29]~feeder (
// Equation(s):
// \reg_bank|registers[31][29]~feeder_combout  = ( \ULA|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[31][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[31][29]~feeder .extended_lut = "off";
defparam \reg_bank|registers[31][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[31][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N26
dffeas \reg_bank|registers[31][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[31][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N10
dffeas \reg_bank|registers[23][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N51
cyclonev_lcell_comb \reg_bank|Mux34~3 (
// Equation(s):
// \reg_bank|Mux34~3_combout  = ( \reg_bank|registers[23][29]~q  & ( \reg_bank|registers[19][29]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & (\reg_bank|registers[27][29]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][29]~q )))) ) ) ) # ( 
// !\reg_bank|registers[23][29]~q  & ( \reg_bank|registers[19][29]~q  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[27][29]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][29]~q ))))) 
// ) ) ) # ( \reg_bank|registers[23][29]~q  & ( !\reg_bank|registers[19][29]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o )))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[27][29]~q )) # (\rs2[2]~input_o  & 
// ((\reg_bank|registers[31][29]~q ))))) ) ) ) # ( !\reg_bank|registers[23][29]~q  & ( !\reg_bank|registers[19][29]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & (\reg_bank|registers[27][29]~q )) # (\rs2[2]~input_o  & ((\reg_bank|registers[31][29]~q ))))) 
// ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\reg_bank|registers[27][29]~q ),
	.datac(!\rs2[2]~input_o ),
	.datad(!\reg_bank|registers[31][29]~q ),
	.datae(!\reg_bank|registers[23][29]~q ),
	.dataf(!\reg_bank|registers[19][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux34~3 .extended_lut = "off";
defparam \reg_bank|Mux34~3 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg_bank|Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N50
dffeas \reg_bank|registers[29][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N18
cyclonev_lcell_comb \reg_bank|registers[21][29]~feeder (
// Equation(s):
// \reg_bank|registers[21][29]~feeder_combout  = ( \ULA|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[21][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[21][29]~feeder .extended_lut = "off";
defparam \reg_bank|registers[21][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[21][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N20
dffeas \reg_bank|registers[21][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[21][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N0
cyclonev_lcell_comb \reg_bank|registers[25][29]~feeder (
// Equation(s):
// \reg_bank|registers[25][29]~feeder_combout  = ( \ULA|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[25][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[25][29]~feeder .extended_lut = "off";
defparam \reg_bank|registers[25][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[25][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N2
dffeas \reg_bank|registers[25][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[25][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N36
cyclonev_lcell_comb \reg_bank|registers[17][29]~feeder (
// Equation(s):
// \reg_bank|registers[17][29]~feeder_combout  = ( \ULA|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[17][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[17][29]~feeder .extended_lut = "off";
defparam \reg_bank|registers[17][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[17][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N38
dffeas \reg_bank|registers[17][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[17][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N30
cyclonev_lcell_comb \reg_bank|Mux34~1 (
// Equation(s):
// \reg_bank|Mux34~1_combout  = ( \reg_bank|registers[25][29]~q  & ( \reg_bank|registers[17][29]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][29]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][29]~q ))) ) ) ) # ( 
// !\reg_bank|registers[25][29]~q  & ( \reg_bank|registers[17][29]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][29]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][29]~q )))) 
// ) ) ) # ( \reg_bank|registers[25][29]~q  & ( !\reg_bank|registers[17][29]~q  & ( (!\rs2[2]~input_o  & (((\rs2[3]~input_o )))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][29]~q ))) # (\rs2[3]~input_o  & 
// (\reg_bank|registers[29][29]~q )))) ) ) ) # ( !\reg_bank|registers[25][29]~q  & ( !\reg_bank|registers[17][29]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[21][29]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[29][29]~q )))) ) 
// ) )

	.dataa(!\reg_bank|registers[29][29]~q ),
	.datab(!\reg_bank|registers[21][29]~q ),
	.datac(!\rs2[2]~input_o ),
	.datad(!\rs2[3]~input_o ),
	.datae(!\reg_bank|registers[25][29]~q ),
	.dataf(!\reg_bank|registers[17][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux34~1 .extended_lut = "off";
defparam \reg_bank|Mux34~1 .lut_mask = 64'h030503F5F305F3F5;
defparam \reg_bank|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N38
dffeas \reg_bank|registers[16][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N5
dffeas \reg_bank|registers[28][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N50
dffeas \reg_bank|registers[24][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N50
dffeas \reg_bank|registers[20][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N51
cyclonev_lcell_comb \reg_bank|Mux34~0 (
// Equation(s):
// \reg_bank|Mux34~0_combout  = ( \reg_bank|registers[24][29]~q  & ( \reg_bank|registers[20][29]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[16][29]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # 
// ((\reg_bank|registers[28][29]~q )))) ) ) ) # ( !\reg_bank|registers[24][29]~q  & ( \reg_bank|registers[20][29]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[16][29]~q ))) # (\rs2[2]~input_o  & ((!\rs2[3]~input_o ) # 
// ((\reg_bank|registers[28][29]~q )))) ) ) ) # ( \reg_bank|registers[24][29]~q  & ( !\reg_bank|registers[20][29]~q  & ( (!\rs2[2]~input_o  & (((\reg_bank|registers[16][29]~q )) # (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & 
// ((\reg_bank|registers[28][29]~q )))) ) ) ) # ( !\reg_bank|registers[24][29]~q  & ( !\reg_bank|registers[20][29]~q  & ( (!\rs2[2]~input_o  & (!\rs2[3]~input_o  & (\reg_bank|registers[16][29]~q ))) # (\rs2[2]~input_o  & (\rs2[3]~input_o  & 
// ((\reg_bank|registers[28][29]~q )))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\rs2[3]~input_o ),
	.datac(!\reg_bank|registers[16][29]~q ),
	.datad(!\reg_bank|registers[28][29]~q ),
	.datae(!\reg_bank|registers[24][29]~q ),
	.dataf(!\reg_bank|registers[20][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux34~0 .extended_lut = "off";
defparam \reg_bank|Mux34~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_bank|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N39
cyclonev_lcell_comb \reg_bank|Mux34~4 (
// Equation(s):
// \reg_bank|Mux34~4_combout  = ( \reg_bank|Mux34~1_combout  & ( \reg_bank|Mux34~0_combout  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|Mux34~2_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux34~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux34~1_combout  & ( \reg_bank|Mux34~0_combout  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|Mux34~2_combout ))) # (\rs2[0]~input_o  & (((\reg_bank|Mux34~3_combout  & \rs2[1]~input_o )))) ) ) ) # ( \reg_bank|Mux34~1_combout  & ( 
// !\reg_bank|Mux34~0_combout  & ( (!\rs2[0]~input_o  & (\reg_bank|Mux34~2_combout  & ((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|Mux34~3_combout )))) ) ) ) # ( !\reg_bank|Mux34~1_combout  & ( !\reg_bank|Mux34~0_combout  & 
// ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|Mux34~2_combout )) # (\rs2[0]~input_o  & ((\reg_bank|Mux34~3_combout ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|Mux34~2_combout ),
	.datac(!\reg_bank|Mux34~3_combout ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|Mux34~1_combout ),
	.dataf(!\reg_bank|Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux34~4 .extended_lut = "off";
defparam \reg_bank|Mux34~4 .lut_mask = 64'h00275527AA27FF27;
defparam \reg_bank|Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \reg_bank|Mux34~10 (
// Equation(s):
// \reg_bank|Mux34~10_combout  = ( \reg_bank|Mux34~4_combout  & ( (\reg_bank|Mux34~9_combout ) # (\rs2[4]~input_o ) ) ) # ( !\reg_bank|Mux34~4_combout  & ( (!\rs2[4]~input_o  & \reg_bank|Mux34~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(!\reg_bank|Mux34~9_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux34~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux34~10 .extended_lut = "off";
defparam \reg_bank|Mux34~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \reg_bank|Mux34~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N39
cyclonev_lcell_comb \reg_bank|Mux2~5 (
// Equation(s):
// \reg_bank|Mux2~5_combout  = ( \reg_bank|registers[10][29]~q  & ( \reg_bank|registers[9][29]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o ) # (\reg_bank|registers[8][29]~q )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[11][29]~q 
// ))) ) ) ) # ( !\reg_bank|registers[10][29]~q  & ( \reg_bank|registers[9][29]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[8][29]~q  & !\rs1[1]~input_o )))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[11][29]~q ))) ) ) ) # ( 
// \reg_bank|registers[10][29]~q  & ( !\reg_bank|registers[9][29]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o ) # (\reg_bank|registers[8][29]~q )))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][29]~q  & ((\rs1[1]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[10][29]~q  & ( !\reg_bank|registers[9][29]~q  & ( (!\rs1[0]~input_o  & (((\reg_bank|registers[8][29]~q  & !\rs1[1]~input_o )))) # (\rs1[0]~input_o  & (\reg_bank|registers[11][29]~q  & ((\rs1[1]~input_o )))) ) ) )

	.dataa(!\reg_bank|registers[11][29]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[8][29]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[10][29]~q ),
	.dataf(!\reg_bank|registers[9][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux2~5 .extended_lut = "off";
defparam \reg_bank|Mux2~5 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \reg_bank|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \reg_bank|Mux2~8 (
// Equation(s):
// \reg_bank|Mux2~8_combout  = ( \reg_bank|registers[4][29]~q  & ( \reg_bank|registers[7][29]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|registers[6][29]~q )))) # (\rs1[0]~input_o  & (((\reg_bank|registers[5][29]~q )) # (\rs1[1]~input_o 
// ))) ) ) ) # ( !\reg_bank|registers[4][29]~q  & ( \reg_bank|registers[7][29]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & (\reg_bank|registers[6][29]~q ))) # (\rs1[0]~input_o  & (((\reg_bank|registers[5][29]~q )) # (\rs1[1]~input_o ))) ) ) ) # ( 
// \reg_bank|registers[4][29]~q  & ( !\reg_bank|registers[7][29]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o ) # ((\reg_bank|registers[6][29]~q )))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & ((\reg_bank|registers[5][29]~q )))) ) ) ) # ( 
// !\reg_bank|registers[4][29]~q  & ( !\reg_bank|registers[7][29]~q  & ( (!\rs1[0]~input_o  & (\rs1[1]~input_o  & (\reg_bank|registers[6][29]~q ))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o  & ((\reg_bank|registers[5][29]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[6][29]~q ),
	.datad(!\reg_bank|registers[5][29]~q ),
	.datae(!\reg_bank|registers[4][29]~q ),
	.dataf(!\reg_bank|registers[7][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux2~8 .extended_lut = "off";
defparam \reg_bank|Mux2~8 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_bank|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N27
cyclonev_lcell_comb \reg_bank|Mux2~6 (
// Equation(s):
// \reg_bank|Mux2~6_combout  = ( \reg_bank|registers[1][29]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o )) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[2][29]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[3][29]~q )))) ) ) # ( 
// !\reg_bank|registers[1][29]~q  & ( (\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[2][29]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[3][29]~q )))) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[3][29]~q ),
	.datad(!\reg_bank|registers[2][29]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux2~6 .extended_lut = "off";
defparam \reg_bank|Mux2~6 .lut_mask = 64'h0145014523672367;
defparam \reg_bank|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \reg_bank|Mux2~7 (
// Equation(s):
// \reg_bank|Mux2~7_combout  = ( \reg_bank|registers[13][29]~q  & ( \reg_bank|registers[14][29]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o )) # (\reg_bank|registers[12][29]~q ))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o ) # 
// (\reg_bank|registers[15][29]~q )))) ) ) ) # ( !\reg_bank|registers[13][29]~q  & ( \reg_bank|registers[14][29]~q  & ( (!\rs1[1]~input_o  & (\reg_bank|registers[12][29]~q  & (!\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o ) # 
// (\reg_bank|registers[15][29]~q )))) ) ) ) # ( \reg_bank|registers[13][29]~q  & ( !\reg_bank|registers[14][29]~q  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o )) # (\reg_bank|registers[12][29]~q ))) # (\rs1[1]~input_o  & (((\rs1[0]~input_o  & 
// \reg_bank|registers[15][29]~q )))) ) ) ) # ( !\reg_bank|registers[13][29]~q  & ( !\reg_bank|registers[14][29]~q  & ( (!\rs1[1]~input_o  & (\reg_bank|registers[12][29]~q  & (!\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (((\rs1[0]~input_o  & 
// \reg_bank|registers[15][29]~q )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|registers[12][29]~q ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[15][29]~q ),
	.datae(!\reg_bank|registers[13][29]~q ),
	.dataf(!\reg_bank|registers[14][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux2~7 .extended_lut = "off";
defparam \reg_bank|Mux2~7 .lut_mask = 64'h20252A2F70757A7F;
defparam \reg_bank|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \reg_bank|Mux2~9 (
// Equation(s):
// \reg_bank|Mux2~9_combout  = ( \reg_bank|Mux2~6_combout  & ( \reg_bank|Mux2~7_combout  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|Mux2~5_combout ))) # (\rs1[2]~input_o  & (((\reg_bank|Mux2~8_combout ) # (\rs1[3]~input_o )))) ) ) ) # ( 
// !\reg_bank|Mux2~6_combout  & ( \reg_bank|Mux2~7_combout  & ( (!\rs1[2]~input_o  & (\reg_bank|Mux2~5_combout  & (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (((\reg_bank|Mux2~8_combout ) # (\rs1[3]~input_o )))) ) ) ) # ( \reg_bank|Mux2~6_combout  & ( 
// !\reg_bank|Mux2~7_combout  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|Mux2~5_combout ))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o  & \reg_bank|Mux2~8_combout )))) ) ) ) # ( !\reg_bank|Mux2~6_combout  & ( !\reg_bank|Mux2~7_combout  & ( 
// (!\rs1[2]~input_o  & (\reg_bank|Mux2~5_combout  & (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o  & \reg_bank|Mux2~8_combout )))) ) ) )

	.dataa(!\reg_bank|Mux2~5_combout ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|Mux2~8_combout ),
	.datae(!\reg_bank|Mux2~6_combout ),
	.dataf(!\reg_bank|Mux2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux2~9 .extended_lut = "off";
defparam \reg_bank|Mux2~9 .lut_mask = 64'h0434C4F40737C7F7;
defparam \reg_bank|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N27
cyclonev_lcell_comb \ULA|Add0~117 (
// Equation(s):
// \ULA|Add0~117_sumout  = SUM(( \reg_bank|Mux34~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux2~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux2~4_combout )) ) + ( \ULA|Add0~114  ))
// \ULA|Add0~118  = CARRY(( \reg_bank|Mux34~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux2~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux2~4_combout )) ) + ( \ULA|Add0~114  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux2~4_combout ),
	.datad(!\reg_bank|Mux34~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux2~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~117_sumout ),
	.cout(\ULA|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~117 .extended_lut = "off";
defparam \ULA|Add0~117 .lut_mask = 64'h0000FA50000000FF;
defparam \ULA|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N51
cyclonev_lcell_comb \ULA|Mux2~0 (
// Equation(s):
// \ULA|Mux2~0_combout  = ( \reg_bank|Mux2~10_combout  & ( \ULA|Add0~117_sumout  & ( (!\sel[0]~input_o ) # ((\reg_bank|Mux34~10_combout ) # (\sel[1]~input_o )) ) ) ) # ( !\reg_bank|Mux2~10_combout  & ( \ULA|Add0~117_sumout  & ( (!\sel[0]~input_o  & 
// ((!\sel[1]~input_o ) # (\reg_bank|Mux34~10_combout ))) ) ) ) # ( \reg_bank|Mux2~10_combout  & ( !\ULA|Add0~117_sumout  & ( ((\sel[0]~input_o  & \reg_bank|Mux34~10_combout )) # (\sel[1]~input_o ) ) ) ) # ( !\reg_bank|Mux2~10_combout  & ( 
// !\ULA|Add0~117_sumout  & ( (!\sel[0]~input_o  & (\sel[1]~input_o  & \reg_bank|Mux34~10_combout )) ) ) )

	.dataa(!\sel[0]~input_o ),
	.datab(gnd),
	.datac(!\sel[1]~input_o ),
	.datad(!\reg_bank|Mux34~10_combout ),
	.datae(!\reg_bank|Mux2~10_combout ),
	.dataf(!\ULA|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux2~0 .extended_lut = "off";
defparam \ULA|Mux2~0 .lut_mask = 64'h000A0F5FA0AAAFFF;
defparam \ULA|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N12
cyclonev_lcell_comb \reg_bank|registers[19][29]~feeder (
// Equation(s):
// \reg_bank|registers[19][29]~feeder_combout  = ( \ULA|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[19][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[19][29]~feeder .extended_lut = "off";
defparam \reg_bank|registers[19][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[19][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N13
dffeas \reg_bank|registers[19][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[19][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][29] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N57
cyclonev_lcell_comb \reg_bank|Mux2~3 (
// Equation(s):
// \reg_bank|Mux2~3_combout  = ( \reg_bank|registers[23][29]~q  & ( \reg_bank|registers[27][29]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[19][29]~q )) # (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # 
// ((\reg_bank|registers[31][29]~q )))) ) ) ) # ( !\reg_bank|registers[23][29]~q  & ( \reg_bank|registers[27][29]~q  & ( (!\rs1[2]~input_o  & (((\reg_bank|registers[19][29]~q )) # (\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & 
// ((\reg_bank|registers[31][29]~q )))) ) ) ) # ( \reg_bank|registers[23][29]~q  & ( !\reg_bank|registers[27][29]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[19][29]~q ))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o ) # 
// ((\reg_bank|registers[31][29]~q )))) ) ) ) # ( !\reg_bank|registers[23][29]~q  & ( !\reg_bank|registers[27][29]~q  & ( (!\rs1[2]~input_o  & (!\rs1[3]~input_o  & (\reg_bank|registers[19][29]~q ))) # (\rs1[2]~input_o  & (\rs1[3]~input_o  & 
// ((\reg_bank|registers[31][29]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\reg_bank|registers[19][29]~q ),
	.datad(!\reg_bank|registers[31][29]~q ),
	.datae(!\reg_bank|registers[23][29]~q ),
	.dataf(!\reg_bank|registers[27][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux2~3 .extended_lut = "off";
defparam \reg_bank|Mux2~3 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N54
cyclonev_lcell_comb \reg_bank|Mux2~0 (
// Equation(s):
// \reg_bank|Mux2~0_combout  = ( \reg_bank|registers[24][29]~q  & ( \rs1[3]~input_o  & ( (!\rs1[2]~input_o ) # (\reg_bank|registers[28][29]~q ) ) ) ) # ( !\reg_bank|registers[24][29]~q  & ( \rs1[3]~input_o  & ( (\reg_bank|registers[28][29]~q  & 
// \rs1[2]~input_o ) ) ) ) # ( \reg_bank|registers[24][29]~q  & ( !\rs1[3]~input_o  & ( (!\rs1[2]~input_o  & ((\reg_bank|registers[16][29]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[20][29]~q )) ) ) ) # ( !\reg_bank|registers[24][29]~q  & ( 
// !\rs1[3]~input_o  & ( (!\rs1[2]~input_o  & ((\reg_bank|registers[16][29]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[20][29]~q )) ) ) )

	.dataa(!\reg_bank|registers[20][29]~q ),
	.datab(!\reg_bank|registers[16][29]~q ),
	.datac(!\reg_bank|registers[28][29]~q ),
	.datad(!\rs1[2]~input_o ),
	.datae(!\reg_bank|registers[24][29]~q ),
	.dataf(!\rs1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux2~0 .extended_lut = "off";
defparam \reg_bank|Mux2~0 .lut_mask = 64'h33553355000FFF0F;
defparam \reg_bank|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N48
cyclonev_lcell_comb \reg_bank|Mux2~1 (
// Equation(s):
// \reg_bank|Mux2~1_combout  = ( \reg_bank|registers[17][29]~q  & ( \reg_bank|registers[25][29]~q  & ( (!\rs1[2]~input_o ) # ((!\rs1[3]~input_o  & (\reg_bank|registers[21][29]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][29]~q )))) ) ) ) # ( 
// !\reg_bank|registers[17][29]~q  & ( \reg_bank|registers[25][29]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][29]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][29]~q ))))) ) 
// ) ) # ( \reg_bank|registers[17][29]~q  & ( !\reg_bank|registers[25][29]~q  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) # (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][29]~q )) # (\rs1[3]~input_o  & 
// ((\reg_bank|registers[29][29]~q ))))) ) ) ) # ( !\reg_bank|registers[17][29]~q  & ( !\reg_bank|registers[25][29]~q  & ( (\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|registers[21][29]~q )) # (\rs1[3]~input_o  & ((\reg_bank|registers[29][29]~q ))))) 
// ) ) )

	.dataa(!\reg_bank|registers[21][29]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|registers[29][29]~q ),
	.datae(!\reg_bank|registers[17][29]~q ),
	.dataf(!\reg_bank|registers[25][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux2~1 .extended_lut = "off";
defparam \reg_bank|Mux2~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \reg_bank|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N51
cyclonev_lcell_comb \reg_bank|Mux2~2 (
// Equation(s):
// \reg_bank|Mux2~2_combout  = ( \rs1[2]~input_o  & ( \reg_bank|registers[22][29]~q  & ( (!\rs1[3]~input_o ) # (\reg_bank|registers[30][29]~q ) ) ) ) # ( !\rs1[2]~input_o  & ( \reg_bank|registers[22][29]~q  & ( (!\rs1[3]~input_o  & 
// ((\reg_bank|registers[18][29]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[26][29]~q )) ) ) ) # ( \rs1[2]~input_o  & ( !\reg_bank|registers[22][29]~q  & ( (\reg_bank|registers[30][29]~q  & \rs1[3]~input_o ) ) ) ) # ( !\rs1[2]~input_o  & ( 
// !\reg_bank|registers[22][29]~q  & ( (!\rs1[3]~input_o  & ((\reg_bank|registers[18][29]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[26][29]~q )) ) ) )

	.dataa(!\reg_bank|registers[26][29]~q ),
	.datab(!\reg_bank|registers[30][29]~q ),
	.datac(!\reg_bank|registers[18][29]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\rs1[2]~input_o ),
	.dataf(!\reg_bank|registers[22][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux2~2 .extended_lut = "off";
defparam \reg_bank|Mux2~2 .lut_mask = 64'h0F5500330F55FF33;
defparam \reg_bank|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N15
cyclonev_lcell_comb \reg_bank|Mux2~4 (
// Equation(s):
// \reg_bank|Mux2~4_combout  = ( \reg_bank|Mux2~1_combout  & ( \reg_bank|Mux2~2_combout  & ( (!\rs1[1]~input_o  & (((\reg_bank|Mux2~0_combout )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|Mux2~3_combout )))) ) ) ) # ( 
// !\reg_bank|Mux2~1_combout  & ( \reg_bank|Mux2~2_combout  & ( (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|Mux2~0_combout )))) # (\rs1[1]~input_o  & ((!\rs1[0]~input_o ) # ((\reg_bank|Mux2~3_combout )))) ) ) ) # ( \reg_bank|Mux2~1_combout  & ( 
// !\reg_bank|Mux2~2_combout  & ( (!\rs1[1]~input_o  & (((\reg_bank|Mux2~0_combout )) # (\rs1[0]~input_o ))) # (\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|Mux2~3_combout ))) ) ) ) # ( !\reg_bank|Mux2~1_combout  & ( !\reg_bank|Mux2~2_combout  & ( 
// (!\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|Mux2~0_combout )))) # (\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|Mux2~3_combout ))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|Mux2~3_combout ),
	.datad(!\reg_bank|Mux2~0_combout ),
	.datae(!\reg_bank|Mux2~1_combout ),
	.dataf(!\reg_bank|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux2~4 .extended_lut = "off";
defparam \reg_bank|Mux2~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \reg_bank|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N21
cyclonev_lcell_comb \reg_bank|Mux2~10 (
// Equation(s):
// \reg_bank|Mux2~10_combout  = ( \reg_bank|Mux2~9_combout  & ( (!\rs1[4]~input_o ) # (\reg_bank|Mux2~4_combout ) ) ) # ( !\reg_bank|Mux2~9_combout  & ( (\rs1[4]~input_o  & \reg_bank|Mux2~4_combout ) ) )

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_bank|Mux2~4_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux2~10 .extended_lut = "off";
defparam \reg_bank|Mux2~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \reg_bank|Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N2
dffeas \reg_bank|registers[1][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N20
dffeas \reg_bank|registers[3][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N26
dffeas \reg_bank|registers[2][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N18
cyclonev_lcell_comb \reg_bank|Mux33~6 (
// Equation(s):
// \reg_bank|Mux33~6_combout  = ( \reg_bank|registers[2][30]~q  & ( (!\rs2[1]~input_o  & (\rs2[0]~input_o  & (\reg_bank|registers[1][30]~q ))) # (\rs2[1]~input_o  & ((!\rs2[0]~input_o ) # ((\reg_bank|registers[3][30]~q )))) ) ) # ( 
// !\reg_bank|registers[2][30]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[1][30]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[3][30]~q ))))) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[1][30]~q ),
	.datad(!\reg_bank|registers[3][30]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[2][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux33~6 .extended_lut = "off";
defparam \reg_bank|Mux33~6 .lut_mask = 64'h0213021346574657;
defparam \reg_bank|Mux33~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N8
dffeas \reg_bank|registers[6][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N2
dffeas \reg_bank|registers[7][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N39
cyclonev_lcell_comb \reg_bank|registers[4][30]~feeder (
// Equation(s):
// \reg_bank|registers[4][30]~feeder_combout  = ( \ULA|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[4][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[4][30]~feeder .extended_lut = "off";
defparam \reg_bank|registers[4][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[4][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N41
dffeas \reg_bank|registers[4][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N32
dffeas \reg_bank|registers[5][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N3
cyclonev_lcell_comb \reg_bank|Mux33~8 (
// Equation(s):
// \reg_bank|Mux33~8_combout  = ( \reg_bank|registers[4][30]~q  & ( \reg_bank|registers[5][30]~q  & ( (!\rs2[1]~input_o ) # ((!\rs2[0]~input_o  & (\reg_bank|registers[6][30]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][30]~q )))) ) ) ) # ( 
// !\reg_bank|registers[4][30]~q  & ( \reg_bank|registers[5][30]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o  & (\reg_bank|registers[6][30]~q ))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[7][30]~q )))) ) ) ) # ( 
// \reg_bank|registers[4][30]~q  & ( !\reg_bank|registers[5][30]~q  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o ) # ((\reg_bank|registers[6][30]~q )))) # (\rs2[0]~input_o  & (\rs2[1]~input_o  & ((\reg_bank|registers[7][30]~q )))) ) ) ) # ( 
// !\reg_bank|registers[4][30]~q  & ( !\reg_bank|registers[5][30]~q  & ( (\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[6][30]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[7][30]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[6][30]~q ),
	.datad(!\reg_bank|registers[7][30]~q ),
	.datae(!\reg_bank|registers[4][30]~q ),
	.dataf(!\reg_bank|registers[5][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux33~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux33~8 .extended_lut = "off";
defparam \reg_bank|Mux33~8 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux33~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \reg_bank|registers[15][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N29
dffeas \reg_bank|registers[13][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N53
dffeas \reg_bank|registers[14][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N4
dffeas \reg_bank|registers[12][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N51
cyclonev_lcell_comb \reg_bank|Mux33~7 (
// Equation(s):
// \reg_bank|Mux33~7_combout  = ( \reg_bank|registers[14][30]~q  & ( \reg_bank|registers[12][30]~q  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & ((\reg_bank|registers[13][30]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[15][30]~q ))) ) ) ) # ( 
// !\reg_bank|registers[14][30]~q  & ( \reg_bank|registers[12][30]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[13][30]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[15][30]~q )))) 
// ) ) ) # ( \reg_bank|registers[14][30]~q  & ( !\reg_bank|registers[12][30]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[13][30]~q ))) # (\rs2[1]~input_o  & 
// (\reg_bank|registers[15][30]~q )))) ) ) ) # ( !\reg_bank|registers[14][30]~q  & ( !\reg_bank|registers[12][30]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|registers[13][30]~q ))) # (\rs2[1]~input_o  & (\reg_bank|registers[15][30]~q )))) ) 
// ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[15][30]~q ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[13][30]~q ),
	.datae(!\reg_bank|registers[14][30]~q ),
	.dataf(!\reg_bank|registers[12][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux33~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux33~7 .extended_lut = "off";
defparam \reg_bank|Mux33~7 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \reg_bank|Mux33~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N6
cyclonev_lcell_comb \reg_bank|registers[9][30]~feeder (
// Equation(s):
// \reg_bank|registers[9][30]~feeder_combout  = ( \ULA|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[9][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[9][30]~feeder .extended_lut = "off";
defparam \reg_bank|registers[9][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[9][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N8
dffeas \reg_bank|registers[9][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N27
cyclonev_lcell_comb \reg_bank|registers[11][30]~feeder (
// Equation(s):
// \reg_bank|registers[11][30]~feeder_combout  = ( \ULA|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[11][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[11][30]~feeder .extended_lut = "off";
defparam \reg_bank|registers[11][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[11][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N29
dffeas \reg_bank|registers[11][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[11][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \reg_bank|registers[10][30]~feeder (
// Equation(s):
// \reg_bank|registers[10][30]~feeder_combout  = ( \ULA|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[10][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[10][30]~feeder .extended_lut = "off";
defparam \reg_bank|registers[10][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[10][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \reg_bank|registers[10][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[10][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \reg_bank|registers[8][30]~feeder (
// Equation(s):
// \reg_bank|registers[8][30]~feeder_combout  = ( \ULA|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][30]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N2
dffeas \reg_bank|registers[8][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \reg_bank|Mux33~5 (
// Equation(s):
// \reg_bank|Mux33~5_combout  = ( \reg_bank|registers[10][30]~q  & ( \reg_bank|registers[8][30]~q  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & (\reg_bank|registers[9][30]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[11][30]~q )))) ) ) ) # ( 
// !\reg_bank|registers[10][30]~q  & ( \reg_bank|registers[8][30]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[9][30]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[11][30]~q ))))) ) 
// ) ) # ( \reg_bank|registers[10][30]~q  & ( !\reg_bank|registers[8][30]~q  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )))) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[9][30]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[11][30]~q 
// ))))) ) ) ) # ( !\reg_bank|registers[10][30]~q  & ( !\reg_bank|registers[8][30]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[9][30]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[11][30]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[9][30]~q ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\reg_bank|registers[11][30]~q ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|registers[10][30]~q ),
	.dataf(!\reg_bank|registers[8][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux33~5 .extended_lut = "off";
defparam \reg_bank|Mux33~5 .lut_mask = 64'h110311CFDD03DDCF;
defparam \reg_bank|Mux33~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N39
cyclonev_lcell_comb \reg_bank|Mux33~9 (
// Equation(s):
// \reg_bank|Mux33~9_combout  = ( \reg_bank|Mux33~5_combout  & ( \rs2[2]~input_o  & ( (!\rs2[3]~input_o  & (\reg_bank|Mux33~8_combout )) # (\rs2[3]~input_o  & ((\reg_bank|Mux33~7_combout ))) ) ) ) # ( !\reg_bank|Mux33~5_combout  & ( \rs2[2]~input_o  & ( 
// (!\rs2[3]~input_o  & (\reg_bank|Mux33~8_combout )) # (\rs2[3]~input_o  & ((\reg_bank|Mux33~7_combout ))) ) ) ) # ( \reg_bank|Mux33~5_combout  & ( !\rs2[2]~input_o  & ( (\reg_bank|Mux33~6_combout ) # (\rs2[3]~input_o ) ) ) ) # ( !\reg_bank|Mux33~5_combout  
// & ( !\rs2[2]~input_o  & ( (!\rs2[3]~input_o  & \reg_bank|Mux33~6_combout ) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\reg_bank|Mux33~6_combout ),
	.datac(!\reg_bank|Mux33~8_combout ),
	.datad(!\reg_bank|Mux33~7_combout ),
	.datae(!\reg_bank|Mux33~5_combout ),
	.dataf(!\rs2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux33~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux33~9 .extended_lut = "off";
defparam \reg_bank|Mux33~9 .lut_mask = 64'h222277770A5F0A5F;
defparam \reg_bank|Mux33~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N2
dffeas \reg_bank|registers[24][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N35
dffeas \reg_bank|registers[16][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N56
dffeas \reg_bank|registers[20][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N56
dffeas \reg_bank|registers[28][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N3
cyclonev_lcell_comb \reg_bank|Mux33~0 (
// Equation(s):
// \reg_bank|Mux33~0_combout  = ( \reg_bank|registers[20][30]~q  & ( \reg_bank|registers[28][30]~q  & ( ((!\rs2[3]~input_o  & ((\reg_bank|registers[16][30]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[24][30]~q ))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[20][30]~q  & ( \reg_bank|registers[28][30]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[16][30]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[24][30]~q )))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o )))) ) 
// ) ) # ( \reg_bank|registers[20][30]~q  & ( !\reg_bank|registers[28][30]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[16][30]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[24][30]~q )))) # (\rs2[2]~input_o  & 
// (((!\rs2[3]~input_o )))) ) ) ) # ( !\reg_bank|registers[20][30]~q  & ( !\reg_bank|registers[28][30]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[16][30]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[24][30]~q )))) ) ) )

	.dataa(!\reg_bank|registers[24][30]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[16][30]~q ),
	.datae(!\reg_bank|registers[20][30]~q ),
	.dataf(!\reg_bank|registers[28][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux33~0 .extended_lut = "off";
defparam \reg_bank|Mux33~0 .lut_mask = 64'h04C434F407C737F7;
defparam \reg_bank|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N14
dffeas \reg_bank|registers[19][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N0
cyclonev_lcell_comb \reg_bank|registers[23][30]~feeder (
// Equation(s):
// \reg_bank|registers[23][30]~feeder_combout  = ( \ULA|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[23][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[23][30]~feeder .extended_lut = "off";
defparam \reg_bank|registers[23][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[23][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N2
dffeas \reg_bank|registers[23][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[23][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N32
dffeas \reg_bank|registers[31][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N36
cyclonev_lcell_comb \reg_bank|Mux33~3 (
// Equation(s):
// \reg_bank|Mux33~3_combout  = ( \reg_bank|registers[23][30]~q  & ( \reg_bank|registers[31][30]~q  & ( ((!\rs2[3]~input_o  & ((\reg_bank|registers[19][30]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[27][30]~q ))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[23][30]~q  & ( \reg_bank|registers[31][30]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[19][30]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[27][30]~q )))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o )))) ) 
// ) ) # ( \reg_bank|registers[23][30]~q  & ( !\reg_bank|registers[31][30]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[19][30]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[27][30]~q )))) # (\rs2[2]~input_o  & 
// (((!\rs2[3]~input_o )))) ) ) ) # ( !\reg_bank|registers[23][30]~q  & ( !\reg_bank|registers[31][30]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & ((\reg_bank|registers[19][30]~q ))) # (\rs2[3]~input_o  & (\reg_bank|registers[27][30]~q )))) ) ) )

	.dataa(!\reg_bank|registers[27][30]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[19][30]~q ),
	.datae(!\reg_bank|registers[23][30]~q ),
	.dataf(!\reg_bank|registers[31][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux33~3 .extended_lut = "off";
defparam \reg_bank|Mux33~3 .lut_mask = 64'h04C434F407C737F7;
defparam \reg_bank|Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \reg_bank|registers[26][30]~feeder (
// Equation(s):
// \reg_bank|registers[26][30]~feeder_combout  = ( \ULA|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[26][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[26][30]~feeder .extended_lut = "off";
defparam \reg_bank|registers[26][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[26][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N14
dffeas \reg_bank|registers[26][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[26][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \reg_bank|registers[22][30]~feeder (
// Equation(s):
// \reg_bank|registers[22][30]~feeder_combout  = ( \ULA|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][30]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N44
dffeas \reg_bank|registers[22][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \reg_bank|registers[30][30]~feeder (
// Equation(s):
// \reg_bank|registers[30][30]~feeder_combout  = ( \ULA|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[30][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[30][30]~feeder .extended_lut = "off";
defparam \reg_bank|registers[30][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[30][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N56
dffeas \reg_bank|registers[30][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[30][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N43
dffeas \reg_bank|registers[18][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \reg_bank|Mux33~2 (
// Equation(s):
// \reg_bank|Mux33~2_combout  = ( \reg_bank|registers[30][30]~q  & ( \reg_bank|registers[18][30]~q  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o ) # (\reg_bank|registers[22][30]~q )))) # (\rs2[3]~input_o  & (((\rs2[2]~input_o )) # 
// (\reg_bank|registers[26][30]~q ))) ) ) ) # ( !\reg_bank|registers[30][30]~q  & ( \reg_bank|registers[18][30]~q  & ( (!\rs2[3]~input_o  & (((!\rs2[2]~input_o ) # (\reg_bank|registers[22][30]~q )))) # (\rs2[3]~input_o  & (\reg_bank|registers[26][30]~q  & 
// (!\rs2[2]~input_o ))) ) ) ) # ( \reg_bank|registers[30][30]~q  & ( !\reg_bank|registers[18][30]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o  & \reg_bank|registers[22][30]~q )))) # (\rs2[3]~input_o  & (((\rs2[2]~input_o )) # 
// (\reg_bank|registers[26][30]~q ))) ) ) ) # ( !\reg_bank|registers[30][30]~q  & ( !\reg_bank|registers[18][30]~q  & ( (!\rs2[3]~input_o  & (((\rs2[2]~input_o  & \reg_bank|registers[22][30]~q )))) # (\rs2[3]~input_o  & (\reg_bank|registers[26][30]~q  & 
// (!\rs2[2]~input_o ))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\reg_bank|registers[26][30]~q ),
	.datac(!\rs2[2]~input_o ),
	.datad(!\reg_bank|registers[22][30]~q ),
	.datae(!\reg_bank|registers[30][30]~q ),
	.dataf(!\reg_bank|registers[18][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux33~2 .extended_lut = "off";
defparam \reg_bank|Mux33~2 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg_bank|Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N35
dffeas \reg_bank|registers[29][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N8
dffeas \reg_bank|registers[25][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N2
dffeas \reg_bank|registers[17][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N50
dffeas \reg_bank|registers[21][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N24
cyclonev_lcell_comb \reg_bank|Mux33~1 (
// Equation(s):
// \reg_bank|Mux33~1_combout  = ( \reg_bank|registers[17][30]~q  & ( \reg_bank|registers[21][30]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|registers[25][30]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][30]~q ))) ) ) ) # ( 
// !\reg_bank|registers[17][30]~q  & ( \reg_bank|registers[21][30]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[25][30]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][30]~q )))) ) ) ) 
// # ( \reg_bank|registers[17][30]~q  & ( !\reg_bank|registers[21][30]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[25][30]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][30]~q )))) 
// ) ) ) # ( !\reg_bank|registers[17][30]~q  & ( !\reg_bank|registers[21][30]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[25][30]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[29][30]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[29][30]~q ),
	.datad(!\reg_bank|registers[25][30]~q ),
	.datae(!\reg_bank|registers[17][30]~q ),
	.dataf(!\reg_bank|registers[21][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux33~1 .extended_lut = "off";
defparam \reg_bank|Mux33~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_bank|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N18
cyclonev_lcell_comb \reg_bank|Mux33~4 (
// Equation(s):
// \reg_bank|Mux33~4_combout  = ( \reg_bank|Mux33~2_combout  & ( \reg_bank|Mux33~1_combout  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )) # (\reg_bank|Mux33~0_combout ))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|Mux33~3_combout )))) ) ) ) # 
// ( !\reg_bank|Mux33~2_combout  & ( \reg_bank|Mux33~1_combout  & ( (!\rs2[0]~input_o  & (\reg_bank|Mux33~0_combout  & ((!\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o ) # (\reg_bank|Mux33~3_combout )))) ) ) ) # ( \reg_bank|Mux33~2_combout  
// & ( !\reg_bank|Mux33~1_combout  & ( (!\rs2[0]~input_o  & (((\rs2[1]~input_o )) # (\reg_bank|Mux33~0_combout ))) # (\rs2[0]~input_o  & (((\reg_bank|Mux33~3_combout  & \rs2[1]~input_o )))) ) ) ) # ( !\reg_bank|Mux33~2_combout  & ( !\reg_bank|Mux33~1_combout 
//  & ( (!\rs2[0]~input_o  & (\reg_bank|Mux33~0_combout  & ((!\rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((\reg_bank|Mux33~3_combout  & \rs2[1]~input_o )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|Mux33~0_combout ),
	.datac(!\reg_bank|Mux33~3_combout ),
	.datad(!\rs2[1]~input_o ),
	.datae(!\reg_bank|Mux33~2_combout ),
	.dataf(!\reg_bank|Mux33~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux33~4 .extended_lut = "off";
defparam \reg_bank|Mux33~4 .lut_mask = 64'h220522AF770577AF;
defparam \reg_bank|Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N42
cyclonev_lcell_comb \reg_bank|Mux33~10 (
// Equation(s):
// \reg_bank|Mux33~10_combout  = ( \rs2[4]~input_o  & ( \reg_bank|Mux33~4_combout  ) ) # ( !\rs2[4]~input_o  & ( \reg_bank|Mux33~9_combout  ) )

	.dataa(gnd),
	.datab(!\reg_bank|Mux33~9_combout ),
	.datac(gnd),
	.datad(!\reg_bank|Mux33~4_combout ),
	.datae(!\rs2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux33~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux33~10 .extended_lut = "off";
defparam \reg_bank|Mux33~10 .lut_mask = 64'h333300FF333300FF;
defparam \reg_bank|Mux33~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N15
cyclonev_lcell_comb \reg_bank|Mux1~5 (
// Equation(s):
// \reg_bank|Mux1~5_combout  = ( \reg_bank|registers[8][30]~q  & ( \reg_bank|registers[10][30]~q  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & ((\reg_bank|registers[9][30]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][30]~q ))) ) ) ) # ( 
// !\reg_bank|registers[8][30]~q  & ( \reg_bank|registers[10][30]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[9][30]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][30]~q )))) ) ) 
// ) # ( \reg_bank|registers[8][30]~q  & ( !\reg_bank|registers[10][30]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[9][30]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][30]~q 
// )))) ) ) ) # ( !\reg_bank|registers[8][30]~q  & ( !\reg_bank|registers[10][30]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[9][30]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[11][30]~q )))) ) ) )

	.dataa(!\reg_bank|registers[11][30]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[9][30]~q ),
	.datad(!\rs1[1]~input_o ),
	.datae(!\reg_bank|registers[8][30]~q ),
	.dataf(!\reg_bank|registers[10][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux1~5 .extended_lut = "off";
defparam \reg_bank|Mux1~5 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \reg_bank|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N57
cyclonev_lcell_comb \reg_bank|Mux1~8 (
// Equation(s):
// \reg_bank|Mux1~8_combout  = ( \reg_bank|registers[7][30]~q  & ( \rs1[1]~input_o  & ( (\reg_bank|registers[6][30]~q ) # (\rs1[0]~input_o ) ) ) ) # ( !\reg_bank|registers[7][30]~q  & ( \rs1[1]~input_o  & ( (!\rs1[0]~input_o  & \reg_bank|registers[6][30]~q ) 
// ) ) ) # ( \reg_bank|registers[7][30]~q  & ( !\rs1[1]~input_o  & ( (!\rs1[0]~input_o  & ((\reg_bank|registers[4][30]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][30]~q )) ) ) ) # ( !\reg_bank|registers[7][30]~q  & ( !\rs1[1]~input_o  & ( 
// (!\rs1[0]~input_o  & ((\reg_bank|registers[4][30]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][30]~q )) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[5][30]~q ),
	.datac(!\reg_bank|registers[6][30]~q ),
	.datad(!\reg_bank|registers[4][30]~q ),
	.datae(!\reg_bank|registers[7][30]~q ),
	.dataf(!\rs1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux1~8 .extended_lut = "off";
defparam \reg_bank|Mux1~8 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \reg_bank|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N24
cyclonev_lcell_comb \reg_bank|Mux1~6 (
// Equation(s):
// \reg_bank|Mux1~6_combout  = ( \reg_bank|registers[3][30]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|registers[1][30]~q ))) # (\rs1[1]~input_o  & (((\reg_bank|registers[2][30]~q )) # (\rs1[0]~input_o ))) ) ) # ( 
// !\reg_bank|registers[3][30]~q  & ( (!\rs1[1]~input_o  & (\rs1[0]~input_o  & (\reg_bank|registers[1][30]~q ))) # (\rs1[1]~input_o  & (!\rs1[0]~input_o  & ((\reg_bank|registers[2][30]~q )))) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[1][30]~q ),
	.datad(!\reg_bank|registers[2][30]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[3][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux1~6 .extended_lut = "off";
defparam \reg_bank|Mux1~6 .lut_mask = 64'h0246024613571357;
defparam \reg_bank|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N3
cyclonev_lcell_comb \reg_bank|Mux1~7 (
// Equation(s):
// \reg_bank|Mux1~7_combout  = ( \reg_bank|registers[12][30]~q  & ( \reg_bank|registers[15][30]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[14][30]~q ))) # (\rs1[0]~input_o  & (((\reg_bank|registers[13][30]~q ) # 
// (\rs1[1]~input_o )))) ) ) ) # ( !\reg_bank|registers[12][30]~q  & ( \reg_bank|registers[15][30]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[14][30]~q  & (\rs1[1]~input_o ))) # (\rs1[0]~input_o  & (((\reg_bank|registers[13][30]~q ) # (\rs1[1]~input_o 
// )))) ) ) ) # ( \reg_bank|registers[12][30]~q  & ( !\reg_bank|registers[15][30]~q  & ( (!\rs1[0]~input_o  & (((!\rs1[1]~input_o )) # (\reg_bank|registers[14][30]~q ))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o  & \reg_bank|registers[13][30]~q )))) ) ) ) # 
// ( !\reg_bank|registers[12][30]~q  & ( !\reg_bank|registers[15][30]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[14][30]~q  & (\rs1[1]~input_o ))) # (\rs1[0]~input_o  & (((!\rs1[1]~input_o  & \reg_bank|registers[13][30]~q )))) ) ) )

	.dataa(!\reg_bank|registers[14][30]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[13][30]~q ),
	.datae(!\reg_bank|registers[12][30]~q ),
	.dataf(!\reg_bank|registers[15][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux1~7 .extended_lut = "off";
defparam \reg_bank|Mux1~7 .lut_mask = 64'h0434C4F40737C7F7;
defparam \reg_bank|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N33
cyclonev_lcell_comb \reg_bank|Mux1~9 (
// Equation(s):
// \reg_bank|Mux1~9_combout  = ( \reg_bank|Mux1~6_combout  & ( \reg_bank|Mux1~7_combout  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|Mux1~5_combout ))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o ) # (\reg_bank|Mux1~8_combout )))) ) ) ) # ( 
// !\reg_bank|Mux1~6_combout  & ( \reg_bank|Mux1~7_combout  & ( (!\rs1[2]~input_o  & (\reg_bank|Mux1~5_combout  & ((\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o ) # (\reg_bank|Mux1~8_combout )))) ) ) ) # ( \reg_bank|Mux1~6_combout  & ( 
// !\reg_bank|Mux1~7_combout  & ( (!\rs1[2]~input_o  & (((!\rs1[3]~input_o )) # (\reg_bank|Mux1~5_combout ))) # (\rs1[2]~input_o  & (((\reg_bank|Mux1~8_combout  & !\rs1[3]~input_o )))) ) ) ) # ( !\reg_bank|Mux1~6_combout  & ( !\reg_bank|Mux1~7_combout  & ( 
// (!\rs1[2]~input_o  & (\reg_bank|Mux1~5_combout  & ((\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((\reg_bank|Mux1~8_combout  & !\rs1[3]~input_o )))) ) ) )

	.dataa(!\reg_bank|Mux1~5_combout ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|Mux1~8_combout ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|Mux1~6_combout ),
	.dataf(!\reg_bank|Mux1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux1~9 .extended_lut = "off";
defparam \reg_bank|Mux1~9 .lut_mask = 64'h0344CF440377CF77;
defparam \reg_bank|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N30
cyclonev_lcell_comb \ULA|Add0~121 (
// Equation(s):
// \ULA|Add0~121_sumout  = SUM(( \reg_bank|Mux33~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux1~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux1~4_combout )) ) + ( \ULA|Add0~118  ))
// \ULA|Add0~122  = CARRY(( \reg_bank|Mux33~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux1~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux1~4_combout )) ) + ( \ULA|Add0~118  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux1~4_combout ),
	.datad(!\reg_bank|Mux33~10_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux1~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~121_sumout ),
	.cout(\ULA|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~121 .extended_lut = "off";
defparam \ULA|Add0~121 .lut_mask = 64'h0000FA50000000FF;
defparam \ULA|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N57
cyclonev_lcell_comb \ULA|Mux1~0 (
// Equation(s):
// \ULA|Mux1~0_combout  = ( \reg_bank|Mux1~10_combout  & ( \ULA|Add0~121_sumout  & ( ((!\sel[0]~input_o ) # (\reg_bank|Mux33~10_combout )) # (\sel[1]~input_o ) ) ) ) # ( !\reg_bank|Mux1~10_combout  & ( \ULA|Add0~121_sumout  & ( (!\sel[0]~input_o  & 
// ((!\sel[1]~input_o ) # (\reg_bank|Mux33~10_combout ))) ) ) ) # ( \reg_bank|Mux1~10_combout  & ( !\ULA|Add0~121_sumout  & ( ((\sel[0]~input_o  & \reg_bank|Mux33~10_combout )) # (\sel[1]~input_o ) ) ) ) # ( !\reg_bank|Mux1~10_combout  & ( 
// !\ULA|Add0~121_sumout  & ( (\sel[1]~input_o  & (!\sel[0]~input_o  & \reg_bank|Mux33~10_combout )) ) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(gnd),
	.datac(!\sel[0]~input_o ),
	.datad(!\reg_bank|Mux33~10_combout ),
	.datae(!\reg_bank|Mux1~10_combout ),
	.dataf(!\ULA|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux1~0 .extended_lut = "off";
defparam \ULA|Mux1~0 .lut_mask = 64'h0050555FA0F0F5FF;
defparam \ULA|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N56
dffeas \reg_bank|registers[27][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][30] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N18
cyclonev_lcell_comb \reg_bank|Mux1~3 (
// Equation(s):
// \reg_bank|Mux1~3_combout  = ( \reg_bank|registers[23][30]~q  & ( \rs1[3]~input_o  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[27][30]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[31][30]~q ))) ) ) ) # ( !\reg_bank|registers[23][30]~q  & ( 
// \rs1[3]~input_o  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[27][30]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[31][30]~q ))) ) ) ) # ( \reg_bank|registers[23][30]~q  & ( !\rs1[3]~input_o  & ( (\reg_bank|registers[19][30]~q ) # (\rs1[2]~input_o ) 
// ) ) ) # ( !\reg_bank|registers[23][30]~q  & ( !\rs1[3]~input_o  & ( (!\rs1[2]~input_o  & \reg_bank|registers[19][30]~q ) ) ) )

	.dataa(!\reg_bank|registers[27][30]~q ),
	.datab(!\reg_bank|registers[31][30]~q ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[19][30]~q ),
	.datae(!\reg_bank|registers[23][30]~q ),
	.dataf(!\rs1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux1~3 .extended_lut = "off";
defparam \reg_bank|Mux1~3 .lut_mask = 64'h00F00FFF53535353;
defparam \reg_bank|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \reg_bank|Mux1~0 (
// Equation(s):
// \reg_bank|Mux1~0_combout  = ( \reg_bank|registers[24][30]~q  & ( \reg_bank|registers[28][30]~q  & ( ((!\rs1[2]~input_o  & (\reg_bank|registers[16][30]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[20][30]~q )))) # (\rs1[3]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[24][30]~q  & ( \reg_bank|registers[28][30]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[16][30]~q  & ((!\rs1[3]~input_o )))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o ) # (\reg_bank|registers[20][30]~q )))) ) ) ) # ( 
// \reg_bank|registers[24][30]~q  & ( !\reg_bank|registers[28][30]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o )) # (\reg_bank|registers[16][30]~q ))) # (\rs1[2]~input_o  & (((\reg_bank|registers[20][30]~q  & !\rs1[3]~input_o )))) ) ) ) # ( 
// !\reg_bank|registers[24][30]~q  & ( !\reg_bank|registers[28][30]~q  & ( (!\rs1[3]~input_o  & ((!\rs1[2]~input_o  & (\reg_bank|registers[16][30]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[20][30]~q ))))) ) ) )

	.dataa(!\reg_bank|registers[16][30]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[20][30]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|registers[24][30]~q ),
	.dataf(!\reg_bank|registers[28][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux1~0 .extended_lut = "off";
defparam \reg_bank|Mux1~0 .lut_mask = 64'h470047CC473347FF;
defparam \reg_bank|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N57
cyclonev_lcell_comb \reg_bank|Mux1~1 (
// Equation(s):
// \reg_bank|Mux1~1_combout  = ( \rs1[3]~input_o  & ( \reg_bank|registers[29][30]~q  & ( (\reg_bank|registers[25][30]~q ) # (\rs1[2]~input_o ) ) ) ) # ( !\rs1[3]~input_o  & ( \reg_bank|registers[29][30]~q  & ( (!\rs1[2]~input_o  & 
// (\reg_bank|registers[17][30]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[21][30]~q ))) ) ) ) # ( \rs1[3]~input_o  & ( !\reg_bank|registers[29][30]~q  & ( (!\rs1[2]~input_o  & \reg_bank|registers[25][30]~q ) ) ) ) # ( !\rs1[3]~input_o  & ( 
// !\reg_bank|registers[29][30]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[17][30]~q )) # (\rs1[2]~input_o  & ((\reg_bank|registers[21][30]~q ))) ) ) )

	.dataa(!\reg_bank|registers[17][30]~q ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[25][30]~q ),
	.datad(!\reg_bank|registers[21][30]~q ),
	.datae(!\rs1[3]~input_o ),
	.dataf(!\reg_bank|registers[29][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux1~1 .extended_lut = "off";
defparam \reg_bank|Mux1~1 .lut_mask = 64'h44770C0C44773F3F;
defparam \reg_bank|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N33
cyclonev_lcell_comb \reg_bank|Mux1~2 (
// Equation(s):
// \reg_bank|Mux1~2_combout  = ( \rs1[2]~input_o  & ( \reg_bank|registers[18][30]~q  & ( (!\rs1[3]~input_o  & ((\reg_bank|registers[22][30]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[30][30]~q )) ) ) ) # ( !\rs1[2]~input_o  & ( 
// \reg_bank|registers[18][30]~q  & ( (!\rs1[3]~input_o ) # (\reg_bank|registers[26][30]~q ) ) ) ) # ( \rs1[2]~input_o  & ( !\reg_bank|registers[18][30]~q  & ( (!\rs1[3]~input_o  & ((\reg_bank|registers[22][30]~q ))) # (\rs1[3]~input_o  & 
// (\reg_bank|registers[30][30]~q )) ) ) ) # ( !\rs1[2]~input_o  & ( !\reg_bank|registers[18][30]~q  & ( (\reg_bank|registers[26][30]~q  & \rs1[3]~input_o ) ) ) )

	.dataa(!\reg_bank|registers[30][30]~q ),
	.datab(!\reg_bank|registers[22][30]~q ),
	.datac(!\reg_bank|registers[26][30]~q ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\rs1[2]~input_o ),
	.dataf(!\reg_bank|registers[18][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux1~2 .extended_lut = "off";
defparam \reg_bank|Mux1~2 .lut_mask = 64'h000F3355FF0F3355;
defparam \reg_bank|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N0
cyclonev_lcell_comb \reg_bank|Mux1~4 (
// Equation(s):
// \reg_bank|Mux1~4_combout  = ( \reg_bank|Mux1~1_combout  & ( \reg_bank|Mux1~2_combout  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o ) # (\reg_bank|Mux1~0_combout )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|Mux1~3_combout ))) ) ) ) # ( 
// !\reg_bank|Mux1~1_combout  & ( \reg_bank|Mux1~2_combout  & ( (!\rs1[1]~input_o  & (((\reg_bank|Mux1~0_combout  & !\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|Mux1~3_combout ))) ) ) ) # ( \reg_bank|Mux1~1_combout  & ( 
// !\reg_bank|Mux1~2_combout  & ( (!\rs1[1]~input_o  & (((\rs1[0]~input_o ) # (\reg_bank|Mux1~0_combout )))) # (\rs1[1]~input_o  & (\reg_bank|Mux1~3_combout  & ((\rs1[0]~input_o )))) ) ) ) # ( !\reg_bank|Mux1~1_combout  & ( !\reg_bank|Mux1~2_combout  & ( 
// (!\rs1[1]~input_o  & (((\reg_bank|Mux1~0_combout  & !\rs1[0]~input_o )))) # (\rs1[1]~input_o  & (\reg_bank|Mux1~3_combout  & ((\rs1[0]~input_o )))) ) ) )

	.dataa(!\rs1[1]~input_o ),
	.datab(!\reg_bank|Mux1~3_combout ),
	.datac(!\reg_bank|Mux1~0_combout ),
	.datad(!\rs1[0]~input_o ),
	.datae(!\reg_bank|Mux1~1_combout ),
	.dataf(!\reg_bank|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux1~4 .extended_lut = "off";
defparam \reg_bank|Mux1~4 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \reg_bank|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \reg_bank|Mux1~10 (
// Equation(s):
// \reg_bank|Mux1~10_combout  = ( \reg_bank|Mux1~4_combout  & ( \reg_bank|Mux1~9_combout  ) ) # ( !\reg_bank|Mux1~4_combout  & ( \reg_bank|Mux1~9_combout  & ( !\rs1[4]~input_o  ) ) ) # ( \reg_bank|Mux1~4_combout  & ( !\reg_bank|Mux1~9_combout  & ( 
// \rs1[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs1[4]~input_o ),
	.datad(gnd),
	.datae(!\reg_bank|Mux1~4_combout ),
	.dataf(!\reg_bank|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux1~10 .extended_lut = "off";
defparam \reg_bank|Mux1~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_bank|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N41
dffeas \reg_bank|registers[30][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[30][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N2
dffeas \reg_bank|registers[26][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[26][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[26][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \reg_bank|registers[22][31]~feeder (
// Equation(s):
// \reg_bank|registers[22][31]~feeder_combout  = ( \ULA|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[22][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[22][31]~feeder .extended_lut = "off";
defparam \reg_bank|registers[22][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[22][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N43
dffeas \reg_bank|registers[22][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[22][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[22][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N44
dffeas \reg_bank|registers[18][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[18][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[18][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N45
cyclonev_lcell_comb \reg_bank|Mux32~2 (
// Equation(s):
// \reg_bank|Mux32~2_combout  = ( \reg_bank|registers[22][31]~q  & ( \reg_bank|registers[18][31]~q  & ( (!\rs2[3]~input_o ) # ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][31]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][31]~q ))) ) ) ) # ( 
// !\reg_bank|registers[22][31]~q  & ( \reg_bank|registers[18][31]~q  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][31]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][31]~q )))) ) ) 
// ) # ( \reg_bank|registers[22][31]~q  & ( !\reg_bank|registers[18][31]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o )) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][31]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][31]~q )))) 
// ) ) ) # ( !\reg_bank|registers[22][31]~q  & ( !\reg_bank|registers[18][31]~q  & ( (\rs2[3]~input_o  & ((!\rs2[2]~input_o  & ((\reg_bank|registers[26][31]~q ))) # (\rs2[2]~input_o  & (\reg_bank|registers[30][31]~q )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[30][31]~q ),
	.datad(!\reg_bank|registers[26][31]~q ),
	.datae(!\reg_bank|registers[22][31]~q ),
	.dataf(!\reg_bank|registers[18][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux32~2 .extended_lut = "off";
defparam \reg_bank|Mux32~2 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_bank|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N23
dffeas \reg_bank|registers[20][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[20][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N41
dffeas \reg_bank|registers[28][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[28][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N32
dffeas \reg_bank|registers[24][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[24][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N44
dffeas \reg_bank|registers[16][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[16][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[16][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \reg_bank|Mux32~0 (
// Equation(s):
// \reg_bank|Mux32~0_combout  = ( \reg_bank|registers[24][31]~q  & ( \reg_bank|registers[16][31]~q  & ( (!\rs2[2]~input_o ) # ((!\rs2[3]~input_o  & (\reg_bank|registers[20][31]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[28][31]~q )))) ) ) ) # ( 
// !\reg_bank|registers[24][31]~q  & ( \reg_bank|registers[16][31]~q  & ( (!\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[20][31]~q )))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|registers[28][31]~q )))) ) ) ) # ( 
// \reg_bank|registers[24][31]~q  & ( !\reg_bank|registers[16][31]~q  & ( (!\rs2[3]~input_o  & (\rs2[2]~input_o  & (\reg_bank|registers[20][31]~q ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|registers[28][31]~q )))) ) ) ) # ( 
// !\reg_bank|registers[24][31]~q  & ( !\reg_bank|registers[16][31]~q  & ( (\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[20][31]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[28][31]~q ))))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|registers[20][31]~q ),
	.datad(!\reg_bank|registers[28][31]~q ),
	.datae(!\reg_bank|registers[24][31]~q ),
	.dataf(!\reg_bank|registers[16][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux32~0 .extended_lut = "off";
defparam \reg_bank|Mux32~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N14
dffeas \reg_bank|registers[17][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[17][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[17][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N11
dffeas \reg_bank|registers[25][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[25][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N20
dffeas \reg_bank|registers[21][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[21][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N56
dffeas \reg_bank|registers[29][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[29][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[29][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N18
cyclonev_lcell_comb \reg_bank|Mux32~1 (
// Equation(s):
// \reg_bank|Mux32~1_combout  = ( \reg_bank|registers[21][31]~q  & ( \reg_bank|registers[29][31]~q  & ( ((!\rs2[3]~input_o  & (\reg_bank|registers[17][31]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[25][31]~q )))) # (\rs2[2]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[21][31]~q  & ( \reg_bank|registers[29][31]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[17][31]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[25][31]~q ))))) # (\rs2[2]~input_o  & (((\rs2[3]~input_o )))) ) 
// ) ) # ( \reg_bank|registers[21][31]~q  & ( !\reg_bank|registers[29][31]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[17][31]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[25][31]~q ))))) # (\rs2[2]~input_o  & 
// (((!\rs2[3]~input_o )))) ) ) ) # ( !\reg_bank|registers[21][31]~q  & ( !\reg_bank|registers[29][31]~q  & ( (!\rs2[2]~input_o  & ((!\rs2[3]~input_o  & (\reg_bank|registers[17][31]~q )) # (\rs2[3]~input_o  & ((\reg_bank|registers[25][31]~q ))))) ) ) )

	.dataa(!\rs2[2]~input_o ),
	.datab(!\reg_bank|registers[17][31]~q ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[25][31]~q ),
	.datae(!\reg_bank|registers[21][31]~q ),
	.dataf(!\reg_bank|registers[29][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux32~1 .extended_lut = "off";
defparam \reg_bank|Mux32~1 .lut_mask = 64'h202A707A252F757F;
defparam \reg_bank|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N35
dffeas \reg_bank|registers[27][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[27][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[27][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N9
cyclonev_lcell_comb \reg_bank|registers[23][31]~feeder (
// Equation(s):
// \reg_bank|registers[23][31]~feeder_combout  = ( \ULA|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[23][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[23][31]~feeder .extended_lut = "off";
defparam \reg_bank|registers[23][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[23][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N11
dffeas \reg_bank|registers[23][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[23][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[23][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N29
dffeas \reg_bank|registers[31][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[31][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[31][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N27
cyclonev_lcell_comb \reg_bank|Mux32~3 (
// Equation(s):
// \reg_bank|Mux32~3_combout  = ( \reg_bank|registers[31][31]~q  & ( \reg_bank|registers[19][31]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[27][31]~q ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[23][31]~q ) # 
// (\rs2[3]~input_o )))) ) ) ) # ( !\reg_bank|registers[31][31]~q  & ( \reg_bank|registers[19][31]~q  & ( (!\rs2[2]~input_o  & (((!\rs2[3]~input_o )) # (\reg_bank|registers[27][31]~q ))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o  & 
// \reg_bank|registers[23][31]~q )))) ) ) ) # ( \reg_bank|registers[31][31]~q  & ( !\reg_bank|registers[19][31]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[27][31]~q  & (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (((\reg_bank|registers[23][31]~q ) # 
// (\rs2[3]~input_o )))) ) ) ) # ( !\reg_bank|registers[31][31]~q  & ( !\reg_bank|registers[19][31]~q  & ( (!\rs2[2]~input_o  & (\reg_bank|registers[27][31]~q  & (\rs2[3]~input_o ))) # (\rs2[2]~input_o  & (((!\rs2[3]~input_o  & \reg_bank|registers[23][31]~q 
// )))) ) ) )

	.dataa(!\reg_bank|registers[27][31]~q ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\rs2[3]~input_o ),
	.datad(!\reg_bank|registers[23][31]~q ),
	.datae(!\reg_bank|registers[31][31]~q ),
	.dataf(!\reg_bank|registers[19][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux32~3 .extended_lut = "off";
defparam \reg_bank|Mux32~3 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg_bank|Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \reg_bank|Mux32~4 (
// Equation(s):
// \reg_bank|Mux32~4_combout  = ( \reg_bank|Mux32~1_combout  & ( \reg_bank|Mux32~3_combout  & ( ((!\rs2[1]~input_o  & ((\reg_bank|Mux32~0_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux32~2_combout ))) # (\rs2[0]~input_o ) ) ) ) # ( 
// !\reg_bank|Mux32~1_combout  & ( \reg_bank|Mux32~3_combout  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux32~0_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux32~2_combout )))) # (\rs2[0]~input_o  & (\rs2[1]~input_o )) ) ) ) # ( 
// \reg_bank|Mux32~1_combout  & ( !\reg_bank|Mux32~3_combout  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux32~0_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux32~2_combout )))) # (\rs2[0]~input_o  & (!\rs2[1]~input_o )) ) ) ) # ( 
// !\reg_bank|Mux32~1_combout  & ( !\reg_bank|Mux32~3_combout  & ( (!\rs2[0]~input_o  & ((!\rs2[1]~input_o  & ((\reg_bank|Mux32~0_combout ))) # (\rs2[1]~input_o  & (\reg_bank|Mux32~2_combout )))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|Mux32~2_combout ),
	.datad(!\reg_bank|Mux32~0_combout ),
	.datae(!\reg_bank|Mux32~1_combout ),
	.dataf(!\reg_bank|Mux32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux32~4 .extended_lut = "off";
defparam \reg_bank|Mux32~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_bank|Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N32
dffeas \reg_bank|registers[1][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[1][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \reg_bank|registers[2][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[2][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N8
dffeas \reg_bank|registers[3][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[3][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N21
cyclonev_lcell_comb \reg_bank|Mux32~6 (
// Equation(s):
// \reg_bank|Mux32~6_combout  = ( \reg_bank|registers[3][31]~q  & ( (!\rs2[0]~input_o  & (((\reg_bank|registers[2][31]~q  & \rs2[1]~input_o )))) # (\rs2[0]~input_o  & (((\rs2[1]~input_o )) # (\reg_bank|registers[1][31]~q ))) ) ) # ( 
// !\reg_bank|registers[3][31]~q  & ( (!\rs2[0]~input_o  & (((\reg_bank|registers[2][31]~q  & \rs2[1]~input_o )))) # (\rs2[0]~input_o  & (\reg_bank|registers[1][31]~q  & ((!\rs2[1]~input_o )))) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\reg_bank|registers[1][31]~q ),
	.datac(!\reg_bank|registers[2][31]~q ),
	.datad(!\rs2[1]~input_o ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[3][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux32~6 .extended_lut = "off";
defparam \reg_bank|Mux32~6 .lut_mask = 64'h110A110A115F115F;
defparam \reg_bank|Mux32~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \reg_bank|registers[13][31]~feeder (
// Equation(s):
// \reg_bank|registers[13][31]~feeder_combout  = ( \ULA|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[13][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[13][31]~feeder .extended_lut = "off";
defparam \reg_bank|registers[13][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[13][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N14
dffeas \reg_bank|registers[13][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[13][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[13][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N53
dffeas \reg_bank|registers[15][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[15][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas \reg_bank|registers[14][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[14][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \reg_bank|registers[12][31]~feeder (
// Equation(s):
// \reg_bank|registers[12][31]~feeder_combout  = ( \ULA|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[12][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[12][31]~feeder .extended_lut = "off";
defparam \reg_bank|registers[12][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[12][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N8
dffeas \reg_bank|registers[12][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[12][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[12][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \reg_bank|Mux32~7 (
// Equation(s):
// \reg_bank|Mux32~7_combout  = ( \reg_bank|registers[14][31]~q  & ( \reg_bank|registers[12][31]~q  & ( (!\rs2[0]~input_o ) # ((!\rs2[1]~input_o  & (\reg_bank|registers[13][31]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[15][31]~q )))) ) ) ) # ( 
// !\reg_bank|registers[14][31]~q  & ( \reg_bank|registers[12][31]~q  & ( (!\rs2[0]~input_o  & (!\rs2[1]~input_o )) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[13][31]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[15][31]~q ))))) ) ) 
// ) # ( \reg_bank|registers[14][31]~q  & ( !\reg_bank|registers[12][31]~q  & ( (!\rs2[0]~input_o  & (\rs2[1]~input_o )) # (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[13][31]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[15][31]~q ))))) 
// ) ) ) # ( !\reg_bank|registers[14][31]~q  & ( !\reg_bank|registers[12][31]~q  & ( (\rs2[0]~input_o  & ((!\rs2[1]~input_o  & (\reg_bank|registers[13][31]~q )) # (\rs2[1]~input_o  & ((\reg_bank|registers[15][31]~q ))))) ) ) )

	.dataa(!\rs2[0]~input_o ),
	.datab(!\rs2[1]~input_o ),
	.datac(!\reg_bank|registers[13][31]~q ),
	.datad(!\reg_bank|registers[15][31]~q ),
	.datae(!\reg_bank|registers[14][31]~q ),
	.dataf(!\reg_bank|registers[12][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux32~7 .extended_lut = "off";
defparam \reg_bank|Mux32~7 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_bank|Mux32~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N0
cyclonev_lcell_comb \reg_bank|registers[10][31]~feeder (
// Equation(s):
// \reg_bank|registers[10][31]~feeder_combout  = ( \ULA|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[10][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[10][31]~feeder .extended_lut = "off";
defparam \reg_bank|registers[10][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[10][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N2
dffeas \reg_bank|registers[10][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[10][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[10][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N32
dffeas \reg_bank|registers[9][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[9][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[9][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N12
cyclonev_lcell_comb \reg_bank|registers[8][31]~feeder (
// Equation(s):
// \reg_bank|registers[8][31]~feeder_combout  = ( \ULA|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[8][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[8][31]~feeder .extended_lut = "off";
defparam \reg_bank|registers[8][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[8][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N14
dffeas \reg_bank|registers[8][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[8][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N20
dffeas \reg_bank|registers[11][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[11][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[11][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N6
cyclonev_lcell_comb \reg_bank|Mux32~5 (
// Equation(s):
// \reg_bank|Mux32~5_combout  = ( \reg_bank|registers[8][31]~q  & ( \reg_bank|registers[11][31]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[10][31]~q ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[9][31]~q ) # (\rs2[1]~input_o 
// )))) ) ) ) # ( !\reg_bank|registers[8][31]~q  & ( \reg_bank|registers[11][31]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[10][31]~q  & (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (((\reg_bank|registers[9][31]~q ) # (\rs2[1]~input_o )))) ) ) ) # ( 
// \reg_bank|registers[8][31]~q  & ( !\reg_bank|registers[11][31]~q  & ( (!\rs2[0]~input_o  & (((!\rs2[1]~input_o )) # (\reg_bank|registers[10][31]~q ))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o  & \reg_bank|registers[9][31]~q )))) ) ) ) # ( 
// !\reg_bank|registers[8][31]~q  & ( !\reg_bank|registers[11][31]~q  & ( (!\rs2[0]~input_o  & (\reg_bank|registers[10][31]~q  & (\rs2[1]~input_o ))) # (\rs2[0]~input_o  & (((!\rs2[1]~input_o  & \reg_bank|registers[9][31]~q )))) ) ) )

	.dataa(!\reg_bank|registers[10][31]~q ),
	.datab(!\rs2[0]~input_o ),
	.datac(!\rs2[1]~input_o ),
	.datad(!\reg_bank|registers[9][31]~q ),
	.datae(!\reg_bank|registers[8][31]~q ),
	.dataf(!\reg_bank|registers[11][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux32~5 .extended_lut = "off";
defparam \reg_bank|Mux32~5 .lut_mask = 64'h0434C4F40737C7F7;
defparam \reg_bank|Mux32~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N59
dffeas \reg_bank|registers[4][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[4][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[4][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N0
cyclonev_lcell_comb \reg_bank|registers[5][31]~feeder (
// Equation(s):
// \reg_bank|registers[5][31]~feeder_combout  = ( \ULA|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|registers[5][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|registers[5][31]~feeder .extended_lut = "off";
defparam \reg_bank|registers[5][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|registers[5][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N2
dffeas \reg_bank|registers[5][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|registers[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[5][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N47
dffeas \reg_bank|registers[6][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[6][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N35
dffeas \reg_bank|registers[7][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[7][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[7][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N45
cyclonev_lcell_comb \reg_bank|Mux32~8 (
// Equation(s):
// \reg_bank|Mux32~8_combout  = ( \reg_bank|registers[6][31]~q  & ( \reg_bank|registers[7][31]~q  & ( ((!\rs2[0]~input_o  & (\reg_bank|registers[4][31]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[5][31]~q )))) # (\rs2[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[6][31]~q  & ( \reg_bank|registers[7][31]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[4][31]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[5][31]~q ))))) # (\rs2[1]~input_o  & (((\rs2[0]~input_o )))) ) ) ) 
// # ( \reg_bank|registers[6][31]~q  & ( !\reg_bank|registers[7][31]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[4][31]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[5][31]~q ))))) # (\rs2[1]~input_o  & (((!\rs2[0]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[6][31]~q  & ( !\reg_bank|registers[7][31]~q  & ( (!\rs2[1]~input_o  & ((!\rs2[0]~input_o  & (\reg_bank|registers[4][31]~q )) # (\rs2[0]~input_o  & ((\reg_bank|registers[5][31]~q ))))) ) ) )

	.dataa(!\rs2[1]~input_o ),
	.datab(!\reg_bank|registers[4][31]~q ),
	.datac(!\rs2[0]~input_o ),
	.datad(!\reg_bank|registers[5][31]~q ),
	.datae(!\reg_bank|registers[6][31]~q ),
	.dataf(!\reg_bank|registers[7][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux32~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux32~8 .extended_lut = "off";
defparam \reg_bank|Mux32~8 .lut_mask = 64'h202A707A252F757F;
defparam \reg_bank|Mux32~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N15
cyclonev_lcell_comb \reg_bank|Mux32~9 (
// Equation(s):
// \reg_bank|Mux32~9_combout  = ( \reg_bank|Mux32~5_combout  & ( \reg_bank|Mux32~8_combout  & ( (!\rs2[3]~input_o  & (((\reg_bank|Mux32~6_combout )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux32~7_combout )))) ) ) ) # 
// ( !\reg_bank|Mux32~5_combout  & ( \reg_bank|Mux32~8_combout  & ( (!\rs2[3]~input_o  & (((\reg_bank|Mux32~6_combout )) # (\rs2[2]~input_o ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|Mux32~7_combout )))) ) ) ) # ( \reg_bank|Mux32~5_combout  & 
// ( !\reg_bank|Mux32~8_combout  & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|Mux32~6_combout ))) # (\rs2[3]~input_o  & ((!\rs2[2]~input_o ) # ((\reg_bank|Mux32~7_combout )))) ) ) ) # ( !\reg_bank|Mux32~5_combout  & ( !\reg_bank|Mux32~8_combout  
// & ( (!\rs2[3]~input_o  & (!\rs2[2]~input_o  & (\reg_bank|Mux32~6_combout ))) # (\rs2[3]~input_o  & (\rs2[2]~input_o  & ((\reg_bank|Mux32~7_combout )))) ) ) )

	.dataa(!\rs2[3]~input_o ),
	.datab(!\rs2[2]~input_o ),
	.datac(!\reg_bank|Mux32~6_combout ),
	.datad(!\reg_bank|Mux32~7_combout ),
	.datae(!\reg_bank|Mux32~5_combout ),
	.dataf(!\reg_bank|Mux32~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux32~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux32~9 .extended_lut = "off";
defparam \reg_bank|Mux32~9 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux32~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \reg_bank|Mux32~10 (
// Equation(s):
// \reg_bank|Mux32~10_combout  = ( \reg_bank|Mux32~9_combout  & ( (!\rs2[4]~input_o ) # (\reg_bank|Mux32~4_combout ) ) ) # ( !\reg_bank|Mux32~9_combout  & ( (\rs2[4]~input_o  & \reg_bank|Mux32~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs2[4]~input_o ),
	.datad(!\reg_bank|Mux32~4_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux32~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux32~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux32~10 .extended_lut = "off";
defparam \reg_bank|Mux32~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \reg_bank|Mux32~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N6
cyclonev_lcell_comb \reg_bank|Mux0~6 (
// Equation(s):
// \reg_bank|Mux0~6_combout  = ( \reg_bank|registers[2][31]~q  & ( (!\rs1[0]~input_o  & (((\rs1[1]~input_o )))) # (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[1][31]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[3][31]~q ))))) ) ) # ( 
// !\reg_bank|registers[2][31]~q  & ( (\rs1[0]~input_o  & ((!\rs1[1]~input_o  & (\reg_bank|registers[1][31]~q )) # (\rs1[1]~input_o  & ((\reg_bank|registers[3][31]~q ))))) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\reg_bank|registers[1][31]~q ),
	.datac(!\rs1[1]~input_o ),
	.datad(!\reg_bank|registers[3][31]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|registers[2][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux0~6 .extended_lut = "off";
defparam \reg_bank|Mux0~6 .lut_mask = 64'h101510151A1F1A1F;
defparam \reg_bank|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N18
cyclonev_lcell_comb \reg_bank|Mux0~5 (
// Equation(s):
// \reg_bank|Mux0~5_combout  = ( \reg_bank|registers[11][31]~q  & ( \reg_bank|registers[9][31]~q  & ( ((!\rs1[1]~input_o  & ((\reg_bank|registers[8][31]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[10][31]~q ))) # (\rs1[0]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[11][31]~q  & ( \reg_bank|registers[9][31]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[8][31]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[10][31]~q )))) # (\rs1[0]~input_o  & (!\rs1[1]~input_o )) ) ) ) 
// # ( \reg_bank|registers[11][31]~q  & ( !\reg_bank|registers[9][31]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[8][31]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[10][31]~q )))) # (\rs1[0]~input_o  & (\rs1[1]~input_o )) ) ) 
// ) # ( !\reg_bank|registers[11][31]~q  & ( !\reg_bank|registers[9][31]~q  & ( (!\rs1[0]~input_o  & ((!\rs1[1]~input_o  & ((\reg_bank|registers[8][31]~q ))) # (\rs1[1]~input_o  & (\reg_bank|registers[10][31]~q )))) ) ) )

	.dataa(!\rs1[0]~input_o ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|registers[10][31]~q ),
	.datad(!\reg_bank|registers[8][31]~q ),
	.datae(!\reg_bank|registers[11][31]~q ),
	.dataf(!\reg_bank|registers[9][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux0~5 .extended_lut = "off";
defparam \reg_bank|Mux0~5 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_bank|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N6
cyclonev_lcell_comb \reg_bank|Mux0~8 (
// Equation(s):
// \reg_bank|Mux0~8_combout  = ( \reg_bank|registers[6][31]~q  & ( \reg_bank|registers[7][31]~q  & ( ((!\rs1[0]~input_o  & ((\reg_bank|registers[4][31]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][31]~q ))) # (\rs1[1]~input_o ) ) ) ) # ( 
// !\reg_bank|registers[6][31]~q  & ( \reg_bank|registers[7][31]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[4][31]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][31]~q )))) # (\rs1[1]~input_o  & (((\rs1[0]~input_o )))) ) ) ) 
// # ( \reg_bank|registers[6][31]~q  & ( !\reg_bank|registers[7][31]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[4][31]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][31]~q )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )))) 
// ) ) ) # ( !\reg_bank|registers[6][31]~q  & ( !\reg_bank|registers[7][31]~q  & ( (!\rs1[1]~input_o  & ((!\rs1[0]~input_o  & ((\reg_bank|registers[4][31]~q ))) # (\rs1[0]~input_o  & (\reg_bank|registers[5][31]~q )))) ) ) )

	.dataa(!\reg_bank|registers[5][31]~q ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\rs1[0]~input_o ),
	.datad(!\reg_bank|registers[4][31]~q ),
	.datae(!\reg_bank|registers[6][31]~q ),
	.dataf(!\reg_bank|registers[7][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux0~8 .extended_lut = "off";
defparam \reg_bank|Mux0~8 .lut_mask = 64'h04C434F407C737F7;
defparam \reg_bank|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \reg_bank|Mux0~7 (
// Equation(s):
// \reg_bank|Mux0~7_combout  = ( \rs1[1]~input_o  & ( \reg_bank|registers[12][31]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[14][31]~q )) # (\rs1[0]~input_o  & ((\reg_bank|registers[15][31]~q ))) ) ) ) # ( !\rs1[1]~input_o  & ( 
// \reg_bank|registers[12][31]~q  & ( (!\rs1[0]~input_o ) # (\reg_bank|registers[13][31]~q ) ) ) ) # ( \rs1[1]~input_o  & ( !\reg_bank|registers[12][31]~q  & ( (!\rs1[0]~input_o  & (\reg_bank|registers[14][31]~q )) # (\rs1[0]~input_o  & 
// ((\reg_bank|registers[15][31]~q ))) ) ) ) # ( !\rs1[1]~input_o  & ( !\reg_bank|registers[12][31]~q  & ( (\rs1[0]~input_o  & \reg_bank|registers[13][31]~q ) ) ) )

	.dataa(!\reg_bank|registers[14][31]~q ),
	.datab(!\rs1[0]~input_o ),
	.datac(!\reg_bank|registers[15][31]~q ),
	.datad(!\reg_bank|registers[13][31]~q ),
	.datae(!\rs1[1]~input_o ),
	.dataf(!\reg_bank|registers[12][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux0~7 .extended_lut = "off";
defparam \reg_bank|Mux0~7 .lut_mask = 64'h00334747CCFF4747;
defparam \reg_bank|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N3
cyclonev_lcell_comb \reg_bank|Mux0~9 (
// Equation(s):
// \reg_bank|Mux0~9_combout  = ( \reg_bank|Mux0~8_combout  & ( \reg_bank|Mux0~7_combout  & ( ((!\rs1[3]~input_o  & (\reg_bank|Mux0~6_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux0~5_combout )))) # (\rs1[2]~input_o ) ) ) ) # ( !\reg_bank|Mux0~8_combout  & 
// ( \reg_bank|Mux0~7_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|Mux0~6_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux0~5_combout ))))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o )))) ) ) ) # ( \reg_bank|Mux0~8_combout  & ( 
// !\reg_bank|Mux0~7_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|Mux0~6_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux0~5_combout ))))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o )))) ) ) ) # ( !\reg_bank|Mux0~8_combout  & ( 
// !\reg_bank|Mux0~7_combout  & ( (!\rs1[2]~input_o  & ((!\rs1[3]~input_o  & (\reg_bank|Mux0~6_combout )) # (\rs1[3]~input_o  & ((\reg_bank|Mux0~5_combout ))))) ) ) )

	.dataa(!\reg_bank|Mux0~6_combout ),
	.datab(!\reg_bank|Mux0~5_combout ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\rs1[3]~input_o ),
	.datae(!\reg_bank|Mux0~8_combout ),
	.dataf(!\reg_bank|Mux0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux0~9 .extended_lut = "off";
defparam \reg_bank|Mux0~9 .lut_mask = 64'h50305F30503F5F3F;
defparam \reg_bank|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N33
cyclonev_lcell_comb \ULA|Add0~125 (
// Equation(s):
// \ULA|Add0~125_sumout  = SUM(( \reg_bank|Mux32~10_combout  ) + ( (!\rs1[4]~input_o  & ((\reg_bank|Mux0~9_combout ))) # (\rs1[4]~input_o  & (\reg_bank|Mux0~4_combout )) ) + ( \ULA|Add0~122  ))

	.dataa(!\rs1[4]~input_o ),
	.datab(!\reg_bank|Mux32~10_combout ),
	.datac(!\reg_bank|Mux0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_bank|Mux0~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~125 .extended_lut = "off";
defparam \ULA|Add0~125 .lut_mask = 64'h0000FA5000003333;
defparam \ULA|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N57
cyclonev_lcell_comb \ULA|Mux0~0 (
// Equation(s):
// \ULA|Mux0~0_combout  = ( \ULA|Add0~125_sumout  & ( (!\reg_bank|Mux32~10_combout  & ((!\sel[1]~input_o  & ((!\sel[0]~input_o ))) # (\sel[1]~input_o  & (\reg_bank|Mux0~10_combout )))) # (\reg_bank|Mux32~10_combout  & (((!\sel[0]~input_o ) # 
// (\reg_bank|Mux0~10_combout )))) ) ) # ( !\ULA|Add0~125_sumout  & ( (!\reg_bank|Mux32~10_combout  & (\sel[1]~input_o  & (\reg_bank|Mux0~10_combout ))) # (\reg_bank|Mux32~10_combout  & ((!\sel[0]~input_o  & (\sel[1]~input_o )) # (\sel[0]~input_o  & 
// ((\reg_bank|Mux0~10_combout ))))) ) )

	.dataa(!\sel[1]~input_o ),
	.datab(!\reg_bank|Mux32~10_combout ),
	.datac(!\reg_bank|Mux0~10_combout ),
	.datad(!\sel[0]~input_o ),
	.datae(gnd),
	.dataf(!\ULA|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux0~0 .extended_lut = "off";
defparam \ULA|Mux0~0 .lut_mask = 64'h15071507BF07BF07;
defparam \ULA|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N8
dffeas \reg_bank|registers[19][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|registers[19][31] .is_wysiwyg = "true";
defparam \reg_bank|registers[19][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N33
cyclonev_lcell_comb \reg_bank|Mux0~3 (
// Equation(s):
// \reg_bank|Mux0~3_combout  = ( \reg_bank|registers[27][31]~q  & ( \reg_bank|registers[23][31]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o )) # (\reg_bank|registers[19][31]~q ))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # 
// (\reg_bank|registers[31][31]~q )))) ) ) ) # ( !\reg_bank|registers[27][31]~q  & ( \reg_bank|registers[23][31]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[19][31]~q  & (!\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (((!\rs1[3]~input_o ) # 
// (\reg_bank|registers[31][31]~q )))) ) ) ) # ( \reg_bank|registers[27][31]~q  & ( !\reg_bank|registers[23][31]~q  & ( (!\rs1[2]~input_o  & (((\rs1[3]~input_o )) # (\reg_bank|registers[19][31]~q ))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o  & 
// \reg_bank|registers[31][31]~q )))) ) ) ) # ( !\reg_bank|registers[27][31]~q  & ( !\reg_bank|registers[23][31]~q  & ( (!\rs1[2]~input_o  & (\reg_bank|registers[19][31]~q  & (!\rs1[3]~input_o ))) # (\rs1[2]~input_o  & (((\rs1[3]~input_o  & 
// \reg_bank|registers[31][31]~q )))) ) ) )

	.dataa(!\rs1[2]~input_o ),
	.datab(!\reg_bank|registers[19][31]~q ),
	.datac(!\rs1[3]~input_o ),
	.datad(!\reg_bank|registers[31][31]~q ),
	.datae(!\reg_bank|registers[27][31]~q ),
	.dataf(!\reg_bank|registers[23][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux0~3 .extended_lut = "off";
defparam \reg_bank|Mux0~3 .lut_mask = 64'h20252A2F70757A7F;
defparam \reg_bank|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N48
cyclonev_lcell_comb \reg_bank|Mux0~1 (
// Equation(s):
// \reg_bank|Mux0~1_combout  = ( \rs1[2]~input_o  & ( \reg_bank|registers[29][31]~q  & ( (\reg_bank|registers[21][31]~q ) # (\rs1[3]~input_o ) ) ) ) # ( !\rs1[2]~input_o  & ( \reg_bank|registers[29][31]~q  & ( (!\rs1[3]~input_o  & 
// ((\reg_bank|registers[17][31]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][31]~q )) ) ) ) # ( \rs1[2]~input_o  & ( !\reg_bank|registers[29][31]~q  & ( (!\rs1[3]~input_o  & \reg_bank|registers[21][31]~q ) ) ) ) # ( !\rs1[2]~input_o  & ( 
// !\reg_bank|registers[29][31]~q  & ( (!\rs1[3]~input_o  & ((\reg_bank|registers[17][31]~q ))) # (\rs1[3]~input_o  & (\reg_bank|registers[25][31]~q )) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\reg_bank|registers[25][31]~q ),
	.datac(!\reg_bank|registers[21][31]~q ),
	.datad(!\reg_bank|registers[17][31]~q ),
	.datae(!\rs1[2]~input_o ),
	.dataf(!\reg_bank|registers[29][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux0~1 .extended_lut = "off";
defparam \reg_bank|Mux0~1 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \reg_bank|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N9
cyclonev_lcell_comb \reg_bank|Mux0~2 (
// Equation(s):
// \reg_bank|Mux0~2_combout  = ( \reg_bank|registers[22][31]~q  & ( \reg_bank|registers[18][31]~q  & ( (!\rs1[3]~input_o ) # ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][31]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][31]~q ))) ) ) ) # ( 
// !\reg_bank|registers[22][31]~q  & ( \reg_bank|registers[18][31]~q  & ( (!\rs1[3]~input_o  & (!\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][31]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][31]~q )))) ) ) 
// ) # ( \reg_bank|registers[22][31]~q  & ( !\reg_bank|registers[18][31]~q  & ( (!\rs1[3]~input_o  & (\rs1[2]~input_o )) # (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][31]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][31]~q )))) 
// ) ) ) # ( !\reg_bank|registers[22][31]~q  & ( !\reg_bank|registers[18][31]~q  & ( (\rs1[3]~input_o  & ((!\rs1[2]~input_o  & ((\reg_bank|registers[26][31]~q ))) # (\rs1[2]~input_o  & (\reg_bank|registers[30][31]~q )))) ) ) )

	.dataa(!\rs1[3]~input_o ),
	.datab(!\rs1[2]~input_o ),
	.datac(!\reg_bank|registers[30][31]~q ),
	.datad(!\reg_bank|registers[26][31]~q ),
	.datae(!\reg_bank|registers[22][31]~q ),
	.dataf(!\reg_bank|registers[18][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux0~2 .extended_lut = "off";
defparam \reg_bank|Mux0~2 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_bank|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \reg_bank|Mux0~0 (
// Equation(s):
// \reg_bank|Mux0~0_combout  = ( \reg_bank|registers[28][31]~q  & ( \reg_bank|registers[16][31]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )) # (\reg_bank|registers[20][31]~q ))) # (\rs1[3]~input_o  & (((\reg_bank|registers[24][31]~q ) # 
// (\rs1[2]~input_o )))) ) ) ) # ( !\reg_bank|registers[28][31]~q  & ( \reg_bank|registers[16][31]~q  & ( (!\rs1[3]~input_o  & (((!\rs1[2]~input_o )) # (\reg_bank|registers[20][31]~q ))) # (\rs1[3]~input_o  & (((!\rs1[2]~input_o  & 
// \reg_bank|registers[24][31]~q )))) ) ) ) # ( \reg_bank|registers[28][31]~q  & ( !\reg_bank|registers[16][31]~q  & ( (!\rs1[3]~input_o  & (\reg_bank|registers[20][31]~q  & (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & (((\reg_bank|registers[24][31]~q ) # 
// (\rs1[2]~input_o )))) ) ) ) # ( !\reg_bank|registers[28][31]~q  & ( !\reg_bank|registers[16][31]~q  & ( (!\rs1[3]~input_o  & (\reg_bank|registers[20][31]~q  & (\rs1[2]~input_o ))) # (\rs1[3]~input_o  & (((!\rs1[2]~input_o  & \reg_bank|registers[24][31]~q 
// )))) ) ) )

	.dataa(!\reg_bank|registers[20][31]~q ),
	.datab(!\rs1[3]~input_o ),
	.datac(!\rs1[2]~input_o ),
	.datad(!\reg_bank|registers[24][31]~q ),
	.datae(!\reg_bank|registers[28][31]~q ),
	.dataf(!\reg_bank|registers[16][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux0~0 .extended_lut = "off";
defparam \reg_bank|Mux0~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg_bank|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N42
cyclonev_lcell_comb \reg_bank|Mux0~4 (
// Equation(s):
// \reg_bank|Mux0~4_combout  = ( \reg_bank|Mux0~2_combout  & ( \reg_bank|Mux0~0_combout  & ( (!\rs1[0]~input_o ) # ((!\rs1[1]~input_o  & ((\reg_bank|Mux0~1_combout ))) # (\rs1[1]~input_o  & (\reg_bank|Mux0~3_combout ))) ) ) ) # ( !\reg_bank|Mux0~2_combout  & 
// ( \reg_bank|Mux0~0_combout  & ( (!\rs1[1]~input_o  & (((!\rs1[0]~input_o ) # (\reg_bank|Mux0~1_combout )))) # (\rs1[1]~input_o  & (\reg_bank|Mux0~3_combout  & ((\rs1[0]~input_o )))) ) ) ) # ( \reg_bank|Mux0~2_combout  & ( !\reg_bank|Mux0~0_combout  & ( 
// (!\rs1[1]~input_o  & (((\reg_bank|Mux0~1_combout  & \rs1[0]~input_o )))) # (\rs1[1]~input_o  & (((!\rs1[0]~input_o )) # (\reg_bank|Mux0~3_combout ))) ) ) ) # ( !\reg_bank|Mux0~2_combout  & ( !\reg_bank|Mux0~0_combout  & ( (\rs1[0]~input_o  & 
// ((!\rs1[1]~input_o  & ((\reg_bank|Mux0~1_combout ))) # (\rs1[1]~input_o  & (\reg_bank|Mux0~3_combout )))) ) ) )

	.dataa(!\reg_bank|Mux0~3_combout ),
	.datab(!\rs1[1]~input_o ),
	.datac(!\reg_bank|Mux0~1_combout ),
	.datad(!\rs1[0]~input_o ),
	.datae(!\reg_bank|Mux0~2_combout ),
	.dataf(!\reg_bank|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux0~4 .extended_lut = "off";
defparam \reg_bank|Mux0~4 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \reg_bank|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N39
cyclonev_lcell_comb \reg_bank|Mux0~10 (
// Equation(s):
// \reg_bank|Mux0~10_combout  = ( \reg_bank|Mux0~9_combout  & ( (!\rs1[4]~input_o ) # (\reg_bank|Mux0~4_combout ) ) ) # ( !\reg_bank|Mux0~9_combout  & ( (\rs1[4]~input_o  & \reg_bank|Mux0~4_combout ) ) )

	.dataa(!\rs1[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_bank|Mux0~4_combout ),
	.datad(gnd),
	.datae(!\reg_bank|Mux0~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux0~10 .extended_lut = "off";
defparam \reg_bank|Mux0~10 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \reg_bank|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y81_N35
cyclonev_io_ibuf \IDEXrs1[0]~input (
	.i(IDEXrs1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IDEXrs1[0]~input_o ));
// synopsys translate_off
defparam \IDEXrs1[0]~input .bus_hold = "false";
defparam \IDEXrs1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \IDEXrs1[1]~input (
	.i(IDEXrs1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IDEXrs1[1]~input_o ));
// synopsys translate_off
defparam \IDEXrs1[1]~input .bus_hold = "false";
defparam \IDEXrs1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N35
cyclonev_io_ibuf \IDEXrs1[2]~input (
	.i(IDEXrs1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IDEXrs1[2]~input_o ));
// synopsys translate_off
defparam \IDEXrs1[2]~input .bus_hold = "false";
defparam \IDEXrs1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y81_N1
cyclonev_io_ibuf \IDEXrs1[3]~input (
	.i(IDEXrs1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IDEXrs1[3]~input_o ));
// synopsys translate_off
defparam \IDEXrs1[3]~input .bus_hold = "false";
defparam \IDEXrs1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \IDEXrs1[4]~input (
	.i(IDEXrs1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IDEXrs1[4]~input_o ));
// synopsys translate_off
defparam \IDEXrs1[4]~input .bus_hold = "false";
defparam \IDEXrs1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y81_N52
cyclonev_io_ibuf \IDEXrs2[0]~input (
	.i(IDEXrs2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IDEXrs2[0]~input_o ));
// synopsys translate_off
defparam \IDEXrs2[0]~input .bus_hold = "false";
defparam \IDEXrs2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y81_N18
cyclonev_io_ibuf \IDEXrs2[1]~input (
	.i(IDEXrs2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IDEXrs2[1]~input_o ));
// synopsys translate_off
defparam \IDEXrs2[1]~input .bus_hold = "false";
defparam \IDEXrs2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y81_N18
cyclonev_io_ibuf \IDEXrs2[2]~input (
	.i(IDEXrs2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IDEXrs2[2]~input_o ));
// synopsys translate_off
defparam \IDEXrs2[2]~input .bus_hold = "false";
defparam \IDEXrs2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N38
cyclonev_io_ibuf \IDEXrs2[3]~input (
	.i(IDEXrs2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IDEXrs2[3]~input_o ));
// synopsys translate_off
defparam \IDEXrs2[3]~input .bus_hold = "false";
defparam \IDEXrs2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \IDEXrs2[4]~input (
	.i(IDEXrs2[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IDEXrs2[4]~input_o ));
// synopsys translate_off
defparam \IDEXrs2[4]~input .bus_hold = "false";
defparam \IDEXrs2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N78
cyclonev_io_ibuf \MEMWBrd[0]~input (
	.i(MEMWBrd[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEMWBrd[0]~input_o ));
// synopsys translate_off
defparam \MEMWBrd[0]~input .bus_hold = "false";
defparam \MEMWBrd[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y81_N35
cyclonev_io_ibuf \MEMWBrd[1]~input (
	.i(MEMWBrd[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEMWBrd[1]~input_o ));
// synopsys translate_off
defparam \MEMWBrd[1]~input .bus_hold = "false";
defparam \MEMWBrd[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y81_N41
cyclonev_io_ibuf \MEMWBrd[2]~input (
	.i(MEMWBrd[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEMWBrd[2]~input_o ));
// synopsys translate_off
defparam \MEMWBrd[2]~input .bus_hold = "false";
defparam \MEMWBrd[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y81_N18
cyclonev_io_ibuf \MEMWBrd[3]~input (
	.i(MEMWBrd[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEMWBrd[3]~input_o ));
// synopsys translate_off
defparam \MEMWBrd[3]~input .bus_hold = "false";
defparam \MEMWBrd[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y81_N1
cyclonev_io_ibuf \MEMWBrd[4]~input (
	.i(MEMWBrd[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEMWBrd[4]~input_o ));
// synopsys translate_off
defparam \MEMWBrd[4]~input .bus_hold = "false";
defparam \MEMWBrd[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N41
cyclonev_io_ibuf \EXMEMrd[0]~input (
	.i(EXMEMrd[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\EXMEMrd[0]~input_o ));
// synopsys translate_off
defparam \EXMEMrd[0]~input .bus_hold = "false";
defparam \EXMEMrd[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y81_N1
cyclonev_io_ibuf \EXMEMrd[1]~input (
	.i(EXMEMrd[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\EXMEMrd[1]~input_o ));
// synopsys translate_off
defparam \EXMEMrd[1]~input .bus_hold = "false";
defparam \EXMEMrd[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N35
cyclonev_io_ibuf \EXMEMrd[2]~input (
	.i(EXMEMrd[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\EXMEMrd[2]~input_o ));
// synopsys translate_off
defparam \EXMEMrd[2]~input .bus_hold = "false";
defparam \EXMEMrd[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N18
cyclonev_io_ibuf \EXMEMrd[3]~input (
	.i(EXMEMrd[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\EXMEMrd[3]~input_o ));
// synopsys translate_off
defparam \EXMEMrd[3]~input .bus_hold = "false";
defparam \EXMEMrd[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \EXMEMrd[4]~input (
	.i(EXMEMrd[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\EXMEMrd[4]~input_o ));
// synopsys translate_off
defparam \EXMEMrd[4]~input .bus_hold = "false";
defparam \EXMEMrd[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y81_N35
cyclonev_io_ibuf \EXMEM_RegWrite~input (
	.i(EXMEM_RegWrite),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\EXMEM_RegWrite~input_o ));
// synopsys translate_off
defparam \EXMEM_RegWrite~input .bus_hold = "false";
defparam \EXMEM_RegWrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \MEMWB_RegWrite~input (
	.i(MEMWB_RegWrite),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEMWB_RegWrite~input_o ));
// synopsys translate_off
defparam \MEMWB_RegWrite~input .bus_hold = "false";
defparam \MEMWB_RegWrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
