Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed May 28 16:04:32 2025
| Host         : FXT333 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.183        0.000                      0                51675        0.013        0.000                      0                51675        2.870        0.000                       0                 28217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.183        0.000                      0                51665        0.013        0.000                      0                51665        2.870        0.000                       0                 28217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.143        0.000                      0                   10        0.881        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[70][45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.674ns  (logic 0.630ns (8.209%)  route 7.044ns (91.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.345 - 8.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.466     2.545    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X30Y33         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.398     2.943 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/Q
                         net (fo=125, routed)         7.044     9.987    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[71][40]_0
    SLICE_X98Y11         LUT4 (Prop_lut4_I1_O)        0.232    10.219 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[70][45]_i_1/O
                         net (fo=1, routed)           0.000    10.219    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[70][45]_i_1_n_0
    SLICE_X98Y11         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[70][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.363    10.345    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X98Y11         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[70][45]/C
                         clock pessimism              0.109    10.454    
                         clock uncertainty           -0.125    10.329    
    SLICE_X98Y11         FDRE (Setup_fdre_C_D)        0.074    10.403    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[70][45]
  -------------------------------------------------------------------
                         required time                         10.403    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[69][45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 0.630ns (8.254%)  route 7.002ns (91.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.345 - 8.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.466     2.545    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X30Y33         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.398     2.943 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/Q
                         net (fo=125, routed)         7.002     9.945    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[71][40]_0
    SLICE_X99Y12         LUT4 (Prop_lut4_I1_O)        0.232    10.177 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][45]_i_1/O
                         net (fo=1, routed)           0.000    10.177    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][45]_i_1_n_0
    SLICE_X99Y12         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[69][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.363    10.345    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X99Y12         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[69][45]/C
                         clock pessimism              0.109    10.454    
                         clock uncertainty           -0.125    10.329    
    SLICE_X99Y12         FDRE (Setup_fdre_C_D)        0.032    10.361    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[69][45]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[70][43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.630ns (8.369%)  route 6.898ns (91.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.345 - 8.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.466     2.545    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X30Y33         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.398     2.943 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/Q
                         net (fo=125, routed)         6.898     9.841    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[71][40]_0
    SLICE_X97Y11         LUT4 (Prop_lut4_I1_O)        0.232    10.073 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[70][43]_i_1/O
                         net (fo=1, routed)           0.000    10.073    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[70][43]_i_1_n_0
    SLICE_X97Y11         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[70][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.363    10.345    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X97Y11         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[70][43]/C
                         clock pessimism              0.109    10.454    
                         clock uncertainty           -0.125    10.329    
    SLICE_X97Y11         FDRE (Setup_fdre_C_D)        0.032    10.361    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[70][43]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[68][45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 0.630ns (8.324%)  route 6.938ns (91.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.345 - 8.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.466     2.545    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X30Y33         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.398     2.943 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/Q
                         net (fo=125, routed)         6.938     9.881    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[71][40]_0
    SLICE_X100Y12        LUT4 (Prop_lut4_I1_O)        0.232    10.113 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[68][45]_i_1/O
                         net (fo=1, routed)           0.000    10.113    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[68][45]_i_1_n_0
    SLICE_X100Y12        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[68][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.363    10.345    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X100Y12        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[68][45]/C
                         clock pessimism              0.109    10.454    
                         clock uncertainty           -0.125    10.329    
    SLICE_X100Y12        FDRE (Setup_fdre_C_D)        0.074    10.403    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[68][45]
  -------------------------------------------------------------------
                         required time                         10.403    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[69][43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 0.630ns (8.376%)  route 6.891ns (91.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.345 - 8.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.466     2.545    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X30Y33         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.398     2.943 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/Q
                         net (fo=125, routed)         6.891     9.834    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[71][40]_0
    SLICE_X99Y11         LUT4 (Prop_lut4_I1_O)        0.232    10.066 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][43]_i_1/O
                         net (fo=1, routed)           0.000    10.066    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][43]_i_1_n_0
    SLICE_X99Y11         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[69][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.363    10.345    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X99Y11         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[69][43]/C
                         clock pessimism              0.109    10.454    
                         clock uncertainty           -0.125    10.329    
    SLICE_X99Y11         FDRE (Setup_fdre_C_D)        0.032    10.361    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[69][43]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__21/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[77][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 0.538ns (7.237%)  route 6.896ns (92.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 10.341 - 8.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.466     2.545    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X30Y33         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.433     2.978 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__21/Q
                         net (fo=125, routed)         6.896     9.874    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[75][43]_0
    SLICE_X103Y31        LUT6 (Prop_lut6_I1_O)        0.105     9.979 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[77][26]_i_1/O
                         net (fo=1, routed)           0.000     9.979    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[77][26]_i_1_n_0
    SLICE_X103Y31        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[77][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.359    10.341    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X103Y31        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[77][26]/C
                         clock pessimism              0.109    10.450    
                         clock uncertainty           -0.125    10.325    
    SLICE_X103Y31        FDRE (Setup_fdre_C_D)        0.032    10.357    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[77][26]
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[68][42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 0.630ns (8.496%)  route 6.785ns (91.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.345 - 8.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.466     2.545    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X30Y33         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.398     2.943 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__19/Q
                         net (fo=125, routed)         6.785     9.728    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[71][40]_0
    SLICE_X101Y12        LUT4 (Prop_lut4_I1_O)        0.232     9.960 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[68][42]_i_1/O
                         net (fo=1, routed)           0.000     9.960    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[68][42]_i_1_n_0
    SLICE_X101Y12        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[68][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.363    10.345    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X101Y12        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[68][42]/C
                         clock pessimism              0.109    10.454    
                         clock uncertainty           -0.125    10.329    
    SLICE_X101Y12        FDRE (Setup_fdre_C_D)        0.032    10.361    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[68][42]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[117][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 0.630ns (8.495%)  route 6.786ns (91.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 10.292 - 8.000 ) 
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.399     2.478    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X42Y33         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.398     2.876 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__14/Q
                         net (fo=128, routed)         6.786     9.662    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[113][54]_0
    SLICE_X79Y9          LUT6 (Prop_lut6_I1_O)        0.232     9.894 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[117][32]_i_1/O
                         net (fo=1, routed)           0.000     9.894    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[117][32]_i_1_n_0
    SLICE_X79Y9          FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[117][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.310    10.292    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X79Y9          FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[117][32]/C
                         clock pessimism              0.109    10.401    
                         clock uncertainty           -0.125    10.276    
    SLICE_X79Y9          FDRE (Setup_fdre_C_D)        0.032    10.308    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[117][32]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__21/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[77][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 0.538ns (7.295%)  route 6.837ns (92.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 10.341 - 8.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.466     2.545    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X30Y33         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.433     2.978 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__21/Q
                         net (fo=125, routed)         6.837     9.815    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[75][43]_0
    SLICE_X103Y31        LUT6 (Prop_lut6_I1_O)        0.105     9.920 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[77][29]_i_1/O
                         net (fo=1, routed)           0.000     9.920    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[77][29]_i_1_n_0
    SLICE_X103Y31        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[77][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.359    10.341    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X103Y31        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[77][29]/C
                         clock pessimism              0.109    10.450    
                         clock uncertainty           -0.125    10.325    
    SLICE_X103Y31        FDRE (Setup_fdre_C_D)        0.033    10.358    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[77][29]
  -------------------------------------------------------------------
                         required time                         10.358    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[80][55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 0.484ns (6.616%)  route 6.832ns (93.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 10.234 - 8.000 ) 
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.465     2.544    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X28Y32         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.379     2.923 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__4/Q
                         net (fo=138, routed)         6.832     9.755    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[60][56]_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I4_O)        0.105     9.860 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[80][55]_i_1/O
                         net (fo=1, routed)           0.000     9.860    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[80][55]_i_1_n_0
    SLICE_X44Y1          FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[80][55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.252    10.234    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X44Y1          FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[80][55]/C
                         clock pessimism              0.193    10.427    
                         clock uncertainty           -0.125    10.302    
    SLICE_X44Y1          FDRE (Setup_fdre_C_D)        0.032    10.334    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[80][55]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  0.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.433%)  route 0.181ns (58.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.580     0.916    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X67Y50         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.181     1.225    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/D[8]
    SLICE_X67Y49         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.854     1.220    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/aclk
    SLICE_X67Y49         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X67Y49         FDRE (Hold_fdre_C_D)         0.022     1.212    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.347%)  route 0.182ns (52.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.563     0.899    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X46Y49         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.182     1.245    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/D[0]
    SLICE_X47Y50         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.825     1.191    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X47Y50         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.070     1.231    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.747%)  route 0.152ns (37.253%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.553     0.889    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X53Y50         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.152     1.182    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[7]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.227 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.227    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[8]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.297 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.297    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X52Y49         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.826     1.192    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y49         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.105     1.267    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.251ns (62.495%)  route 0.151ns (37.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.586     0.922    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X63Y49         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.151     1.213    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[4]
    SLICE_X60Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.258 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.258    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.323 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.323    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X60Y50         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.849     1.215    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X60Y50         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.105     1.290    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.656%)  route 0.203ns (61.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.557     0.893    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X37Y50         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.203     1.224    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[3]
    SLICE_X37Y49         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.830     1.196    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X37Y49         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.023     1.189    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.669%)  route 0.179ns (58.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.639     0.975    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X47Y149        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.179     1.282    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]_0[2]
    SLICE_X50Y149        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.907     1.273    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X50Y149        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y149        FDRE (Hold_fdre_C_D)         0.010     1.244    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.433ns (82.612%)  route 0.091ns (17.388%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.559     0.895    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y97         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.090     1.126    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[0]
    SLICE_X34Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.159     1.285 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.325 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.325    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.365 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.366    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.419 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.419    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X34Y100        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.912     1.278    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X34Y100        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.251ns (69.806%)  route 0.109ns (30.194%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.639     0.975    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X37Y100        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.109     1.225    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[5]
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.270 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.270    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[6]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.335 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.335    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[6]
    SLICE_X38Y99         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.825     1.191    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X38Y99         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.134     1.290    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.353ns (79.479%)  route 0.091ns (20.521%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.586     0.922    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X67Y49         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.090     1.153    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[4]
    SLICE_X66Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.159     1.312 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.313    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.366 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.366    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X66Y50         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.849     1.215    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X66Y50         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.134     1.319    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (76.990%)  route 0.117ns (23.010%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.574     0.910    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X27Y99         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.116     1.167    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[3]
    SLICE_X29Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.212 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.212    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[4]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.364 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.365    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.419 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.419    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X29Y100        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.931     1.297    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X29Y100        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/inst_div_gen_hex_2_dec_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.170         8.000       5.830      RAMB18_X3Y24  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.170         8.000       5.830      RAMB18_X3Y24  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y20  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y20  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y19  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y19  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y7   system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y7   system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y6   system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y6   system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y62  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.843ns (19.385%)  route 3.506ns (80.615%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.378     2.457    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/s00_axi_aclk
    SLICE_X38Y79         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.398     2.855 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/Q
                         net (fo=1, routed)           0.563     3.418    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd[7]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.235     3.653 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4/O
                         net (fo=2, routed)           0.489     4.141    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.105     4.246 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_1/O
                         net (fo=3, routed)           1.037     5.283    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[10]_0[0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.388 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         1.417     6.806    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X37Y65         FDCE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.230    10.213    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X37Y65         FDCE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[1]/C
                         clock pessimism              0.192    10.405    
                         clock uncertainty           -0.125    10.280    
    SLICE_X37Y65         FDCE (Recov_fdce_C_CLR)     -0.331     9.949    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[1]
  -------------------------------------------------------------------
                         required time                          9.949    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.843ns (19.385%)  route 3.506ns (80.615%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.378     2.457    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/s00_axi_aclk
    SLICE_X38Y79         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.398     2.855 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/Q
                         net (fo=1, routed)           0.563     3.418    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd[7]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.235     3.653 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4/O
                         net (fo=2, routed)           0.489     4.141    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.105     4.246 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_1/O
                         net (fo=3, routed)           1.037     5.283    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[10]_0[0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.388 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         1.417     6.806    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X37Y65         FDCE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.230    10.213    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X37Y65         FDCE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[2]/C
                         clock pessimism              0.192    10.405    
                         clock uncertainty           -0.125    10.280    
    SLICE_X37Y65         FDCE (Recov_fdce_C_CLR)     -0.331     9.949    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[2]
  -------------------------------------------------------------------
                         required time                          9.949    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.843ns (19.385%)  route 3.506ns (80.615%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.378     2.457    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/s00_axi_aclk
    SLICE_X38Y79         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.398     2.855 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/Q
                         net (fo=1, routed)           0.563     3.418    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd[7]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.235     3.653 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4/O
                         net (fo=2, routed)           0.489     4.141    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.105     4.246 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_1/O
                         net (fo=3, routed)           1.037     5.283    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[10]_0[0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.388 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         1.417     6.806    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X37Y65         FDCE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.230    10.213    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X37Y65         FDCE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[1]/C
                         clock pessimism              0.192    10.405    
                         clock uncertainty           -0.125    10.280    
    SLICE_X37Y65         FDCE (Recov_fdce_C_CLR)     -0.331     9.949    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          9.949    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.843ns (19.385%)  route 3.506ns (80.615%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.378     2.457    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/s00_axi_aclk
    SLICE_X38Y79         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.398     2.855 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/Q
                         net (fo=1, routed)           0.563     3.418    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd[7]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.235     3.653 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4/O
                         net (fo=2, routed)           0.489     4.141    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.105     4.246 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_1/O
                         net (fo=3, routed)           1.037     5.283    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[10]_0[0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.388 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         1.417     6.806    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X37Y65         FDCE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.230    10.213    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X37Y65         FDCE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[2]/C
                         clock pessimism              0.192    10.405    
                         clock uncertainty           -0.125    10.280    
    SLICE_X37Y65         FDCE (Recov_fdce_C_CLR)     -0.331     9.949    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          9.949    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.843ns (19.385%)  route 3.506ns (80.615%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.378     2.457    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/s00_axi_aclk
    SLICE_X38Y79         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.398     2.855 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/Q
                         net (fo=1, routed)           0.563     3.418    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd[7]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.235     3.653 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4/O
                         net (fo=2, routed)           0.489     4.141    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.105     4.246 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_1/O
                         net (fo=3, routed)           1.037     5.283    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[10]_0[0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.388 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         1.417     6.806    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X37Y65         FDPE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.230    10.213    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X37Y65         FDPE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[0]/C
                         clock pessimism              0.192    10.405    
                         clock uncertainty           -0.125    10.280    
    SLICE_X37Y65         FDPE (Recov_fdpe_C_PRE)     -0.292     9.988    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[0]
  -------------------------------------------------------------------
                         required time                          9.988    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.843ns (19.385%)  route 3.506ns (80.615%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.378     2.457    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/s00_axi_aclk
    SLICE_X38Y79         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.398     2.855 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/Q
                         net (fo=1, routed)           0.563     3.418    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd[7]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.235     3.653 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4/O
                         net (fo=2, routed)           0.489     4.141    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.105     4.246 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_1/O
                         net (fo=3, routed)           1.037     5.283    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[10]_0[0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.388 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         1.417     6.806    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X37Y65         FDPE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.230    10.213    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X37Y65         FDPE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[0]/C
                         clock pessimism              0.192    10.405    
                         clock uncertainty           -0.125    10.280    
    SLICE_X37Y65         FDPE (Recov_fdpe_C_PRE)     -0.292     9.988    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          9.988    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.843ns (19.385%)  route 3.506ns (80.615%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.378     2.457    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/s00_axi_aclk
    SLICE_X38Y79         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.398     2.855 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/Q
                         net (fo=1, routed)           0.563     3.418    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd[7]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.235     3.653 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4/O
                         net (fo=2, routed)           0.489     4.141    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.105     4.246 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_1/O
                         net (fo=3, routed)           1.037     5.283    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[10]_0[0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.388 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         1.417     6.806    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X36Y65         FDCE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.230    10.213    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X36Y65         FDCE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[1]/C
                         clock pessimism              0.192    10.405    
                         clock uncertainty           -0.125    10.280    
    SLICE_X36Y65         FDCE (Recov_fdce_C_CLR)     -0.258    10.022    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.843ns (20.178%)  route 3.335ns (79.822%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.378     2.457    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/s00_axi_aclk
    SLICE_X38Y79         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.398     2.855 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/Q
                         net (fo=1, routed)           0.563     3.418    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd[7]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.235     3.653 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4/O
                         net (fo=2, routed)           0.489     4.141    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.105     4.246 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_1/O
                         net (fo=3, routed)           1.037     5.283    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[10]_0[0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.388 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         1.247     6.635    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X38Y65         FDCE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.230    10.213    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X38Y65         FDCE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[0]/C
                         clock pessimism              0.192    10.405    
                         clock uncertainty           -0.125    10.280    
    SLICE_X38Y65         FDCE (Recov_fdce_C_CLR)     -0.258    10.022    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.843ns (20.178%)  route 3.335ns (79.822%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.378     2.457    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/s00_axi_aclk
    SLICE_X38Y79         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.398     2.855 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[7]/Q
                         net (fo=1, routed)           0.563     3.418    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd[7]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.235     3.653 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4/O
                         net (fo=2, routed)           0.489     4.141    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_4_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.105     4.246 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector[1]_i_1/O
                         net (fo=3, routed)           1.037     5.283    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_cmd_reg[10]_0[0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.388 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         1.247     6.635    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X38Y65         FDCE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.230    10.213    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X38Y65         FDCE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[2]/C
                         clock pessimism              0.192    10.405    
                         clock uncertainty           -0.125    10.280    
    SLICE_X38Y65         FDCE (Recov_fdce_C_CLR)     -0.258    10.022    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/fifo_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.379ns (47.136%)  route 0.425ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 10.300 - 8.000 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.435     2.514    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/s00_axi_aclk
    SLICE_X55Y61         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.379     2.893 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/fifo_rst_reg/Q
                         net (fo=2, routed)           0.425     3.318    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl_2
    RAMB18_X3Y24         FIFO18E1                                     f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       1.318    10.300    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X3Y24         FIFO18E1                                     r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.224    10.525    
                         clock uncertainty           -0.125    10.400    
    RAMB18_X3Y24         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.068     8.332    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                  5.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/fifo_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.627%)  route 0.206ns (59.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.574     0.910    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/s00_axi_aclk
    SLICE_X55Y61         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/fifo_rst_reg/Q
                         net (fo=2, routed)           0.206     1.257    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl_2
    RAMB18_X3Y24         FIFO18E1                                     f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.882     1.248    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X3Y24         FIFO18E1                                     r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.283     0.964    
    RAMB18_X3Y24         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.375    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.186ns (16.311%)  route 0.954ns (83.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.568     0.904    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/s00_axi_aclk
    SLICE_X56Y70         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/Q
                         net (fo=3, routed)           0.210     1.254    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_led_ctrl_reg[7][1]
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.299 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         0.745     2.044    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X38Y65         FDCE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.818     1.184    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X38Y65         FDCE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[0]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X38Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.082    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.186ns (16.311%)  route 0.954ns (83.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.568     0.904    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/s00_axi_aclk
    SLICE_X56Y70         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/Q
                         net (fo=3, routed)           0.210     1.254    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_led_ctrl_reg[7][1]
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.299 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         0.745     2.044    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X38Y65         FDCE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.818     1.184    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X38Y65         FDCE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[2]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X38Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.082    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.186ns (15.294%)  route 1.030ns (84.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.568     0.904    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/s00_axi_aclk
    SLICE_X56Y70         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/Q
                         net (fo=3, routed)           0.210     1.254    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_led_ctrl_reg[7][1]
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.299 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         0.820     2.120    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X36Y65         FDCE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.818     1.184    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X36Y65         FDCE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[1]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X36Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.082    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.186ns (15.294%)  route 1.030ns (84.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.568     0.904    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/s00_axi_aclk
    SLICE_X56Y70         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/Q
                         net (fo=3, routed)           0.210     1.254    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_led_ctrl_reg[7][1]
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.299 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         0.820     2.120    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X37Y65         FDCE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.818     1.184    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X37Y65         FDCE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[1]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X37Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.186ns (15.294%)  route 1.030ns (84.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.568     0.904    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/s00_axi_aclk
    SLICE_X56Y70         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/Q
                         net (fo=3, routed)           0.210     1.254    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_led_ctrl_reg[7][1]
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.299 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         0.820     2.120    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X37Y65         FDCE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.818     1.184    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X37Y65         FDCE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[2]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X37Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.186ns (15.294%)  route 1.030ns (84.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.568     0.904    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/s00_axi_aclk
    SLICE_X56Y70         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/Q
                         net (fo=3, routed)           0.210     1.254    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_led_ctrl_reg[7][1]
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.299 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         0.820     2.120    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X37Y65         FDCE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.818     1.184    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X37Y65         FDCE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[1]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X37Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.186ns (15.294%)  route 1.030ns (84.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.568     0.904    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/s00_axi_aclk
    SLICE_X56Y70         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/Q
                         net (fo=3, routed)           0.210     1.254    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_led_ctrl_reg[7][1]
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.299 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         0.820     2.120    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X37Y65         FDCE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.818     1.184    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X37Y65         FDCE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[2]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X37Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.186ns (15.294%)  route 1.030ns (84.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.568     0.904    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/s00_axi_aclk
    SLICE_X56Y70         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/Q
                         net (fo=3, routed)           0.210     1.254    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_led_ctrl_reg[7][1]
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.299 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         0.820     2.120    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X37Y65         FDPE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.818     1.184    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X37Y65         FDPE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[0]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X37Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.054    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_array_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.186ns (15.294%)  route 1.030ns (84.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.568     0.904    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/s00_axi_aclk
    SLICE_X56Y70         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/soft_rst_vector_reg[5]/Q
                         net (fo=3, routed)           0.210     1.254    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_led_ctrl_reg[7][1]
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.299 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/state_main[1]_i_1__4/O
                         net (fo=290, routed)         0.820     2.120    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/soft_rst
    SLICE_X37Y65         FDPE                                         f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28217, routed)       0.818     1.184    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/s00_axi_aclk
    SLICE_X37Y65         FDPE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[0]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X37Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.054    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/FSM_onehot_state_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  1.066    





