
5
Refreshing IP repositories
234*coregenZ19-234
>
"No user IP repositories specified
1154*coregenZ19-1704
s
"Loaded Vivado IP repository '%s'.
1332*coregen23
C:/Xilinx/Vivado/2014.1/data/ip2default:defaultZ19-2313
m
Command: %s
53*	vivadotcl2E
1synth_design -top toplevel -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
–
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
†
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 283.691 ; gain = 149.973
2default:default
Ì
synthesizing module '%s'638*oasys2
toplevel2default:default2_
IT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/new/toplevel.vhd2default:default2
232default:default8@Z8-638
Ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
uc_basico_wrapper2default:default2s
_T:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/hdl/uc_basico_wrapper.vhd2default:default2
142default:default2
u12default:default2%
uc_basico_wrapper2default:default2_
IT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/new/toplevel.vhd2default:default2
422default:default8@Z8-3491
Ê
Zmodule '%s' declared at '%s:%s' does not have matching formal port for component port '%s'3394*oasys2%
uc_basico_wrapper2default:default2s
_T:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/hdl/uc_basico_wrapper.vhd2default:default2
142default:default2"
gpio_led_tri_o2default:default2_
IT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/new/toplevel.vhd2default:default2
422default:default8@Z8-3493
É
Zmodule '%s' declared at '%s:%s' does not have matching formal port for component port '%s'3394*oasys2%
uc_basico_wrapper2default:default2s
_T:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/hdl/uc_basico_wrapper.vhd2default:default2
142default:default2!
gpio_sw_tri_i2default:default2_
IT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/new/toplevel.vhd2default:default2
422default:default8@Z8-3493
Ó
failed synthesizing module '%s'285*oasys2
toplevel2default:default2_
IT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/new/toplevel.vhd2default:default2
232default:default8@Z8-285
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 419.508 ; gain = 285.789
2default:default
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¼
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
42default:default2
02default:default2
02default:default2
42default:defaultZ4-41
E

%s failed
30*	vivadotcl2 
synth_design2default:defaultZ4-43
…
Command failed: %s
69*common2Y
ESynthesis failed - please see the console or run log file for details2default:defaultZ17-69
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Mon Nov 23 21:25:38 20152default:defaultZ17-206