<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h' l='124' type='llvm::ArgDescriptor'/>
<offset>0</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h' l='120'>// Kernel input registers setup for the HSA ABI in allocation order.

  // User SGPRs in kernels
  // XXX - Can these require argument spills?</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='66' u='r' c='_ZNK4llvm23AMDGPUArgumentUsageInfo5printERNS_11raw_ostreamEPKNS_6ModuleE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='93' u='m' c='_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='93' u='a' c='_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='151' u='w' c='_ZN4llvm21AMDGPUFunctionArgInfo14fixedABILayoutEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1314' u='a' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='73' u='w' c='_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='192' u='w' c='_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='196' u='m' c='_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='506' u='r' c='_ZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoE'/>
