{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718698288982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718698288982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 01:11:28 2024 " "Processing started: Tue Jun 18 01:11:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718698288982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718698288982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70_VGA -c DE2_70_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_VGA -c DE2_70_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718698288982 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718698289445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Draw " "Found entity 1: VGA_Draw" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718698289529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718698289529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718698289535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718698289535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Draw " "Elaborating entity \"VGA_Draw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718698289571 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718698289695 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718698289695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:reset " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:reset\"" {  } { { "VGA_Draw.v" "reset" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718698289696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reset_delay.v(11) " "Verilog HDL assignment warning at reset_delay.v(11): truncated value with size 32 to match size of target (4)" {  } { { "reset_delay.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/reset_delay.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718698289696 "|VGA_Draw|Reset_Delay:reset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:controller " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:controller\"" {  } { { "VGA_Draw.v" "controller" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718698289729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(92) " "Verilog HDL assignment warning at VGA_Controller.v(92): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718698289730 "|VGA_Draw|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(94) " "Verilog HDL assignment warning at VGA_Controller.v(94): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718698289730 "|VGA_Draw|VGA_Controller:controller"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1718698290458 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1718698290458 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[0\] VCC " "Pin \"oVGA_R\[0\]\" is stuck at VCC" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[4\] GND " "Pin \"oVGA_R\[4\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[5\] GND " "Pin \"oVGA_R\[5\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[6\] GND " "Pin \"oVGA_R\[6\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[7\] GND " "Pin \"oVGA_R\[7\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[8\] GND " "Pin \"oVGA_R\[8\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[9\] GND " "Pin \"oVGA_R\[9\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[0\] VCC " "Pin \"oVGA_G\[0\]\" is stuck at VCC" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[1\] VCC " "Pin \"oVGA_G\[1\]\" is stuck at VCC" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[4\] GND " "Pin \"oVGA_G\[4\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[5\] GND " "Pin \"oVGA_G\[5\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[6\] GND " "Pin \"oVGA_G\[6\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[7\] GND " "Pin \"oVGA_G\[7\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[8\] GND " "Pin \"oVGA_G\[8\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[9\] GND " "Pin \"oVGA_G\[9\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[0\] VCC " "Pin \"oVGA_B\[0\]\" is stuck at VCC" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[1\] VCC " "Pin \"oVGA_B\[1\]\" is stuck at VCC" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[2\] VCC " "Pin \"oVGA_B\[2\]\" is stuck at VCC" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[4\] GND " "Pin \"oVGA_B\[4\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[5\] GND " "Pin \"oVGA_B\[5\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[6\] GND " "Pin \"oVGA_B\[6\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[7\] GND " "Pin \"oVGA_B\[7\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[8\] GND " "Pin \"oVGA_B\[8\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[9\] GND " "Pin \"oVGA_B\[9\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC_N VCC " "Pin \"oVGA_SYNC_N\" is stuck at VCC" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718698290485 "|VGA_Draw|oVGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718698290485 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1718698290679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718698290897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718698290897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718698291163 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718698291163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1718698291163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718698291163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718698291277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 01:11:31 2024 " "Processing ended: Tue Jun 18 01:11:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718698291277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718698291277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718698291277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718698291277 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718698293333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718698293333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 01:11:33 2024 " "Processing started: Tue Jun 18 01:11:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718698293333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1718698293333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_70_VGA -c DE2_70_VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_70_VGA -c DE2_70_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1718698293334 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1718698293468 ""}
{ "Info" "0" "" "Project  = DE2_70_VGA" {  } {  } 0 0 "Project  = DE2_70_VGA" 0 0 "Fitter" 0 0 1718698293469 ""}
{ "Info" "0" "" "Revision = DE2_70_VGA" {  } {  } 0 0 "Revision = DE2_70_VGA" 0 0 "Fitter" 0 0 1718698293469 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1718698293524 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_70_VGA EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"DE2_70_VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718698293545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718698293573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718698293573 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1718698293631 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1718698293638 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1718698294464 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1718698294465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1718698294465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1718698294465 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1718698294465 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_R\[0\] " "Pin oVGA_R\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_R[0] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_R\[1\] " "Pin oVGA_R\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_R[1] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_R\[2\] " "Pin oVGA_R\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_R[2] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_R\[3\] " "Pin oVGA_R\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_R[3] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_R\[4\] " "Pin oVGA_R\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_R[4] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_R\[5\] " "Pin oVGA_R\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_R[5] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_R\[6\] " "Pin oVGA_R\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_R[6] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_R\[7\] " "Pin oVGA_R\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_R[7] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_R\[8\] " "Pin oVGA_R\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_R[8] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_R[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_R\[9\] " "Pin oVGA_R\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_R[9] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 8 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_R[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_G\[0\] " "Pin oVGA_G\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_G[0] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_G\[1\] " "Pin oVGA_G\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_G[1] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_G\[2\] " "Pin oVGA_G\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_G[2] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_G\[3\] " "Pin oVGA_G\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_G[3] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_G\[4\] " "Pin oVGA_G\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_G[4] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_G\[5\] " "Pin oVGA_G\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_G[5] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_G\[6\] " "Pin oVGA_G\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_G[6] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_G[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_G\[7\] " "Pin oVGA_G\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_G[7] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_G[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_G\[8\] " "Pin oVGA_G\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_G[8] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_G[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_G\[9\] " "Pin oVGA_G\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_G[9] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 9 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_G[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_B\[0\] " "Pin oVGA_B\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_B[0] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_B\[1\] " "Pin oVGA_B\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_B[1] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_B\[2\] " "Pin oVGA_B\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_B[2] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_B\[3\] " "Pin oVGA_B\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_B[3] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_B\[4\] " "Pin oVGA_B\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_B[4] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_B\[5\] " "Pin oVGA_B\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_B[5] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_B\[6\] " "Pin oVGA_B\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_B[6] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_B\[7\] " "Pin oVGA_B\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_B[7] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_B\[8\] " "Pin oVGA_B\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_B[8] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_B\[9\] " "Pin oVGA_B\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_B[9] } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 10 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_HS " "Pin oVGA_HS not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_HS } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 11 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_VS " "Pin oVGA_VS not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_VS } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 12 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_SYNC_N " "Pin oVGA_SYNC_N not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_SYNC_N } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 13 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_SYNC_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_BLANK_N " "Pin oVGA_BLANK_N not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_BLANK_N } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 14 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_BLANK_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oVGA_CLOCK " "Pin oVGA_CLOCK not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_CLOCK } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 16 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iCLK " "Pin iCLK not assigned to an exact location on the device" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { iCLK } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 6 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1718698294628 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1718698294628 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_70_VGA.sdc " "Synopsys Design Constraints File file not found: 'DE2_70_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1718698294726 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1718698294726 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1718698294727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:controller\|pixel_reg  " "Automatically promoted node VGA_Controller:controller\|pixel_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718698294733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:controller\|pixel_reg~0 " "Destination node VGA_Controller:controller\|pixel_reg~0" {  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 60 -1 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:controller|pixel_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718698294733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oVGA_CLOCK " "Destination node oVGA_CLOCK" {  } { { "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/intel/quartus ii/altera/quartus/bin64/pin_planner.ppl" { oVGA_CLOCK } } } { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 16 0 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718698294733 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1718698294733 ""}  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 60 -1 0 } } { "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/intel/quartus ii/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:controller|pixel_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718698294733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1718698294808 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718698294808 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718698294808 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718698294809 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718698294809 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1718698294809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1718698294809 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1718698294809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1718698294809 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1718698294809 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718698294809 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 1 35 0 " "Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 1 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1718698294811 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1718698294811 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1718698294811 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1718698294813 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1718698294813 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1718698294813 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1718698294813 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1718698294813 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1718698294813 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1718698294813 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1718698294813 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1718698294813 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1718698294813 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718698294825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718698297633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718698297803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718698297843 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718698298667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718698298667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718698298714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X36_Y39 X47_Y51 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51" {  } { { "loc" "" { Generic "D:/Projects/DE2-70-Bringup/DE2_70_VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} 36 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1718698299980 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718698299980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718698300283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1718698300285 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1718698300285 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1718698300311 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718698300315 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[0\] 0 " "Pin \"oVGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[1\] 0 " "Pin \"oVGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[2\] 0 " "Pin \"oVGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[3\] 0 " "Pin \"oVGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[4\] 0 " "Pin \"oVGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[5\] 0 " "Pin \"oVGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[6\] 0 " "Pin \"oVGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[7\] 0 " "Pin \"oVGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[8\] 0 " "Pin \"oVGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[9\] 0 " "Pin \"oVGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[0\] 0 " "Pin \"oVGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[1\] 0 " "Pin \"oVGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[2\] 0 " "Pin \"oVGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[3\] 0 " "Pin \"oVGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[4\] 0 " "Pin \"oVGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[5\] 0 " "Pin \"oVGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[6\] 0 " "Pin \"oVGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[7\] 0 " "Pin \"oVGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[8\] 0 " "Pin \"oVGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[9\] 0 " "Pin \"oVGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[0\] 0 " "Pin \"oVGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[1\] 0 " "Pin \"oVGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[2\] 0 " "Pin \"oVGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[3\] 0 " "Pin \"oVGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[4\] 0 " "Pin \"oVGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[5\] 0 " "Pin \"oVGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[6\] 0 " "Pin \"oVGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[7\] 0 " "Pin \"oVGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[8\] 0 " "Pin \"oVGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[9\] 0 " "Pin \"oVGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_HS 0 " "Pin \"oVGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_VS 0 " "Pin \"oVGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_SYNC_N 0 " "Pin \"oVGA_SYNC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_BLANK_N 0 " "Pin \"oVGA_BLANK_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_CLOCK 0 " "Pin \"oVGA_CLOCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1718698300317 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1718698300317 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718698300430 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718698300437 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718698300608 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718698301052 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1718698301166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/DE2-70-Bringup/DE2_70_VGA/output_files/DE2_70_VGA.fit.smsg " "Generated suppressed messages file D:/Projects/DE2-70-Bringup/DE2_70_VGA/output_files/DE2_70_VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1718698301316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5066 " "Peak virtual memory: 5066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718698301499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 01:11:41 2024 " "Processing ended: Tue Jun 18 01:11:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718698301499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718698301499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718698301499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718698301499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1718698302918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718698302919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 01:11:42 2024 " "Processing started: Tue Jun 18 01:11:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718698302919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1718698302919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_70_VGA -c DE2_70_VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_70_VGA -c DE2_70_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1718698302919 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1718698304862 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1718698304945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718698305756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 01:11:45 2024 " "Processing ended: Tue Jun 18 01:11:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718698305756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718698305756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718698305756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1718698305756 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1718698306337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1718698307044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 01:11:46 2024 " "Processing started: Tue Jun 18 01:11:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718698307044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718698307044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_70_VGA -c DE2_70_VGA " "Command: quartus_sta DE2_70_VGA -c DE2_70_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718698307044 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1718698307138 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718698307283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1718698307318 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1718698307318 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_70_VGA.sdc " "Synopsys Design Constraints File file not found: 'DE2_70_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1718698307431 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1718698307432 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Controller:controller\|pixel_reg VGA_Controller:controller\|pixel_reg " "create_clock -period 1.000 -name VGA_Controller:controller\|pixel_reg VGA_Controller:controller\|pixel_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iCLK iCLK " "create_clock -period 1.000 -name iCLK iCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307433 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307433 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1718698307435 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1718698307442 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1718698307447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.587 " "Worst-case setup slack is -1.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.587       -23.767 VGA_Controller:controller\|pixel_reg  " "   -1.587       -23.767 VGA_Controller:controller\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.238         0.000 iCLK  " "    2.238         0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718698307449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.968 " "Worst-case hold slack is -1.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.968        -1.968 iCLK  " "   -1.968        -1.968 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533         0.000 VGA_Controller:controller\|pixel_reg  " "    0.533         0.000 VGA_Controller:controller\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718698307453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1718698307456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1718698307457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -2.380 iCLK  " "   -1.380        -2.380 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -20.000 VGA_Controller:controller\|pixel_reg  " "   -0.500       -20.000 VGA_Controller:controller\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718698307459 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1718698307502 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1718698307504 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1718698307517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.272 " "Worst-case setup slack is -0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272        -3.009 VGA_Controller:controller\|pixel_reg  " "   -0.272        -3.009 VGA_Controller:controller\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.437         0.000 iCLK  " "    1.437         0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718698307521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.057 " "Worst-case hold slack is -1.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.057        -1.057 iCLK  " "   -1.057        -1.057 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245         0.000 VGA_Controller:controller\|pixel_reg  " "    0.245         0.000 VGA_Controller:controller\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718698307603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1718698307605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1718698307609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -2.380 iCLK  " "   -1.380        -2.380 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -20.000 VGA_Controller:controller\|pixel_reg  " "   -0.500       -20.000 VGA_Controller:controller\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718698307612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718698307612 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1718698307648 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1718698307669 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1718698307671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718698307724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 01:11:47 2024 " "Processing ended: Tue Jun 18 01:11:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718698307724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718698307724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718698307724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718698307724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718698308882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718698308883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 01:11:48 2024 " "Processing started: Tue Jun 18 01:11:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718698308883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718698308883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE2_70_VGA -c DE2_70_VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE2_70_VGA -c DE2_70_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718698308883 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "DE2_70_VGA.vo\", \"DE2_70_VGA_fast.vo DE2_70_VGA_v.sdo DE2_70_VGA_v_fast.sdo D:/Projects/DE2-70-Bringup/DE2_70_VGA/simulation/modelsim/ simulation " "Generated files \"DE2_70_VGA.vo\", \"DE2_70_VGA_fast.vo\", \"DE2_70_VGA_v.sdo\" and \"DE2_70_VGA_v_fast.sdo\" in directory \"D:/Projects/DE2-70-Bringup/DE2_70_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1718698309237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4538 " "Peak virtual memory: 4538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718698309269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 01:11:49 2024 " "Processing ended: Tue Jun 18 01:11:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718698309269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718698309269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718698309269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718698309269 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718698309849 ""}
