{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511803063888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511803063889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 01:17:43 2017 " "Processing started: Tue Nov 28 01:17:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511803063889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511803063889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project8 -c project8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project8 -c project8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511803063889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511803064206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_scanning.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dynamic_scanning.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_scanning " "Found entity 1: dynamic_scanning" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/dynamic_scanning.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511803064247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511803064247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel8.v 1 1 " "Found 1 design units, including 1 entities, in source file sel8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL8 " "Found entity 1: SEL8" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/SEL8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511803064251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511803064251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511803064256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511803064256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511803064260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511803064260 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shifting_register.v(10) " "Verilog HDL information at shifting_register.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "shifting_register.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/shifting_register.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1511803064264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifting_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shifting_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifting_register " "Found entity 1: shifting_register" {  } { { "shifting_register.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/shifting_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511803064265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511803064265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project8 " "Found entity 1: project8" {  } { { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511803064268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511803064268 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out packed SEL8.v(6) " "Verilog HDL Port Declaration warning at SEL8.v(6): data type declaration for \"out\" declares packed dimensions but the port declaration declaration does not" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/SEL8.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1511803064268 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out SEL8.v(5) " "HDL info at SEL8.v(5): see declaration for object \"out\"" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/SEL8.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511803064268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project8 " "Elaborating entity \"project8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511803064303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_scanning dynamic_scanning:inst2 " "Elaborating entity \"dynamic_scanning\" for hierarchy \"dynamic_scanning:inst2\"" {  } { { "project8.bdf" "inst2" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 112 208 368 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511803064324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 dynamic_scanning:inst2\|74138:inst2 " "Elaborating entity \"74138\" for hierarchy \"dynamic_scanning:inst2\|74138:inst2\"" {  } { { "dynamic_scanning.bdf" "inst2" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/dynamic_scanning.bdf" { { 240 648 768 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511803064342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dynamic_scanning:inst2\|74138:inst2 " "Elaborated megafunction instantiation \"dynamic_scanning:inst2\|74138:inst2\"" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/dynamic_scanning.bdf" { { 240 648 768 400 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511803064344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 dynamic_scanning:inst2\|74160:inst " "Elaborating entity \"74160\" for hierarchy \"dynamic_scanning:inst2\|74160:inst\"" {  } { { "dynamic_scanning.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/dynamic_scanning.bdf" { { 224 312 432 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511803064359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dynamic_scanning:inst2\|74160:inst " "Elaborated megafunction instantiation \"dynamic_scanning:inst2\|74160:inst\"" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/dynamic_scanning.bdf" { { 224 312 432 408 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511803064360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:inst1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:inst1\"" {  } { { "project8.bdf" "inst1" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 192 8 192 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511803064361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst4 " "Elaborating entity \"led\" for hierarchy \"led:inst4\"" {  } { { "project8.bdf" "inst4" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 312 568 744 488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511803064365 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511803064366 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511803064366 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511803064366 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511803064366 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511803064366 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511803064366 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511803064366 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g led.v(6) " "Inferred latch for \"g\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511803064367 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f led.v(6) " "Inferred latch for \"f\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511803064367 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e led.v(6) " "Inferred latch for \"e\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511803064367 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d led.v(6) " "Inferred latch for \"d\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511803064367 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c led.v(6) " "Inferred latch for \"c\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511803064367 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b led.v(6) " "Inferred latch for \"b\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511803064367 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a led.v(6) " "Inferred latch for \"a\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511803064367 "|project8|led:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEL8 SEL8:inst3 " "Elaborating entity \"SEL8\" for hierarchy \"SEL8:inst3\"" {  } { { "project8.bdf" "inst3" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 312 408 568 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511803064369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifting_register shifting_register:inst " "Elaborating entity \"shifting_register\" for hierarchy \"shifting_register:inst\"" {  } { { "project8.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 312 216 400 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511803064372 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 shifting_register.v(16) " "Verilog HDL assignment warning at shifting_register.v(16): truncated value with size 32 to match size of target (3)" {  } { { "shifting_register.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/shifting_register.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511803064373 "|project8|shifting_register:inst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst4\|g " "LATCH primitive \"led:inst4\|g\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511803064476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst4\|f " "LATCH primitive \"led:inst4\|f\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511803064476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst4\|e " "LATCH primitive \"led:inst4\|e\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511803064476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst4\|d " "LATCH primitive \"led:inst4\|d\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511803064476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst4\|c " "LATCH primitive \"led:inst4\|c\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511803064476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst4\|b " "LATCH primitive \"led:inst4\|b\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511803064476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst4\|a " "LATCH primitive \"led:inst4\|a\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511803064476 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b VCC " "Pin \"b\" is stuck at VCC" {  } { { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 368 744 920 384 "b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511803064835 "|project8|b"} { "Warning" "WMLS_MLS_STUCK_PIN" "c VCC " "Pin \"c\" is stuck at VCC" {  } { { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 384 744 920 400 "c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511803064835 "|project8|c"} { "Warning" "WMLS_MLS_STUCK_PIN" "g GND " "Pin \"g\" is stuck at GND" {  } { { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 448 744 920 464 "g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511803064835 "|project8|g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511803064835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1511803064919 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/output_files/project8.map.smsg " "Generated suppressed messages file C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/output_files/project8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1511803065082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511803065252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511803065252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511803065336 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511803065336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511803065336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511803065336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511803065383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 01:17:45 2017 " "Processing ended: Tue Nov 28 01:17:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511803065383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511803065383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511803065383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511803065383 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511803066437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511803066437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 01:17:46 2017 " "Processing started: Tue Nov 28 01:17:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511803066437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511803066437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project8 -c project8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project8 -c project8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511803066437 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511803066522 ""}
{ "Info" "0" "" "Project  = project8" {  } {  } 0 0 "Project  = project8" 0 0 "Fitter" 0 0 1511803066522 ""}
{ "Info" "0" "" "Revision = project8" {  } {  } 0 0 "Revision = project8" 0 0 "Fitter" 0 0 1511803066522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1511803066600 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project8 EP3C55F484C8 " "Selected device EP3C55F484C8 for design \"project8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511803066622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511803066654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511803066654 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511803066769 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Device EP3C16F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511803067122 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Device EP3C40F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511803067122 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Device EP3C80F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511803067122 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Device EP3C120F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511803067122 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511803067122 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511803067122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511803067122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511803067122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511803067122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511803067122 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511803067122 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511803067122 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 39 " "No exact pin location assignment(s) for 8 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[7\] " "Pin Dout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dout[7] } } } { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 552 416 592 568 "Dout" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511803067789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[6\] " "Pin Dout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dout[6] } } } { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 552 416 592 568 "Dout" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511803067789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[5\] " "Pin Dout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dout[5] } } } { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 552 416 592 568 "Dout" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511803067789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[4\] " "Pin Dout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dout[4] } } } { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 552 416 592 568 "Dout" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511803067789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[3\] " "Pin Dout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dout[3] } } } { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 552 416 592 568 "Dout" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511803067789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[2\] " "Pin Dout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dout[2] } } } { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 552 416 592 568 "Dout" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511803067789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[1\] " "Pin Dout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dout[1] } } } { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 552 416 592 568 "Dout" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511803067789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[0\] " "Pin Dout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dout[0] } } } { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 552 416 592 568 "Dout" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511803067789 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1511803067789 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project8.sdc " "Synopsys Design Constraints File file not found: 'project8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511803067964 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511803067964 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1511803067966 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1511803067967 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1511803067967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequency_divider:inst1\|clk_1KHz  " "Automatically promoted node frequency_divider:inst1\|clk_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511803067975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_divider:inst1\|clk_1KHz~0 " "Destination node frequency_divider:inst1\|clk_1KHz~0" {  } { { "frequency_divider.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/frequency_divider.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequency_divider:inst1|clk_1KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1511803067975 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1511803067975 ""}  } { { "frequency_divider.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/frequency_divider.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequency_divider:inst1|clk_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511803067975 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511803068233 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511803068233 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511803068233 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511803068233 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511803068233 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511803068233 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511803068233 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511803068233 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511803068233 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1511803068233 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511803068233 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1511803068249 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1511803068249 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1511803068249 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511803068249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 41 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511803068249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511803068249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 7 36 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511803068249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 13 29 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511803068249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511803068249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511803068249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 10 33 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511803068249 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1511803068249 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1511803068249 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511803068265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511803070059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511803070197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511803070197 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511803071762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511803071762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511803072101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y43 X21_Y53 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y43 to location X21_Y53" {  } { { "loc" "" { Generic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y43 to location X21_Y53"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y43 to location X21_Y53"} 11 43 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1511803073381 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511803073381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511803074491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1511803074491 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511803074491 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1511803074507 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511803074545 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511803074892 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511803074961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511803075177 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511803075530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/output_files/project8.fit.smsg " "Generated suppressed messages file C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/output_files/project8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511803076077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1151 " "Peak virtual memory: 1151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511803077031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 01:17:57 2017 " "Processing ended: Tue Nov 28 01:17:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511803077031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511803077031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511803077031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511803077031 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511803077963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511803077964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 01:17:57 2017 " "Processing started: Tue Nov 28 01:17:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511803077964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511803077964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project8 -c project8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project8 -c project8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511803077964 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511803079911 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511803079992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511803081015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 01:18:01 2017 " "Processing ended: Tue Nov 28 01:18:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511803081015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511803081015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511803081015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511803081015 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511803081617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511803082049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 01:18:01 2017 " "Processing started: Tue Nov 28 01:18:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511803082049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511803082049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project8 -c project8 " "Command: quartus_sta project8 -c project8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511803082049 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1511803082134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511803082287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511803082334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511803082334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project8.sdc " "Synopsys Design Constraints File file not found: 'project8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1511803082551 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1511803082551 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:inst1\|clk_1KHz frequency_divider:inst1\|clk_1KHz " "create_clock -period 1.000 -name frequency_divider:inst1\|clk_1KHz frequency_divider:inst1\|clk_1KHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082551 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082551 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1511803082826 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082826 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1511803082827 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1511803082866 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1511803082881 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1511803082881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.083 " "Worst-case setup slack is -2.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.083       -36.346 frequency_divider:inst1\|clk_1KHz  " "   -2.083       -36.346 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057        -0.057 clk_50MHz  " "   -0.057        -0.057 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803082881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.084 " "Worst-case hold slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084        -0.084 clk_50MHz  " "   -0.084        -0.084 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449         0.000 frequency_divider:inst1\|clk_1KHz  " "    0.449         0.000 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803082897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.623 " "Worst-case recovery slack is -0.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.623        -2.492 frequency_divider:inst1\|clk_1KHz  " "   -0.623        -2.492 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803082897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.099 " "Worst-case removal slack is 1.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.099         0.000 frequency_divider:inst1\|clk_1KHz  " "    1.099         0.000 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803082913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.487 clk_50MHz  " "   -3.000        -4.487 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -34.201 frequency_divider:inst1\|clk_1KHz  " "   -1.487       -34.201 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803082913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803082913 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1511803083190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1511803083206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1511803083768 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083869 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1511803083890 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1511803083890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.844 " "Worst-case setup slack is -1.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.844       -31.775 frequency_divider:inst1\|clk_1KHz  " "   -1.844       -31.775 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016         0.000 clk_50MHz  " "    0.016         0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803083890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.114 " "Worst-case hold slack is -0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114        -0.114 clk_50MHz  " "   -0.114        -0.114 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 frequency_divider:inst1\|clk_1KHz  " "    0.398         0.000 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803083907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.468 " "Worst-case recovery slack is -0.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468        -1.872 frequency_divider:inst1\|clk_1KHz  " "   -0.468        -1.872 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803083922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.004 " "Worst-case removal slack is 1.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.004         0.000 frequency_divider:inst1\|clk_1KHz  " "    1.004         0.000 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803083938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.487 clk_50MHz  " "   -3.000        -4.487 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -34.201 frequency_divider:inst1\|clk_1KHz  " "   -1.487       -34.201 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803083938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803083938 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1511803084069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084253 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1511803084253 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1511803084253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.332 " "Worst-case setup slack is -0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332        -3.613 frequency_divider:inst1\|clk_1KHz  " "   -0.332        -3.613 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315         0.000 clk_50MHz  " "    0.315         0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803084269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.119 " "Worst-case hold slack is -0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119        -0.119 clk_50MHz  " "   -0.119        -0.119 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 frequency_divider:inst1\|clk_1KHz  " "    0.184         0.000 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803084286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.273 " "Worst-case recovery slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273         0.000 frequency_divider:inst1\|clk_1KHz  " "    0.273         0.000 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803084291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.479 " "Worst-case removal slack is 0.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479         0.000 frequency_divider:inst1\|clk_1KHz  " "    0.479         0.000 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803084307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.048 clk_50MHz  " "   -3.000        -4.048 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -23.000 frequency_divider:inst1\|clk_1KHz  " "   -1.000       -23.000 frequency_divider:inst1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511803084307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511803084307 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511803084906 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511803084906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511803085091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 01:18:05 2017 " "Processing ended: Tue Nov 28 01:18:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511803085091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511803085091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511803085091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511803085091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511803086123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511803086123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 01:18:05 2017 " "Processing started: Tue Nov 28 01:18:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511803086123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511803086123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project8 -c project8 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project8 -c project8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511803086123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project8.vo C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/simulation/modelsim/ simulation " "Generated file project8.vo in folder \"C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511803086492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511803086571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 01:18:06 2017 " "Processing ended: Tue Nov 28 01:18:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511803086571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511803086571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511803086571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511803086571 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511803087193 ""}
