Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a9b082810ecd4554a74c2f800bd0f577 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FSMD_microphone_tb1_behav xil_defaultlib.FSMD_microphone_tb1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File C:/Users/Carlos/Vivado-Workspace/DSED_LAB/DSED_LAB.srcs/sources_1/new/FSMD_microphone.vhd, line 46. Unresolved signal "cicle" is multiply driven.
