<snippet>
	<content><![CDATA[
// intitialize ${1:}
initial 
begin
			${1:} = 1'b${2:1} ;
	#${4:} 		${1:} = 1'b${3:0} ;
end
]]></content>
	<!-- Optional: Set a tabTrigger to define how to trigger the snippet -->
	<tabTrigger>initrst</tabTrigger>
	<!-- Optional: Set a scope to limit where the snippet will trigger -->
	<scope>source.verilog</scope>
</snippet>
