	.version 1.4
	.target sm_10, map_f64_to_f32
	// compiled with /opt/cuda/5.0/open64/lib//be
	// nvopencc 4.1 built on 2012-09-21

	//-----------------------------------------------------------
	// Compiling /tmp/tmpxft_0000144d_00000000-9_red_test.w2c.cpp3.i (/tmp/ccBI#.0VTN7z)
	//-----------------------------------------------------------

	//-----------------------------------------------------------
	// Options:
	//-----------------------------------------------------------
	//  Target:ptx, ISA:sm_10, Endian:little, Pointer Size:64
	//  -O3	(Optimization level)
	//  -g0	(Debug level)
	//  -m2	(Report advisories)
	//-----------------------------------------------------------

	.file	1	"<command-line>"
	.file	2	"/tmp/tmpxft_0000144d_00000000-8_red_test.w2c.cudafe2.gpu"
	.file	3	"/opt/local/gcc/4.4.7/lib/gcc/x86_64-unknown-linux-gnu/4.4.7/include/stddef.h"
	.file	4	"/opt/cuda/5.0/bin/../include/crt/device_runtime.h"
	.file	5	"/opt/cuda/5.0/bin/../include/host_defines.h"
	.file	6	"/opt/cuda/5.0/bin/../include/builtin_types.h"
	.file	7	"/opt/cuda/5.0/bin/../include/device_types.h"
	.file	8	"/opt/cuda/5.0/bin/../include/driver_types.h"
	.file	9	"/opt/cuda/5.0/bin/../include/surface_types.h"
	.file	10	"/opt/cuda/5.0/bin/../include/texture_types.h"
	.file	11	"/opt/cuda/5.0/bin/../include/vector_types.h"
	.file	12	"/opt/cuda/5.0/bin/../include/device_launch_parameters.h"
	.file	13	"/opt/cuda/5.0/bin/../include/crt/storage_class.h"
	.file	14	"red_test.w2c.cu"
	.file	15	"/opt/cuda/5.0/bin/../include/common_functions.h"
	.file	16	"/opt/cuda/5.0/bin/../include/math_functions.h"
	.file	17	"/opt/cuda/5.0/bin/../include/math_constants.h"
	.file	18	"/opt/cuda/5.0/bin/../include/device_functions.h"
	.file	19	"/opt/cuda/5.0/bin/../include/sm_11_atomic_functions.h"
	.file	20	"/opt/cuda/5.0/bin/../include/sm_12_atomic_functions.h"
	.file	21	"/opt/cuda/5.0/bin/../include/sm_13_double_functions.h"
	.file	22	"/opt/cuda/5.0/bin/../include/sm_20_atomic_functions.h"
	.file	23	"/opt/cuda/5.0/bin/../include/sm_35_atomic_functions.h"
	.file	24	"/opt/cuda/5.0/bin/../include/sm_20_intrinsics.h"
	.file	25	"/opt/cuda/5.0/bin/../include/sm_30_intrinsics.h"
	.file	26	"/opt/cuda/5.0/bin/../include/sm_35_intrinsics.h"
	.file	27	"/opt/cuda/5.0/bin/../include/surface_functions.h"
	.file	28	"/opt/cuda/5.0/bin/../include/texture_fetch_functions.h"
	.file	29	"/opt/cuda/5.0/bin/../include/texture_indirect_functions.h"
	.file	30	"/opt/cuda/5.0/bin/../include/surface_indirect_functions.h"
	.file	31	"/opt/cuda/5.0/bin/../include/math_functions_dbl_ptx1.h"

	.extern	.shared .align 4 .b8 __sdata_sum[];

	.entry __accrg_reduction_ADD_int32_1_1 (
		.param .u64 __cudaparm___accrg_reduction_ADD_int32_1_1_g_in_sum,
		.param .u64 __cudaparm___accrg_reduction_ADD_int32_1_1_g_out_sum,
		.param .u32 __cudaparm___accrg_reduction_ADD_int32_1_1_n_of_sum,
		.param .u32 __cudaparm___accrg_reduction_ADD_int32_1_1_blocksize,
		.param .u32 __cudaparm___accrg_reduction_ADD_int32_1_1_is_power2)
	{
	.reg .u32 %r<66>;
	.reg .u64 %rd<9>;
	.reg .pred %p<24>;
	.loc	14	19	0
$LDWbegin___accrg_reduction_ADD_int32_1_1:
	.loc	14	32	0
	ld.param.u32 	%r1, [__cudaparm___accrg_reduction_ADD_int32_1_1_blocksize];
	cvt.u32.u16 	%r2, %ctaid.x;
	mul.lo.u32 	%r3, %r1, %r2;
	cvt.u32.u16 	%r4, %tid.x;
	mul.lo.u32 	%r5, %r3, %r4;
	mul.lo.u32 	%r6, %r5, 2;
	ld.param.u32 	%r7, [__cudaparm___accrg_reduction_ADD_int32_1_1_n_of_sum];
	setp.ge.u32 	%p1, %r6, %r7;
	@%p1 bra 	$Lt_0_28930;
	ld.param.u64 	%rd1, [__cudaparm___accrg_reduction_ADD_int32_1_1_g_in_sum];
	cvt.u32.u64 	%r8, %rd1;
	mul.lo.u32 	%r9, %r6, 4;
	ld.param.u32 	%r7, [__cudaparm___accrg_reduction_ADD_int32_1_1_n_of_sum];
	mul.lo.u32 	%r10, %r7, 4;
	ld.param.u32 	%r11, [__cudaparm___accrg_reduction_ADD_int32_1_1_is_power2];
	mov.u32 	%r12, 1;
	setp.eq.u32 	%p2, %r11, %r12;
	ld.param.u32 	%r1, [__cudaparm___accrg_reduction_ADD_int32_1_1_blocksize];
	add.u32 	%r13, %r6, %r1;
	cvt.u32.u16 	%r14, %nctaid.x;
	mul.lo.u32 	%r15, %r14, %r1;
	add.u32 	%r16, %r8, %r9;
	mul.lo.u32 	%r17, %r15, 8;
	add.u32 	%r18, %r8, %r10;
	selp.s32 	%r19, 1, 0, %p2;
	mov.s32 	%r20, 0;
$Lt_0_18178:
 //<loop> Loop body line 32, nesting depth: 1, estimated iterations: unknown
	.loc	14	35	0
	cvt.u64.u32 	%rd2, %r16;
	ld.global.s32 	%r21, [%rd2+0];
	add.s32 	%r20, %r21, %r20;
	.loc	14	32	0
	ld.param.u32 	%r7, [__cudaparm___accrg_reduction_ADD_int32_1_1_n_of_sum];
	.loc	14	35	0
	set.lt.u32.u32 	%r22, %r13, %r7;
	neg.s32 	%r23, %r22;
	or.b32 	%r24, %r19, %r23;
	mov.u32 	%r25, 0;
	setp.eq.s32 	%p3, %r24, %r25;
	@%p3 bra 	$Lt_0_18434;
	.loc	14	38	0
	mul.lo.u32 	%r26, %r13, 4;
	add.u32 	%r27, %r8, %r26;
	cvt.u64.u32 	%rd3, %r27;
	ld.global.s32 	%r28, [%rd3+0];
	add.s32 	%r20, %r28, %r20;
$Lt_0_18434:
	mul.lo.u32 	%r29, %r15, 2;
	add.u32 	%r13, %r13, %r29;
	add.u32 	%r16, %r16, %r17;
	setp.lt.u32 	%p4, %r16, %r18;
	@%p4 bra 	$Lt_0_18178;
	bra.uni 	$Lt_0_17666;
$Lt_0_28930:
	mov.s32 	%r20, 0;
$Lt_0_17666:
	.loc	14	42	0
	mov.u64 	%rd4, __sdata_sum;
	cvt.u32.u64 	%r30, %rd4;
	mul24.lo.u32 	%r31, %r4, 4;
	add.u32 	%r32, %r30, %r31;
	cvt.u64.u32 	%rd5, %r32;
	st.shared.s32 	[%rd5+0], %r20;
	.loc	14	43	0
	bar.sync 	0;
	mov.u32 	%r33, 511;
	setp.le.u32 	%p5, %r1, %r33;
	@%p5 bra 	$Lt_0_19202;
	mov.u32 	%r34, 255;
	setp.gt.u32 	%p6, %r4, %r34;
	@%p6 bra 	$Lt_0_19714;
	.loc	14	48	0
	ld.shared.s32 	%r35, [%rd5+1024];
	add.s32 	%r20, %r35, %r20;
	.loc	14	49	0
	st.shared.s32 	[%rd5+0], %r20;
$Lt_0_19714:
	.loc	14	51	0
	bar.sync 	0;
$Lt_0_19202:
	mov.u32 	%r36, 255;
	setp.le.u32 	%p7, %r1, %r36;
	@%p7 bra 	$Lt_0_20226;
	mov.u32 	%r37, 127;
	setp.gt.u32 	%p8, %r4, %r37;
	@%p8 bra 	$Lt_0_20738;
	.loc	14	57	0
	ld.shared.s32 	%r38, [%rd5+512];
	add.s32 	%r20, %r38, %r20;
	.loc	14	58	0
	st.shared.s32 	[%rd5+0], %r20;
$Lt_0_20738:
	.loc	14	60	0
	bar.sync 	0;
$Lt_0_20226:
	mov.u32 	%r39, 127;
	setp.le.u32 	%p9, %r1, %r39;
	@%p9 bra 	$Lt_0_21250;
	mov.u32 	%r40, 63;
	setp.gt.u32 	%p10, %r4, %r40;
	@%p10 bra 	$Lt_0_21762;
	.loc	14	66	0
	ld.shared.s32 	%r41, [%rd5+256];
	add.s32 	%r20, %r41, %r20;
	.loc	14	67	0
	st.shared.s32 	[%rd5+0], %r20;
$Lt_0_21762:
	.loc	14	69	0
	bar.sync 	0;
$Lt_0_21250:
	mov.u32 	%r42, 31;
	setp.gt.u32 	%p11, %r4, %r42;
	@%p11 bra 	$Lt_0_22530;
	mov.u32 	%r43, 63;
	setp.le.u32 	%p12, %r1, %r43;
	@%p12 bra 	$Lt_0_22786;
	.loc	14	78	0
	ld.volatile.shared.s32 	%r44, [%rd5+128];
	add.s32 	%r20, %r44, %r20;
	.loc	14	79	0
	st.volatile.shared.s32 	[%rd5+0], %r20;
	.loc	14	81	0
	bar.sync 	0;
$Lt_0_22786:
	mov.u32 	%r45, 31;
	setp.le.u32 	%p13, %r1, %r45;
	@%p13 bra 	$Lt_0_23298;
	mov.u32 	%r46, 15;
	setp.gt.u32 	%p14, %r4, %r46;
	@%p14 bra 	$Lt_0_23810;
	.loc	14	87	0
	ld.volatile.shared.s32 	%r47, [%rd5+64];
	add.s32 	%r20, %r47, %r20;
	.loc	14	88	0
	st.volatile.shared.s32 	[%rd5+0], %r20;
$Lt_0_23810:
	.loc	14	90	0
	bar.sync 	0;
$Lt_0_23298:
	mov.u32 	%r48, 15;
	setp.le.u32 	%p15, %r1, %r48;
	@%p15 bra 	$Lt_0_24322;
	mov.u32 	%r49, 7;
	setp.gt.u32 	%p16, %r4, %r49;
	@%p16 bra 	$Lt_0_24834;
	.loc	14	96	0
	ld.volatile.shared.s32 	%r50, [%rd5+32];
	add.s32 	%r20, %r50, %r20;
	.loc	14	97	0
	st.volatile.shared.s32 	[%rd5+0], %r20;
$Lt_0_24834:
	.loc	14	99	0
	bar.sync 	0;
$Lt_0_24322:
	mov.u32 	%r51, 7;
	setp.le.u32 	%p17, %r1, %r51;
	@%p17 bra 	$Lt_0_25346;
	mov.u32 	%r52, 3;
	setp.gt.u32 	%p18, %r4, %r52;
	@%p18 bra 	$Lt_0_25858;
	.loc	14	105	0
	ld.volatile.shared.s32 	%r53, [%rd5+16];
	add.s32 	%r20, %r53, %r20;
	.loc	14	106	0
	st.volatile.shared.s32 	[%rd5+0], %r20;
$Lt_0_25858:
	.loc	14	108	0
	bar.sync 	0;
$Lt_0_25346:
	mov.u32 	%r54, 3;
	setp.le.u32 	%p19, %r1, %r54;
	@%p19 bra 	$Lt_0_26370;
	mov.u32 	%r55, 1;
	setp.gt.u32 	%p20, %r4, %r55;
	@%p20 bra 	$Lt_0_26882;
	.loc	14	114	0
	ld.volatile.shared.s32 	%r56, [%rd5+8];
	add.s32 	%r20, %r56, %r20;
	.loc	14	115	0
	st.volatile.shared.s32 	[%rd5+0], %r20;
$Lt_0_26882:
	.loc	14	117	0
	bar.sync 	0;
$Lt_0_26370:
	mov.u32 	%r57, 0;
	setp.eq.u32 	%p21, %r4, %r57;
	mov.u32 	%r58, 1;
	setp.le.u32 	%p22, %r1, %r58;
	@%p22 bra 	$Lt_0_22274;
	@!%p21 bra 	$Lt_0_27906;
	.loc	14	123	0
	ld.volatile.shared.s32 	%r59, [%rd5+4];
	add.s32 	%r20, %r59, %r20;
	.loc	14	124	0
	st.volatile.shared.s32 	[%rd5+0], %r20;
$Lt_0_27906:
	.loc	14	126	0
	bar.sync 	0;
	bra.uni 	$Lt_0_22274;
$Lt_0_22530:
	mov.u32 	%r60, 0;
	setp.eq.u32 	%p21, %r4, %r60;
$Lt_0_22274:
	@!%p21 bra 	$Lt_0_28418;
	.loc	14	131	0
	ld.shared.s32 	%r61, [__sdata_sum+0];
	ld.param.u64 	%rd6, [__cudaparm___accrg_reduction_ADD_int32_1_1_g_out_sum];
	cvt.u32.u64 	%r62, %rd6;
	mul24.lo.u32 	%r63, %r2, 4;
	add.u32 	%r64, %r62, %r63;
	cvt.u64.u32 	%rd7, %r64;
	st.global.s32 	[%rd7+0], %r61;
$Lt_0_28418:
	.loc	14	133	0
	exit;
$LDWend___accrg_reduction_ADD_int32_1_1:
	} // __accrg_reduction_ADD_int32_1_1

	.entry __accrg_test1_1_2 (
		.param .s32 __cudaparm___accrg_test1_1_2_NJ,
		.param .s32 __cudaparm___accrg_test1_1_2_NI,
		.param .u64 __cudaparm___accrg_test1_1_2_input,
		.param .s32 __cudaparm___accrg_test1_1_2___val_paramsum,
		.param .u64 __cudaparm___accrg_test1_1_2___reduction_sum)
	{
	.reg .u16 %rh<5>;
	.reg .u32 %r<12>;
	.reg .u64 %rd<6>;
	.loc	14	141	0
$LDWbegin___accrg_test1_1_2:
	.loc	14	155	0
	mov.u16 	%rh1, %ntid.x;
	mov.s32 	%r1, 0;
	ld.param.u64 	%rd1, [__cudaparm___accrg_test1_1_2___reduction_sum];
	cvt.u32.u16 	%r2, %tid.x;
	mov.u16 	%rh2, %ctaid.x;
	mul.wide.u16 	%r3, %rh2, %rh1;
	add.u32 	%r4, %r2, %r3;
	cvt.u32.u16 	%r5, %tid.y;
	cvt.u32.u16 	%r6, %ctaid.y;
	add.u32 	%r7, %r5, %r6;
	mov.u16 	%rh3, %nctaid.x;
	mul.wide.u16 	%r8, %rh3, %rh1;
	mul.lo.u32 	%r9, %r7, %r8;
	add.u32 	%r10, %r4, %r9;
	cvt.u64.u32 	%rd2, %r10;
	mul.wide.u32 	%rd3, %r10, 4;
	add.u64 	%rd4, %rd1, %rd3;
	st.global.s32 	[%rd4+0], %r1;
	.loc	14	177	0
	exit;
$LDWend___accrg_test1_1_2:
	} // __accrg_test1_1_2

