m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/VERILOG/aula26_datapath/sim_datapath
T_opt
!s110 1747269596
V6kZ8VF;4FnZME;oIc>:922
04 11 4 work datapath_tf fast 0
=3-ac675dfda9e9-682537db-2c4-1658
R1
!s12f OEM25U8 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vdatapath
2D:/RTL_FPGA/VERILOG/aula26_datapath/top_model.v
Z4 !s110 1747269588
!i10b 1
!s100 53jL@6?LMfOc_nSMh>[>j3
IQOagGSTm]]e0PP5EYJ@oK2
R2
w1747225620
8D:/RTL_FPGA/VERILOG/aula26_datapath/top_model.v
FD:/RTL_FPGA/VERILOG/aula26_datapath/top_model.v
!i122 24
L0 1 31
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1747269588.000000
!s107 D:/RTL_FPGA/VERILOG/aula26_datapath/top_model.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/VERILOG/aula26_datapath/top_model.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vdatapath_tf
2D:/RTL_FPGA/VERILOG/aula26_datapath/datapath_tf.v
Z9 !s110 1747269589
!i10b 1
!s100 AKBFM2eFkb[fKDz=m12A<0
Id<mUI8IKHSmDoCg9EFfJN0
R2
w1747269266
8D:/RTL_FPGA/VERILOG/aula26_datapath/datapath_tf.v
FD:/RTL_FPGA/VERILOG/aula26_datapath/datapath_tf.v
!i122 25
L0 18 113
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/VERILOG/aula26_datapath/datapath_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/VERILOG/aula26_datapath/datapath_tf.v|
!i113 0
R8
R3
vdemux12
2D:/RTL_FPGA/VERILOG/aula26_datapath/demux12.v
!s110 1747269587
!i10b 1
!s100 z9dG`Ic?McG^_XbY?CR`?2
I1knjI1iO]GzJ;gD^Dli162
R2
w1747168540
8D:/RTL_FPGA/VERILOG/aula26_datapath/demux12.v
FD:/RTL_FPGA/VERILOG/aula26_datapath/demux12.v
!i122 22
L0 1 11
R5
R6
r1
!s85 0
31
Z10 !s108 1747269587.000000
!s107 D:/RTL_FPGA/VERILOG/aula26_datapath/demux12.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/VERILOG/aula26_datapath/demux12.v|
!i113 0
R8
R3
vflipflop_D
2D:/RTL_FPGA/VERILOG/aula26_datapath/flipflop_D.v
Z11 !s110 1747269586
!i10b 1
!s100 5XRA]BNaY2=E[<^jn6m<S1
IL>T]KS^L[BGPjNPK0fen;1
R2
w1747165113
8D:/RTL_FPGA/VERILOG/aula26_datapath/flipflop_D.v
FD:/RTL_FPGA/VERILOG/aula26_datapath/flipflop_D.v
!i122 21
L0 1 15
R5
R6
r1
!s85 0
31
Z12 !s108 1747269586.000000
!s107 D:/RTL_FPGA/VERILOG/aula26_datapath/flipflop_D.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/VERILOG/aula26_datapath/flipflop_D.v|
!i113 0
R8
R3
nflipflop_@d
vmux21
2D:/RTL_FPGA/VERILOG/aula26_datapath/mux21.v
R9
!i10b 1
!s100 52ed`8`kU0F6a6O6m?3Qg2
I_Zm<7IMX9R]bfTbYzoaMa0
R2
w1747167183
8D:/RTL_FPGA/VERILOG/aula26_datapath/mux21.v
FD:/RTL_FPGA/VERILOG/aula26_datapath/mux21.v
!i122 26
L0 1 17
R5
R6
r1
!s85 0
31
!s108 1747269589.000000
!s107 D:/RTL_FPGA/VERILOG/aula26_datapath/mux21.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/VERILOG/aula26_datapath/mux21.v|
!i113 0
R8
R3
vreg_4bits
2D:/RTL_FPGA/VERILOG/aula26_datapath/reg_4bits.v
R4
!i10b 1
!s100 KI4:MSdkHh>=48Mi9_4PG3
Ig]a7d45Z3nfoI]K]3HWfo3
R2
w1747269576
8D:/RTL_FPGA/VERILOG/aula26_datapath/reg_4bits.v
FD:/RTL_FPGA/VERILOG/aula26_datapath/reg_4bits.v
!i122 23
L0 1 32
R5
R6
r1
!s85 0
31
R10
!s107 D:/RTL_FPGA/VERILOG/aula26_datapath/reg_4bits.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/VERILOG/aula26_datapath/reg_4bits.v|
!i113 0
R8
R3
vula_ula2
2D:/RTL_FPGA/VERILOG/aula26_datapath/impl1/source/ula2.v
R11
!i10b 1
!s100 ch6[n1UPlf3?z63RM<oD?2
IVG_EHoQnbDZ_R<2zH^f`93
R2
w1747269379
8D:/RTL_FPGA/VERILOG/aula26_datapath/impl1/source/ula2.v
FD:/RTL_FPGA/VERILOG/aula26_datapath/impl1/source/ula2.v
!i122 20
L0 1 24
R5
R6
r1
!s85 0
31
R12
!s107 D:/RTL_FPGA/VERILOG/aula26_datapath/impl1/source/ula2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/VERILOG/aula26_datapath/impl1/source/ula2.v|
!i113 0
R8
R3
