// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/HDLTx/tx_125_src_FilterTapSystolic_block.v
// Created: 2024-09-14 22:22:20
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: tx_125_src_FilterTapSystolic_block
// Source Path: HDLTx/full_tx/full_ofdm_modulator/interpolator/FIR Interpolator/HDLTx/full_tx/full_ofdm_modulator/interpolator/FIR 
// Interpolator/FIRFilter2/FilterTapSystoli
// Hierarchy Level: 5
// Model version: 4.114
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module tx_125_src_FilterTapSystolic_block
          (clk,
           reset_x,
           enb,
           din_im,
           coeff,
           sumIn,
           sumOut);


  input   clk;
  input   reset_x;
  input   enb;
  input   signed [15:0] din_im;  // sfix16_En14
  input   signed [15:0] coeff;  // sfix16_En12
  input   signed [29:0] sumIn;  // sfix30_En26
  output  signed [29:0] sumOut;  // sfix30_En26


  reg signed [15:0] fTap_din_reg1;  // sfix16
  reg signed [15:0] fTap_coef_reg1;  // sfix16
  reg signed [15:0] fTap_din_reg2;  // sfix16
  reg signed [15:0] fTap_coef_reg2;  // sfix16
  reg signed [31:0] fTap_mult_reg;  // sfix32
  reg signed [29:0] fTap_addout_reg;  // sfix30
  wire signed [29:0] fTap_addout_reg_next;  // sfix30_En26
  wire signed [29:0] fTap_add_cast;  // sfix30_En26


  // FilterTapSystolicS
  always @(posedge clk)
    begin : fTap_process
      if (reset_x == 1'b1) begin
        fTap_din_reg1 <= 16'sb0000000000000000;
        fTap_coef_reg1 <= 16'sb0000000000000000;
        fTap_din_reg2 <= 16'sb0000000000000000;
        fTap_coef_reg2 <= 16'sb0000000000000000;
        fTap_mult_reg <= 32'sb00000000000000000000000000000000;
        fTap_addout_reg <= 30'sb000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          fTap_addout_reg <= fTap_addout_reg_next;
          fTap_mult_reg <= fTap_din_reg2 * fTap_coef_reg2;
          fTap_din_reg2 <= fTap_din_reg1;
          fTap_coef_reg2 <= fTap_coef_reg1;
          fTap_din_reg1 <= din_im;
          fTap_coef_reg1 <= coeff;
        end
      end
    end

  assign sumOut = fTap_addout_reg;
  assign fTap_add_cast = fTap_mult_reg[29:0];
  assign fTap_addout_reg_next = fTap_add_cast + sumIn;



endmodule  // tx_125_src_FilterTapSystolic_block

