INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/git/ECE_exp2/week2/N01_logic_gate/N01_logic_gate.srcs/sim_1/new/Full_Adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_tb
