v 20110115 2
C 40000 40000 0 0 0 title-bordered-A3.sym
C 53350 44750 1 0 1 port-in.sym
{
T 53300 44850 5 10 1 1 0 7 1
net=OUT:1
T 53250 45450 5 10 0 0 0 6 1
device=none
T 52550 44650 5 10 0 1 0 1 1
value=INPUT
}
T 49300 40900 9 14 1 0 0 0 2
IC Classic  Timer 555
XSPICE Macromodel
T 49450 40300 9 8 1 0 0 0 1
1
T 50950 40300 9 8 1 0 0 0 1
1
T 53300 40600 9 8 1 0 0 0 1
1.00 / A
T 53300 40300 9 8 1 0 0 0 1
100104 PF
C 45200 42500 1 0 1 aswitch.sym
{
T 44790 44750 5 10 0 0 180 2 1
device=SPICE
T 44560 43150 5 10 1 1 0 0 1
refdes=A6
T 44790 45200 5 10 0 0 180 2 1
value=ASWITCH
}
C 45500 46050 1 0 0 diff_2.sym
{
T 45725 47450 5 8 0 0 0 0 1
device=SPICE
T 45850 46450 5 10 1 1 0 0 1
refdes=A2
T 45700 48450 5 8 0 0 0 0 1
value=DIFF_2
}
C 45500 44450 1 0 0 diff_2.sym
{
T 45725 45850 5 8 0 0 0 0 1
device=SPICE
T 45850 44850 5 10 1 1 0 0 1
refdes=A4
T 45700 46850 5 8 0 0 0 0 1
value=DIFF_2
}
C 46400 45850 1 0 0 hyst.sym
{
T 46625 47000 5 8 0 0 0 0 1
device=SPICE
T 47100 46450 5 10 1 1 0 0 1
refdes=A3
T 46600 48450 5 10 0 0 0 0 1
value=HYST
T 46350 46900 5 6 1 0 0 0 1
in_low=-0.001
T 46350 46800 5 6 1 0 0 0 1
in_high=0.001
T 46350 46700 5 6 1 0 0 0 1
hyst=0.01
T 46350 47000 5 6 1 0 0 0 1
out_upper_limit=1
T 46350 47100 5 6 1 0 0 0 1
out_lower_limit=0
}
C 46400 44250 1 0 0 hyst.sym
{
T 46625 45400 5 8 0 0 0 0 1
device=SPICE
T 47100 44850 5 10 1 1 0 0 1
refdes=A7
T 46600 46850 5 10 0 0 0 0 1
value=HYST
T 46600 43850 5 6 1 0 0 0 1
in_low=-0.001
T 46600 43950 5 6 1 0 0 0 1
in_high=0.001
T 46600 44050 5 6 1 0 0 0 1
hyst=0.01
T 46600 43750 5 6 1 0 0 0 1
out_upper_limit=1
T 46600 43650 5 6 1 0 0 0 1
out_lower_limit=0
}
C 47600 46150 1 0 0 adc_bridge.sym
{
T 47700 48250 5 10 0 0 0 0 1
device=SPICE
T 47700 46400 5 10 1 1 0 0 1
refdes=A5
T 47686 48050 5 10 0 0 0 0 1
value=ADC_BRIDGE
T 47500 45900 5 6 1 0 0 0 1
rise_delay=1e-6
T 47500 46000 5 6 1 0 0 0 1
fall_delay=1e-6
}
C 47600 44550 1 0 0 adc_bridge.sym
{
T 47700 46650 5 10 0 0 0 0 1
device=SPICE
T 47700 44800 5 10 1 1 0 0 1
refdes=A9
T 47686 46450 5 10 0 0 0 0 1
value=ADC_BRIDGE
T 47550 44400 5 6 1 0 0 0 1
rise_delay=1e-6
T 47550 44300 5 6 1 0 0 0 1
fall_delay=1e-6
}
C 49800 44750 1 0 0 dac_bridge.sym
{
T 49900 47450 5 10 0 0 0 0 1
device=SPICE
T 49900 45000 5 10 1 1 0 0 1
refdes=A12
T 49886 47250 5 10 0 0 0 0 1
value=DAC_BRIDGE
T 49900 44450 5 6 1 0 0 0 1
out_low=0
T 49900 44550 5 6 1 0 0 0 1
out_high=5
T 49900 44650 5 6 1 0 0 0 1
out_undef=2.5
}
C 48200 44550 1 0 0 d_nand_2.sym
{
T 48500 46850 5 10 0 0 0 0 1
device=SPICE
T 48750 44400 5 10 1 1 0 0 1
refdes=A11
T 48486 46650 5 10 0 0 0 0 1
value=D_NAND_2
}
N 48200 45850 48100 45850 4
N 48100 45650 48100 45850 4
N 48450 45650 48850 45250 4
N 48200 45050 48100 45050 4
N 48450 45250 48850 45650 4
N 48850 45650 49600 45650 4
N 49600 45650 49600 46250 4
N 48850 45250 49600 45250 4
N 49600 45250 49600 44850 4
N 48100 45650 48450 45650 4
N 48450 45250 48100 45250 4
N 49500 44850 49800 44850 4
N 48200 44650 48000 44650 4
N 47600 44650 47400 44650 4
N 48200 46250 48000 46250 4
N 47600 46250 47400 46250 4
N 52150 44850 50200 44850 4
C 49800 46150 1 0 0 dac_bridge.sym
{
T 49900 48850 5 10 0 0 0 0 1
device=SPICE
T 49900 46400 5 10 1 1 0 0 1
refdes=A10
T 49886 48650 5 10 0 0 0 0 1
value=DAC_BRIDGE
}
N 49500 46250 49800 46250 4
N 44700 43100 50850 43100 4
N 50850 43100 50850 46250 4
N 50850 46250 50200 46250 4
N 46400 46250 46200 46250 4
C 45200 47450 1 270 0 res.sym
{
T 45800 47300 5 10 0 0 270 0 1
device=RESISTOR
T 45500 47050 5 10 1 1 0 0 1
refdes=R3
T 45500 46850 5 10 1 1 0 0 1
value=100k
T 46200 47300 5 10 0 0 270 0 1
footprint=1206.fp
}
C 45200 45900 1 270 0 res.sym
{
T 45800 45750 5 10 0 0 270 0 1
device=RESISTOR
T 45500 45500 5 10 1 1 0 0 1
refdes=R4
T 45500 45300 5 10 1 1 0 0 1
value=100k
T 46200 45750 5 10 0 0 270 0 1
footprint=1206.fp
}
C 45200 44350 1 270 0 res.sym
{
T 45800 44200 5 10 0 0 270 0 1
device=RESISTOR
T 45500 43850 5 10 1 1 0 0 1
refdes=R5
T 45500 43650 5 10 1 1 0 0 1
value=100k
T 46200 44200 5 10 0 0 270 0 1
footprint=1206.fp
}
N 45500 46450 45300 46450 4
N 45300 45900 45300 46550 4
N 45500 46050 43400 46050 4
N 45300 44450 45500 44450 4
N 45300 44350 45300 45000 4
N 43400 44850 45500 44850 4
N 45300 47450 45300 47950 4
N 45300 47950 43450 47950 4
N 45200 42600 45300 42600 4
N 44200 42600 43400 42600 4
N 48100 45050 48100 45250 4
N 46200 44650 46400 44650 4
T 43700 42650 9 8 1 0 0 0 1
DISCH (7)
T 43850 44900 9 8 1 0 0 0 1
TRIG (2)
T 43800 46100 9 8 1 0 0 0 1
THRES (6)
T 43850 46500 9 8 1 0 0 0 1
CONT (5)
T 51250 44900 9 8 1 0 0 0 1
OUT (3)
T 43900 48000 9 8 1 0 0 0 1
VDD (8)
T 45400 42150 9 8 1 0 0 0 1
GND (1)
C 48200 45750 1 0 0 d_nand_3.sym
{
T 48300 47250 5 10 0 0 0 0 1
device=SPICE
T 48600 46650 5 10 1 1 0 0 1
refdes=A8
T 48300 47650 5 10 0 0 0 0 1
value=D_NAND_3
}
C 47600 46550 1 0 0 adc_bridge.sym
{
T 47700 48650 5 10 0 0 0 0 1
device=SPICE
T 47700 46800 5 10 1 1 0 0 1
refdes=A1
T 47686 48450 5 10 0 0 0 0 1
value=ADC_BRIDGE
T 47650 47050 5 6 1 0 0 0 1
rise_delay=1e-6
T 47650 47150 5 6 1 0 0 0 1
fall_delay=1e-6
}
N 45300 46450 43400 46450 4
C 42250 47850 1 0 0 port-in.sym
{
T 42300 47950 5 10 1 1 0 1 1
net=VDD:1
T 42350 48550 5 10 0 0 0 0 1
device=none
T 43050 47750 5 10 0 1 0 7 1
value=INPUT
}
C 42200 46350 1 0 0 port-in.sym
{
T 42250 46450 5 10 1 1 0 1 1
net=CONT:1
T 42300 47050 5 10 0 0 0 0 1
device=none
T 43000 46250 5 10 0 1 0 7 1
value=INPUT
}
C 42200 45950 1 0 0 port-in.sym
{
T 42250 46050 5 10 1 1 0 1 1
net=THRES:1
T 42300 46650 5 10 0 0 0 0 1
device=none
T 43000 45850 5 10 0 1 0 7 1
value=INPUT
}
C 42200 44750 1 0 0 port-in.sym
{
T 42250 44850 5 10 1 1 0 1 1
net=TRIG:1
T 42300 45450 5 10 0 0 0 0 1
device=none
T 43000 44650 5 10 0 1 0 7 1
value=INPUT
}
C 42200 42500 1 0 0 port-in.sym
{
T 42250 42600 5 10 1 1 0 1 1
net=DISCH:1
T 42300 43200 5 10 0 0 0 0 1
device=none
T 43000 42400 5 10 0 1 0 7 1
value=INPUT
}
N 48000 46650 48200 46650 4
N 47600 46650 47450 46650 4
C 42250 48350 1 0 0 port-in.sym
{
T 42300 48450 5 10 1 1 0 1 1
net=RESET:1
T 42350 49050 5 10 0 0 0 0 1
device=none
T 43050 48250 5 10 0 1 0 7 1
value=INPUT
}
N 43450 48450 47450 48450 4
N 47450 46650 47450 48450 4
T 43850 48500 9 8 1 0 0 0 1
RESET (4)
C 42200 41800 1 0 0 port-in.sym
{
T 42250 41900 5 10 1 1 0 1 1
net=AGND:1
T 42300 42500 5 10 0 0 0 0 1
device=none
T 43000 41700 5 10 0 1 0 7 1
value=INPUT
}
N 43400 41900 45300 41900 4
N 45300 41900 45300 43450 4
L 56000 51000 50500 51000 3 0 0 0 -1 -1
L 50500 51000 50500 47000 3 0 0 0 -1 -1
L 56000 47000 56000 51000 3 0 0 0 -1 -1
L 50500 47000 56000 47000 3 0 0 0 -1 -1
T 52200 50700 9 10 1 0 0 0 1
\\sym\\ic-analog\\timer_555.sym
T 52200 50300 9 10 1 0 0 0 1
\\model\\ic-analog\\timer_555.spm
T 50700 50700 9 10 1 0 0 0 1
Symbol 
T 50700 50300 9 10 1 0 0 0 1
Macromodel
L 50500 50600 56000 50600 3 0 0 0 -1 -1
L 56000 50200 50500 50200 3 0 0 0 -1 -1
L 52000 51000 52000 50200 3 0 0 0 -1 -1
C 52200 47300 1 0 0 timer_555.sym
{
T 52500 51600 5 10 0 0 0 0 1
device=IC-ANALOG
T 53150 48300 5 10 1 1 0 0 1
refdes=X?
T 52695 48095 5 10 1 1 0 0 1
value=TIMER_555
}
