<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICD_IGROUPR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICD_IGROUPR&lt;n&gt;, Interrupt Group Registers, n =
      0 - 31</h1><p>The GICD_IGROUPR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Controls whether the corresponding interrupt is in Group 0 or Group 1.</p>
        <p>This 
        register
       is part of the GIC Distributor registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RW</td><td>RW</td><td>RAZ/WI</td></tr></table>
          <p>For SGIs and PPIs:</p>
        
          <ul>
            <li>
              When ARE is 1 for the Security state of an interrupt, the field for that interrupt is <span class="arm-defined-word">RES0</span> and an implementation is permitted to make the field RAZ/WI in this case.
            </li>
            <li>
              Equivalent functionality is provided by GICR_IGROUPR0.
            </li>
          </ul>
        
          <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, the register is RAZ/WI to Non-secure accesses.</p>
        
          <p>Bits corresponding to unimplemented interrupts are RAZ/WI.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p>Accesses to GICD_IGROUPR0 when affinity routing is not enabled for a Security state access the same state as <a href="ext-gicr_igroupr0.html">GICR_IGROUPR0</a>, and must update Redistributor state associated with the PE performing the accesses.</p>
            <p>Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than once. The effect of the change must be visible in finite time.</p>
          </div>
        <h2>Configuration</h2><p></p>
          <p>GICD_IGROUPR0 resets to an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value, that might be <span class="arm-defined-word">UNKNOWN</span>.</p>
          <p>GICD_IGROUPR&lt;n&gt; where n is greater than 0 resets to <span class="hexnumber">0x00000000</span>.</p>
        
          <p>These registers are available in all GIC configurations. If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, these registers are Secure.</p>
        
          <p>The number of implemented GICD_IGROUPR&lt;n&gt; registers is (<a href="ext-gicd_typer.html">GICD_TYPER</a>.ITLinesNumber+1). Registers are numbered from 0.</p>
        
          <p>GICD_IGROUPR0 is Banked for each connected PE with <a href="ext-gicr_typer.html">GICR_TYPER</a>.Processor_Number &lt; 8.</p>
        
          <p>Accessing GICD_IGROUPR0 from a PE with <a href="ext-gicr_typer.html">GICR_TYPER</a>.Processor_Number &gt; 7 is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>:</p>
        
          <ul>
            <li>
              Register is RAZ/WI.
            </li>
            <li>
              An <span class="arm-defined-word">UNKNOWN</span> banked copy of the register is accessed.
            </li>
          </ul>
        <h2>Attributes</h2>
          <p>GICD_IGROUPR&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICD_IGROUPR&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#Group_status_bit">Group_status_bit&lt;x&gt;, bit [x], for x = 0 to 31</a></td></tr></tbody></table><h4 id="Group_status_bit">Group_status_bit&lt;x&gt;, bit [x], for x = 0 to 31</h4>
              <p>Group status bit.</p>
            <table class="valuetable"><tr><th>Group_status_bit&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==1, the corresponding interrupt is Group 0.</p>
                
                  <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, the corresponding interrupt is Secure.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==1, the corresponding interrupt is Group 1.</p>
                
                  <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, the corresponding interrupt is Non-secure Group 1.</p>
                </td></tr></table>
              <p>If affinity routing is enabled for the Security state of an interrupt, the bit that corresponds to the interrupt is concatenated with the equivalent bit in <a href="ext-gicd_igrpmodrn.html">GICD_IGRPMODR&lt;n&gt;</a> to form a 2-bit field that defines an interrupt group. The encoding of this field is described in <a href="ext-gicd_igrpmodrn.html">GICD_IGRPMODR&lt;n&gt;</a>.</p>
            
              <p>If affinity routing is disabled for the Security state of an interrupt, then:</p>
            
              <ul>
                <li>
                  The corresponding <a href="ext-gicd_igrpmodrn.html">GICD_IGRPMODR&lt;n&gt;</a> bit is <span class="arm-defined-word">RES0</span>.
                </li>
                <li>
                  For Secure interrupts, the interrupt is Secure Group 0.
                </li>
                <li>
                  For Non-secure interrupts, the interrupt is Non-secure Group 1.
                </li>
              </ul>
            <div class="text_after_fields">
            <p>For INTID m, when DIV and MOD are the integer division and modulo operations:</p>
            <ul>
              <li>
                The corresponding GICD_IGROUP&lt;n&gt; number, n, is given by n = m DIV 32.
              </li>
              <li>
                The offset of the required GICD_IGROUP is (<span class="hexnumber">0x080</span> + (4*n)).
              </li>
              <li>
                The bit number of the required group modifier bit in this register is m MOD 32.
              </li>
            </ul>
          </div><h2>Accessing the GICD_IGROUPR&lt;n&gt;</h2><p>GICD_IGROUPR&lt;n&gt; can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC Distributor</td><td><span class="hexnumber">0x0080</span> + 4n</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
