# Reading pref.tcl
# do leading_zeros_generate_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/moecke.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:52 on Nov 12,2024
# vcom -reportprogress 300 -93 -work work C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/moecke.vhd 
# -- Loading package STANDARD
# -- Compiling package moecke
# End time: 17:17:53 on Nov 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/leading_zeros_generate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:53 on Nov 12,2024
# vcom -reportprogress 300 -93 -work work C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/leading_zeros_generate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package moecke
# -- Compiling entity leading_zeros_generate
# -- Compiling architecture ifsc_v2 of leading_zeros_generate
# End time: 17:17:53 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.leading_zeros_generate(ifsc_v2)
# vsim work.leading_zeros_generate(ifsc_v2) 
# Start time: 17:17:59 on Nov 12,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.moecke
# Loading work.leading_zeros_generate(ifsc_v2)
add wave -position end  sim:/leading_zeros_generate/N
add wave -position end  sim:/leading_zeros_generate/resultado
add wave -position end  sim:/leading_zeros_generate/data
add wave -position end  sim:/leading_zeros_generate/tmp
do tb_conuntZeros.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:18 on Nov 12,2024
# vcom -reportprogress 300 -93 -work work C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/moecke.vhd 
# -- Loading package STANDARD
# -- Compiling package moecke
# End time: 17:18:18 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:18 on Nov 12,2024
# vcom -reportprogress 300 -93 -work work C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/moecke.vhd 
# -- Loading package STANDARD
# -- Compiling package moecke
# End time: 17:18:18 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:18:19 on Nov 12,2024, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim work.leading_zeros_generate(ifsc_v1) 
# Start time: 17:18:19 on Nov 12,2024
# ** Error: (vsim-3170) Could not find 'leading_zeros_generate(ifsc_v1)'.
#         Searched libraries:
#             C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_conuntZeros.do PAUSED at line 11
do tb_conuntZeros.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:10 on Nov 12,2024
# vcom -reportprogress 300 -93 -work work C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/moecke.vhd 
# -- Loading package STANDARD
# -- Compiling package moecke
# End time: 17:19:10 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:10 on Nov 12,2024
# vcom -reportprogress 300 -93 -work work C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/moecke.vhd 
# -- Loading package STANDARD
# -- Compiling package moecke
# End time: 17:19:10 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.leading_zeros_generate(ifsc_v2) 
# Start time: 17:18:19 on Nov 12,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.moecke
# Loading work.leading_zeros_generate(ifsc_v2)
# ** Fatal: (vsim-3421) Value -1 is out of range 0 to 31.
#    Time: 0 ps  Iteration: 0  Process: /leading_zeros_generate/l1(3)/line__39 File: C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/leading_zeros_generate.vhd Line: 40
# Fatal error in Generate l1 at C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/leading_zeros_generate.vhd line 40
# 
# HDL call sequence:
# Stopped at C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/leading_zeros_generate.vhd 40 Generate l1
# 
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/leading_zeros_generate.vhd 40 Generate l1
# 
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/leading_zeros_generate.vhd 40 Generate l1
# 
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/leading_zeros_generate.vhd 40 Generate l1
# 
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/leading_zeros_generate.vhd 40 Generate l1
# 
force -freeze sim:/leading_zeros_generate/data(0) 0 0
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/Zerostotais/leading_zeros_generate.vhd 40 Generate l1
# 
# End time: 17:20:20 on Nov 12,2024, Elapsed time: 0:02:01
# Errors: 2, Warnings: 0
