Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Apr 12 01:23:17 2025
| Host         : LAPTOP-KQ544FO5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mainDesign_wrapper_timing_summary_routed.rpt -pb mainDesign_wrapper_timing_summary_routed.pb -rpx mainDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mainDesign_wrapper
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-1  Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.396        0.000                      0                17871        0.063        0.000                      0                17871        3.000        0.000                       0                 11791  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
CLK100MHZ                          {0.000 5.000}      10.000          100.000         
  clk_out1_mainDesign_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          
  clkfbout_mainDesign_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_mainDesign_clk_wiz_0_0        0.396        0.000                      0                17871        0.063        0.000                      0                17871        9.500        0.000                       0                 11787  
  clkfbout_mainDesign_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_mainDesign_clk_wiz_0_0                                   
(none)                           clkfbout_mainDesign_clk_wiz_0_0                                   
(none)                                                            clk_out1_mainDesign_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mainDesign_clk_wiz_0_0
  To Clock:  clk_out1_mainDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@20.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.993ns  (logic 3.648ns (19.208%)  route 15.344ns (80.792%))
  Logic Levels:           19  (LUT3=3 LUT4=2 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 18.253 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.669    -1.150    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X95Y144        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y144        FDCE (Prop_fdce_C_Q)         0.456    -0.694 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/Q
                         net (fo=29, routed)          1.399     0.705    mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3[1]
    SLICE_X95Y132        LUT3 (Prop_lut3_I0_O)        0.124     0.829 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27/O
                         net (fo=128, routed)         2.099     2.928    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27_n_0
    SLICE_X87Y162        MUXF7 (Prop_muxf7_S_O)       0.296     3.224 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21/O
                         net (fo=1, routed)           0.000     3.224    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21_n_0
    SLICE_X87Y162        MUXF8 (Prop_muxf8_I0_O)      0.104     3.328 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15/O
                         net (fo=1, routed)           1.043     4.370    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15_n_0
    SLICE_X99Y157        LUT5 (Prop_lut5_I4_O)        0.316     4.686 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11/O
                         net (fo=1, routed)           0.000     4.686    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11_n_0
    SLICE_X99Y157        MUXF7 (Prop_muxf7_I0_O)      0.212     4.898 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10/O
                         net (fo=1, routed)           0.652     5.551    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10_n_0
    SLICE_X97Y149        LUT6 (Prop_lut6_I5_O)        0.299     5.850 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9/O
                         net (fo=1, routed)           0.617     6.466    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9_n_0
    SLICE_X96Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5/O
                         net (fo=7, routed)           0.849     7.439    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5_n_0
    SLICE_X95Y147        LUT4 (Prop_lut4_I0_O)        0.152     7.591 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_55/O
                         net (fo=2, routed)           0.695     8.287    mainDesign_i/core_wrapper_0/inst/core1/mc1/u_row_sum_1/phase_i[19]_97[0]
    SLICE_X94Y142        LUT6 (Prop_lut6_I4_O)        0.332     8.619 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46/O
                         net (fo=2, routed)           0.985     9.603    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46_n_0
    SLICE_X88Y139        LUT3 (Prop_lut3_I0_O)        0.124     9.727 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20/O
                         net (fo=2, routed)           1.054    10.781    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.905 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9/O
                         net (fo=1, routed)           0.716    11.621    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I3_O)        0.124    11.745 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_4/O
                         net (fo=51, routed)          1.121    12.866    mainDesign_i/core_wrapper_0/inst/core1/mc1/new_row_1[72]
    SLICE_X77Y132        LUT3 (Prop_lut3_I1_O)        0.124    12.990 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5/O
                         net (fo=1, routed)           0.403    13.393    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5_n_0
    SLICE_X77Y132        LUT6 (Prop_lut6_I5_O)        0.124    13.517 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_3/O
                         net (fo=1, routed)           0.151    13.669    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_ancilla[72]
    SLICE_X77Y132        LUT6 (Prop_lut6_I1_O)        0.124    13.793 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1/O
                         net (fo=6, routed)           0.792    14.584    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1_n_0
    SLICE_X71Y129        LUT5 (Prop_lut5_I4_O)        0.124    14.708 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_5/O
                         net (fo=1, routed)           0.676    15.384    mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_5_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I4_O)        0.124    15.508 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_2/O
                         net (fo=2, routed)           0.734    16.242    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_is_zero5_out
    SLICE_X59Y124        LUT6 (Prop_lut6_I5_O)        0.124    16.366 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_3/O
                         net (fo=1, routed)           0.791    17.157    mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_3_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.117    17.274 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_1/O
                         net (fo=7, routed)           0.569    17.843    mainDesign_i/core_wrapper_0/inst/core1/mc1/value
    SLICE_X50Y114        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.545    18.253    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X50Y114        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[2]/C
                         clock pessimism              0.482    18.734    
                         clock uncertainty           -0.084    18.651    
    SLICE_X50Y114        FDCE (Setup_fdce_C_CE)      -0.412    18.239    mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[2]
  -------------------------------------------------------------------
                         required time                         18.239    
                         arrival time                         -17.843    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@20.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.993ns  (logic 3.648ns (19.208%)  route 15.344ns (80.792%))
  Logic Levels:           19  (LUT3=3 LUT4=2 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 18.253 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.669    -1.150    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X95Y144        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y144        FDCE (Prop_fdce_C_Q)         0.456    -0.694 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/Q
                         net (fo=29, routed)          1.399     0.705    mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3[1]
    SLICE_X95Y132        LUT3 (Prop_lut3_I0_O)        0.124     0.829 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27/O
                         net (fo=128, routed)         2.099     2.928    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27_n_0
    SLICE_X87Y162        MUXF7 (Prop_muxf7_S_O)       0.296     3.224 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21/O
                         net (fo=1, routed)           0.000     3.224    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21_n_0
    SLICE_X87Y162        MUXF8 (Prop_muxf8_I0_O)      0.104     3.328 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15/O
                         net (fo=1, routed)           1.043     4.370    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15_n_0
    SLICE_X99Y157        LUT5 (Prop_lut5_I4_O)        0.316     4.686 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11/O
                         net (fo=1, routed)           0.000     4.686    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11_n_0
    SLICE_X99Y157        MUXF7 (Prop_muxf7_I0_O)      0.212     4.898 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10/O
                         net (fo=1, routed)           0.652     5.551    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10_n_0
    SLICE_X97Y149        LUT6 (Prop_lut6_I5_O)        0.299     5.850 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9/O
                         net (fo=1, routed)           0.617     6.466    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9_n_0
    SLICE_X96Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5/O
                         net (fo=7, routed)           0.849     7.439    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5_n_0
    SLICE_X95Y147        LUT4 (Prop_lut4_I0_O)        0.152     7.591 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_55/O
                         net (fo=2, routed)           0.695     8.287    mainDesign_i/core_wrapper_0/inst/core1/mc1/u_row_sum_1/phase_i[19]_97[0]
    SLICE_X94Y142        LUT6 (Prop_lut6_I4_O)        0.332     8.619 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46/O
                         net (fo=2, routed)           0.985     9.603    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46_n_0
    SLICE_X88Y139        LUT3 (Prop_lut3_I0_O)        0.124     9.727 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20/O
                         net (fo=2, routed)           1.054    10.781    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.905 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9/O
                         net (fo=1, routed)           0.716    11.621    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I3_O)        0.124    11.745 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_4/O
                         net (fo=51, routed)          1.121    12.866    mainDesign_i/core_wrapper_0/inst/core1/mc1/new_row_1[72]
    SLICE_X77Y132        LUT3 (Prop_lut3_I1_O)        0.124    12.990 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5/O
                         net (fo=1, routed)           0.403    13.393    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5_n_0
    SLICE_X77Y132        LUT6 (Prop_lut6_I5_O)        0.124    13.517 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_3/O
                         net (fo=1, routed)           0.151    13.669    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_ancilla[72]
    SLICE_X77Y132        LUT6 (Prop_lut6_I1_O)        0.124    13.793 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1/O
                         net (fo=6, routed)           0.792    14.584    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1_n_0
    SLICE_X71Y129        LUT5 (Prop_lut5_I4_O)        0.124    14.708 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_5/O
                         net (fo=1, routed)           0.676    15.384    mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_5_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I4_O)        0.124    15.508 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_2/O
                         net (fo=2, routed)           0.734    16.242    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_is_zero5_out
    SLICE_X59Y124        LUT6 (Prop_lut6_I5_O)        0.124    16.366 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_3/O
                         net (fo=1, routed)           0.791    17.157    mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_3_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.117    17.274 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_1/O
                         net (fo=7, routed)           0.569    17.843    mainDesign_i/core_wrapper_0/inst/core1/mc1/value
    SLICE_X51Y114        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.545    18.253    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X51Y114        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[3]/C
                         clock pessimism              0.482    18.734    
                         clock uncertainty           -0.084    18.651    
    SLICE_X51Y114        FDCE (Setup_fdce_C_CE)      -0.412    18.239    mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[3]
  -------------------------------------------------------------------
                         required time                         18.239    
                         arrival time                         -17.843    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@20.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.993ns  (logic 3.648ns (19.208%)  route 15.344ns (80.792%))
  Logic Levels:           19  (LUT3=3 LUT4=2 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 18.253 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.669    -1.150    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X95Y144        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y144        FDCE (Prop_fdce_C_Q)         0.456    -0.694 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/Q
                         net (fo=29, routed)          1.399     0.705    mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3[1]
    SLICE_X95Y132        LUT3 (Prop_lut3_I0_O)        0.124     0.829 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27/O
                         net (fo=128, routed)         2.099     2.928    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27_n_0
    SLICE_X87Y162        MUXF7 (Prop_muxf7_S_O)       0.296     3.224 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21/O
                         net (fo=1, routed)           0.000     3.224    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21_n_0
    SLICE_X87Y162        MUXF8 (Prop_muxf8_I0_O)      0.104     3.328 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15/O
                         net (fo=1, routed)           1.043     4.370    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15_n_0
    SLICE_X99Y157        LUT5 (Prop_lut5_I4_O)        0.316     4.686 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11/O
                         net (fo=1, routed)           0.000     4.686    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11_n_0
    SLICE_X99Y157        MUXF7 (Prop_muxf7_I0_O)      0.212     4.898 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10/O
                         net (fo=1, routed)           0.652     5.551    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10_n_0
    SLICE_X97Y149        LUT6 (Prop_lut6_I5_O)        0.299     5.850 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9/O
                         net (fo=1, routed)           0.617     6.466    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9_n_0
    SLICE_X96Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5/O
                         net (fo=7, routed)           0.849     7.439    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5_n_0
    SLICE_X95Y147        LUT4 (Prop_lut4_I0_O)        0.152     7.591 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_55/O
                         net (fo=2, routed)           0.695     8.287    mainDesign_i/core_wrapper_0/inst/core1/mc1/u_row_sum_1/phase_i[19]_97[0]
    SLICE_X94Y142        LUT6 (Prop_lut6_I4_O)        0.332     8.619 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46/O
                         net (fo=2, routed)           0.985     9.603    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46_n_0
    SLICE_X88Y139        LUT3 (Prop_lut3_I0_O)        0.124     9.727 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20/O
                         net (fo=2, routed)           1.054    10.781    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.905 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9/O
                         net (fo=1, routed)           0.716    11.621    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I3_O)        0.124    11.745 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_4/O
                         net (fo=51, routed)          1.121    12.866    mainDesign_i/core_wrapper_0/inst/core1/mc1/new_row_1[72]
    SLICE_X77Y132        LUT3 (Prop_lut3_I1_O)        0.124    12.990 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5/O
                         net (fo=1, routed)           0.403    13.393    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5_n_0
    SLICE_X77Y132        LUT6 (Prop_lut6_I5_O)        0.124    13.517 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_3/O
                         net (fo=1, routed)           0.151    13.669    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_ancilla[72]
    SLICE_X77Y132        LUT6 (Prop_lut6_I1_O)        0.124    13.793 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1/O
                         net (fo=6, routed)           0.792    14.584    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1_n_0
    SLICE_X71Y129        LUT5 (Prop_lut5_I4_O)        0.124    14.708 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_5/O
                         net (fo=1, routed)           0.676    15.384    mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_5_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I4_O)        0.124    15.508 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_2/O
                         net (fo=2, routed)           0.734    16.242    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_is_zero5_out
    SLICE_X59Y124        LUT6 (Prop_lut6_I5_O)        0.124    16.366 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_3/O
                         net (fo=1, routed)           0.791    17.157    mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_3_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.117    17.274 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_1/O
                         net (fo=7, routed)           0.569    17.843    mainDesign_i/core_wrapper_0/inst/core1/mc1/value
    SLICE_X51Y114        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.545    18.253    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X51Y114        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[4]/C
                         clock pessimism              0.482    18.734    
                         clock uncertainty           -0.084    18.651    
    SLICE_X51Y114        FDCE (Setup_fdce_C_CE)      -0.412    18.239    mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[4]
  -------------------------------------------------------------------
                         required time                         18.239    
                         arrival time                         -17.843    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@20.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.993ns  (logic 3.648ns (19.208%)  route 15.344ns (80.792%))
  Logic Levels:           19  (LUT3=3 LUT4=2 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 18.253 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.669    -1.150    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X95Y144        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y144        FDCE (Prop_fdce_C_Q)         0.456    -0.694 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/Q
                         net (fo=29, routed)          1.399     0.705    mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3[1]
    SLICE_X95Y132        LUT3 (Prop_lut3_I0_O)        0.124     0.829 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27/O
                         net (fo=128, routed)         2.099     2.928    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27_n_0
    SLICE_X87Y162        MUXF7 (Prop_muxf7_S_O)       0.296     3.224 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21/O
                         net (fo=1, routed)           0.000     3.224    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21_n_0
    SLICE_X87Y162        MUXF8 (Prop_muxf8_I0_O)      0.104     3.328 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15/O
                         net (fo=1, routed)           1.043     4.370    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15_n_0
    SLICE_X99Y157        LUT5 (Prop_lut5_I4_O)        0.316     4.686 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11/O
                         net (fo=1, routed)           0.000     4.686    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11_n_0
    SLICE_X99Y157        MUXF7 (Prop_muxf7_I0_O)      0.212     4.898 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10/O
                         net (fo=1, routed)           0.652     5.551    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10_n_0
    SLICE_X97Y149        LUT6 (Prop_lut6_I5_O)        0.299     5.850 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9/O
                         net (fo=1, routed)           0.617     6.466    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9_n_0
    SLICE_X96Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5/O
                         net (fo=7, routed)           0.849     7.439    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5_n_0
    SLICE_X95Y147        LUT4 (Prop_lut4_I0_O)        0.152     7.591 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_55/O
                         net (fo=2, routed)           0.695     8.287    mainDesign_i/core_wrapper_0/inst/core1/mc1/u_row_sum_1/phase_i[19]_97[0]
    SLICE_X94Y142        LUT6 (Prop_lut6_I4_O)        0.332     8.619 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46/O
                         net (fo=2, routed)           0.985     9.603    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46_n_0
    SLICE_X88Y139        LUT3 (Prop_lut3_I0_O)        0.124     9.727 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20/O
                         net (fo=2, routed)           1.054    10.781    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.905 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9/O
                         net (fo=1, routed)           0.716    11.621    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I3_O)        0.124    11.745 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_4/O
                         net (fo=51, routed)          1.121    12.866    mainDesign_i/core_wrapper_0/inst/core1/mc1/new_row_1[72]
    SLICE_X77Y132        LUT3 (Prop_lut3_I1_O)        0.124    12.990 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5/O
                         net (fo=1, routed)           0.403    13.393    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5_n_0
    SLICE_X77Y132        LUT6 (Prop_lut6_I5_O)        0.124    13.517 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_3/O
                         net (fo=1, routed)           0.151    13.669    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_ancilla[72]
    SLICE_X77Y132        LUT6 (Prop_lut6_I1_O)        0.124    13.793 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1/O
                         net (fo=6, routed)           0.792    14.584    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1_n_0
    SLICE_X71Y129        LUT5 (Prop_lut5_I4_O)        0.124    14.708 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_5/O
                         net (fo=1, routed)           0.676    15.384    mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_5_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I4_O)        0.124    15.508 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_2/O
                         net (fo=2, routed)           0.734    16.242    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_is_zero5_out
    SLICE_X59Y124        LUT6 (Prop_lut6_I5_O)        0.124    16.366 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_3/O
                         net (fo=1, routed)           0.791    17.157    mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_3_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.117    17.274 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_1/O
                         net (fo=7, routed)           0.569    17.843    mainDesign_i/core_wrapper_0/inst/core1/mc1/value
    SLICE_X50Y114        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.545    18.253    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X50Y114        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[5]/C
                         clock pessimism              0.482    18.734    
                         clock uncertainty           -0.084    18.651    
    SLICE_X50Y114        FDCE (Setup_fdce_C_CE)      -0.412    18.239    mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[5]
  -------------------------------------------------------------------
                         required time                         18.239    
                         arrival time                         -17.843    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@20.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.993ns  (logic 3.648ns (19.208%)  route 15.344ns (80.792%))
  Logic Levels:           19  (LUT3=3 LUT4=2 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 18.253 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.669    -1.150    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X95Y144        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y144        FDCE (Prop_fdce_C_Q)         0.456    -0.694 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/Q
                         net (fo=29, routed)          1.399     0.705    mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3[1]
    SLICE_X95Y132        LUT3 (Prop_lut3_I0_O)        0.124     0.829 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27/O
                         net (fo=128, routed)         2.099     2.928    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27_n_0
    SLICE_X87Y162        MUXF7 (Prop_muxf7_S_O)       0.296     3.224 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21/O
                         net (fo=1, routed)           0.000     3.224    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21_n_0
    SLICE_X87Y162        MUXF8 (Prop_muxf8_I0_O)      0.104     3.328 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15/O
                         net (fo=1, routed)           1.043     4.370    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15_n_0
    SLICE_X99Y157        LUT5 (Prop_lut5_I4_O)        0.316     4.686 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11/O
                         net (fo=1, routed)           0.000     4.686    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11_n_0
    SLICE_X99Y157        MUXF7 (Prop_muxf7_I0_O)      0.212     4.898 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10/O
                         net (fo=1, routed)           0.652     5.551    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10_n_0
    SLICE_X97Y149        LUT6 (Prop_lut6_I5_O)        0.299     5.850 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9/O
                         net (fo=1, routed)           0.617     6.466    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9_n_0
    SLICE_X96Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5/O
                         net (fo=7, routed)           0.849     7.439    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5_n_0
    SLICE_X95Y147        LUT4 (Prop_lut4_I0_O)        0.152     7.591 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_55/O
                         net (fo=2, routed)           0.695     8.287    mainDesign_i/core_wrapper_0/inst/core1/mc1/u_row_sum_1/phase_i[19]_97[0]
    SLICE_X94Y142        LUT6 (Prop_lut6_I4_O)        0.332     8.619 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46/O
                         net (fo=2, routed)           0.985     9.603    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46_n_0
    SLICE_X88Y139        LUT3 (Prop_lut3_I0_O)        0.124     9.727 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20/O
                         net (fo=2, routed)           1.054    10.781    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.905 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9/O
                         net (fo=1, routed)           0.716    11.621    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I3_O)        0.124    11.745 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_4/O
                         net (fo=51, routed)          1.121    12.866    mainDesign_i/core_wrapper_0/inst/core1/mc1/new_row_1[72]
    SLICE_X77Y132        LUT3 (Prop_lut3_I1_O)        0.124    12.990 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5/O
                         net (fo=1, routed)           0.403    13.393    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5_n_0
    SLICE_X77Y132        LUT6 (Prop_lut6_I5_O)        0.124    13.517 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_3/O
                         net (fo=1, routed)           0.151    13.669    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_ancilla[72]
    SLICE_X77Y132        LUT6 (Prop_lut6_I1_O)        0.124    13.793 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1/O
                         net (fo=6, routed)           0.792    14.584    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1_n_0
    SLICE_X71Y129        LUT5 (Prop_lut5_I4_O)        0.124    14.708 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_5/O
                         net (fo=1, routed)           0.676    15.384    mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_5_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I4_O)        0.124    15.508 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_2/O
                         net (fo=2, routed)           0.734    16.242    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_is_zero5_out
    SLICE_X59Y124        LUT6 (Prop_lut6_I5_O)        0.124    16.366 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_3/O
                         net (fo=1, routed)           0.791    17.157    mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_3_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.117    17.274 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_1/O
                         net (fo=7, routed)           0.569    17.843    mainDesign_i/core_wrapper_0/inst/core1/mc1/value
    SLICE_X50Y114        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.545    18.253    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X50Y114        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[6]/C
                         clock pessimism              0.482    18.734    
                         clock uncertainty           -0.084    18.651    
    SLICE_X50Y114        FDCE (Setup_fdce_C_CE)      -0.412    18.239    mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[6]
  -------------------------------------------------------------------
                         required time                         18.239    
                         arrival time                         -17.843    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@20.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.983ns  (logic 3.648ns (19.217%)  route 15.335ns (80.783%))
  Logic Levels:           19  (LUT3=3 LUT4=2 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 18.255 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.669    -1.150    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X95Y144        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y144        FDCE (Prop_fdce_C_Q)         0.456    -0.694 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/Q
                         net (fo=29, routed)          1.399     0.705    mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3[1]
    SLICE_X95Y132        LUT3 (Prop_lut3_I0_O)        0.124     0.829 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27/O
                         net (fo=128, routed)         2.099     2.928    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27_n_0
    SLICE_X87Y162        MUXF7 (Prop_muxf7_S_O)       0.296     3.224 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21/O
                         net (fo=1, routed)           0.000     3.224    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21_n_0
    SLICE_X87Y162        MUXF8 (Prop_muxf8_I0_O)      0.104     3.328 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15/O
                         net (fo=1, routed)           1.043     4.370    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15_n_0
    SLICE_X99Y157        LUT5 (Prop_lut5_I4_O)        0.316     4.686 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11/O
                         net (fo=1, routed)           0.000     4.686    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11_n_0
    SLICE_X99Y157        MUXF7 (Prop_muxf7_I0_O)      0.212     4.898 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10/O
                         net (fo=1, routed)           0.652     5.551    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10_n_0
    SLICE_X97Y149        LUT6 (Prop_lut6_I5_O)        0.299     5.850 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9/O
                         net (fo=1, routed)           0.617     6.466    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9_n_0
    SLICE_X96Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5/O
                         net (fo=7, routed)           0.849     7.439    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5_n_0
    SLICE_X95Y147        LUT4 (Prop_lut4_I0_O)        0.152     7.591 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_55/O
                         net (fo=2, routed)           0.695     8.287    mainDesign_i/core_wrapper_0/inst/core1/mc1/u_row_sum_1/phase_i[19]_97[0]
    SLICE_X94Y142        LUT6 (Prop_lut6_I4_O)        0.332     8.619 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46/O
                         net (fo=2, routed)           0.985     9.603    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46_n_0
    SLICE_X88Y139        LUT3 (Prop_lut3_I0_O)        0.124     9.727 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20/O
                         net (fo=2, routed)           1.054    10.781    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.905 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9/O
                         net (fo=1, routed)           0.716    11.621    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I3_O)        0.124    11.745 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_4/O
                         net (fo=51, routed)          1.121    12.866    mainDesign_i/core_wrapper_0/inst/core1/mc1/new_row_1[72]
    SLICE_X77Y132        LUT3 (Prop_lut3_I1_O)        0.124    12.990 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5/O
                         net (fo=1, routed)           0.403    13.393    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5_n_0
    SLICE_X77Y132        LUT6 (Prop_lut6_I5_O)        0.124    13.517 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_3/O
                         net (fo=1, routed)           0.151    13.669    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_ancilla[72]
    SLICE_X77Y132        LUT6 (Prop_lut6_I1_O)        0.124    13.793 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1/O
                         net (fo=6, routed)           0.792    14.584    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1_n_0
    SLICE_X71Y129        LUT5 (Prop_lut5_I4_O)        0.124    14.708 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_5/O
                         net (fo=1, routed)           0.676    15.384    mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_5_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I4_O)        0.124    15.508 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_2/O
                         net (fo=2, routed)           0.734    16.242    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_is_zero5_out
    SLICE_X59Y124        LUT6 (Prop_lut6_I5_O)        0.124    16.366 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_3/O
                         net (fo=1, routed)           0.791    17.157    mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_3_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.117    17.274 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_1/O
                         net (fo=7, routed)           0.559    17.833    mainDesign_i/core_wrapper_0/inst/core1/mc1/value
    SLICE_X52Y111        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.547    18.255    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X52Y111        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[0]/C
                         clock pessimism              0.482    18.736    
                         clock uncertainty           -0.084    18.653    
    SLICE_X52Y111        FDCE (Setup_fdce_C_CE)      -0.376    18.277    mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[0]
  -------------------------------------------------------------------
                         required time                         18.277    
                         arrival time                         -17.833    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@20.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.983ns  (logic 3.648ns (19.217%)  route 15.335ns (80.783%))
  Logic Levels:           19  (LUT3=3 LUT4=2 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 18.255 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.669    -1.150    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X95Y144        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y144        FDCE (Prop_fdce_C_Q)         0.456    -0.694 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/Q
                         net (fo=29, routed)          1.399     0.705    mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3[1]
    SLICE_X95Y132        LUT3 (Prop_lut3_I0_O)        0.124     0.829 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27/O
                         net (fo=128, routed)         2.099     2.928    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27_n_0
    SLICE_X87Y162        MUXF7 (Prop_muxf7_S_O)       0.296     3.224 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21/O
                         net (fo=1, routed)           0.000     3.224    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21_n_0
    SLICE_X87Y162        MUXF8 (Prop_muxf8_I0_O)      0.104     3.328 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15/O
                         net (fo=1, routed)           1.043     4.370    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15_n_0
    SLICE_X99Y157        LUT5 (Prop_lut5_I4_O)        0.316     4.686 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11/O
                         net (fo=1, routed)           0.000     4.686    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11_n_0
    SLICE_X99Y157        MUXF7 (Prop_muxf7_I0_O)      0.212     4.898 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10/O
                         net (fo=1, routed)           0.652     5.551    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10_n_0
    SLICE_X97Y149        LUT6 (Prop_lut6_I5_O)        0.299     5.850 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9/O
                         net (fo=1, routed)           0.617     6.466    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9_n_0
    SLICE_X96Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5/O
                         net (fo=7, routed)           0.849     7.439    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5_n_0
    SLICE_X95Y147        LUT4 (Prop_lut4_I0_O)        0.152     7.591 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_55/O
                         net (fo=2, routed)           0.695     8.287    mainDesign_i/core_wrapper_0/inst/core1/mc1/u_row_sum_1/phase_i[19]_97[0]
    SLICE_X94Y142        LUT6 (Prop_lut6_I4_O)        0.332     8.619 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46/O
                         net (fo=2, routed)           0.985     9.603    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46_n_0
    SLICE_X88Y139        LUT3 (Prop_lut3_I0_O)        0.124     9.727 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20/O
                         net (fo=2, routed)           1.054    10.781    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.905 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9/O
                         net (fo=1, routed)           0.716    11.621    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I3_O)        0.124    11.745 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_4/O
                         net (fo=51, routed)          1.121    12.866    mainDesign_i/core_wrapper_0/inst/core1/mc1/new_row_1[72]
    SLICE_X77Y132        LUT3 (Prop_lut3_I1_O)        0.124    12.990 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5/O
                         net (fo=1, routed)           0.403    13.393    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5_n_0
    SLICE_X77Y132        LUT6 (Prop_lut6_I5_O)        0.124    13.517 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_3/O
                         net (fo=1, routed)           0.151    13.669    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_ancilla[72]
    SLICE_X77Y132        LUT6 (Prop_lut6_I1_O)        0.124    13.793 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1/O
                         net (fo=6, routed)           0.792    14.584    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1_n_0
    SLICE_X71Y129        LUT5 (Prop_lut5_I4_O)        0.124    14.708 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_5/O
                         net (fo=1, routed)           0.676    15.384    mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_5_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I4_O)        0.124    15.508 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/is_zero_i_2/O
                         net (fo=2, routed)           0.734    16.242    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_is_zero5_out
    SLICE_X59Y124        LUT6 (Prop_lut6_I5_O)        0.124    16.366 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_3/O
                         net (fo=1, routed)           0.791    17.157    mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_3_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.117    17.274 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value[6]_i_1/O
                         net (fo=7, routed)           0.559    17.833    mainDesign_i/core_wrapper_0/inst/core1/mc1/value
    SLICE_X52Y111        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.547    18.255    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X52Y111        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[1]/C
                         clock pessimism              0.482    18.736    
                         clock uncertainty           -0.084    18.653    
    SLICE_X52Y111        FDCE (Setup_fdce_C_CE)      -0.376    18.277    mainDesign_i/core_wrapper_0/inst/core1/mc1/value_reg[1]
  -------------------------------------------------------------------
                         required time                         18.277    
                         arrival time                         -17.833    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/FSM_sequential_state_reg[1]_rep__20/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@20.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.573ns  (logic 3.655ns (19.679%)  route 14.918ns (80.321%))
  Logic Levels:           19  (LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 18.225 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.669    -1.150    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X95Y144        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y144        FDCE (Prop_fdce_C_Q)         0.456    -0.694 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/Q
                         net (fo=29, routed)          1.399     0.705    mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3[1]
    SLICE_X95Y132        LUT3 (Prop_lut3_I0_O)        0.124     0.829 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27/O
                         net (fo=128, routed)         2.099     2.928    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27_n_0
    SLICE_X87Y162        MUXF7 (Prop_muxf7_S_O)       0.296     3.224 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21/O
                         net (fo=1, routed)           0.000     3.224    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21_n_0
    SLICE_X87Y162        MUXF8 (Prop_muxf8_I0_O)      0.104     3.328 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15/O
                         net (fo=1, routed)           1.043     4.370    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15_n_0
    SLICE_X99Y157        LUT5 (Prop_lut5_I4_O)        0.316     4.686 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11/O
                         net (fo=1, routed)           0.000     4.686    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11_n_0
    SLICE_X99Y157        MUXF7 (Prop_muxf7_I0_O)      0.212     4.898 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10/O
                         net (fo=1, routed)           0.652     5.551    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10_n_0
    SLICE_X97Y149        LUT6 (Prop_lut6_I5_O)        0.299     5.850 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9/O
                         net (fo=1, routed)           0.617     6.466    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9_n_0
    SLICE_X96Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5/O
                         net (fo=7, routed)           0.849     7.439    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5_n_0
    SLICE_X95Y147        LUT4 (Prop_lut4_I0_O)        0.152     7.591 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_55/O
                         net (fo=2, routed)           0.695     8.287    mainDesign_i/core_wrapper_0/inst/core1/mc1/u_row_sum_1/phase_i[19]_97[0]
    SLICE_X94Y142        LUT6 (Prop_lut6_I4_O)        0.332     8.619 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46/O
                         net (fo=2, routed)           0.985     9.603    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46_n_0
    SLICE_X88Y139        LUT3 (Prop_lut3_I0_O)        0.124     9.727 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20/O
                         net (fo=2, routed)           1.054    10.781    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.905 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9/O
                         net (fo=1, routed)           0.716    11.621    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I3_O)        0.124    11.745 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_4/O
                         net (fo=51, routed)          1.121    12.866    mainDesign_i/core_wrapper_0/inst/core1/mc1/new_row_1[72]
    SLICE_X77Y132        LUT3 (Prop_lut3_I1_O)        0.124    12.990 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5/O
                         net (fo=1, routed)           0.403    13.393    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_5_n_0
    SLICE_X77Y132        LUT6 (Prop_lut6_I5_O)        0.124    13.517 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_3/O
                         net (fo=1, routed)           0.151    13.669    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_ancilla[72]
    SLICE_X77Y132        LUT6 (Prop_lut6_I1_O)        0.124    13.793 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1/O
                         net (fo=6, routed)           0.680    14.472    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_1_n_0
    SLICE_X71Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.596 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt2[6]_i_4/O
                         net (fo=20, routed)          0.531    15.127    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_state112936_out
    SLICE_X68Y132        LUT6 (Prop_lut6_I4_O)        0.124    15.251 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.162    15.413    mainDesign_i/core_wrapper_0/inst/core1/mc1/FSM_sequential_state[1]_i_6_n_0
    SLICE_X68Y132        LUT6 (Prop_lut6_I1_O)        0.124    15.537 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/FSM_sequential_state[1]_i_2/O
                         net (fo=25, routed)          1.134    16.670    mainDesign_i/core_wrapper_0/inst/core1/mc1/FSM_sequential_state[1]_i_2_n_0
    SLICE_X80Y137        LUT6 (Prop_lut6_I0_O)        0.124    16.794 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/FSM_sequential_state[1]_rep_i_1__20/O
                         net (fo=1, routed)           0.629    17.423    mainDesign_i/core_wrapper_0/inst/core1/mc1/FSM_sequential_state[1]_rep_i_1__20_n_0
    SLICE_X83Y139        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/FSM_sequential_state_reg[1]_rep__20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.517    18.225    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X83Y139        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/FSM_sequential_state_reg[1]_rep__20/C
                         clock pessimism              0.482    18.706    
                         clock uncertainty           -0.084    18.623    
    SLICE_X83Y139        FDCE (Setup_fdce_C_D)       -0.067    18.556    mainDesign_i/core_wrapper_0/inst/core1/mc1/FSM_sequential_state_reg[1]_rep__20
  -------------------------------------------------------------------
                         required time                         18.556    
                         arrival time                         -17.423    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[56][72]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@20.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.570ns  (logic 3.955ns (21.297%)  route 14.615ns (78.703%))
  Logic Levels:           18  (LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.760ns = ( 18.240 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.669    -1.150    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X95Y144        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y144        FDCE (Prop_fdce_C_Q)         0.456    -0.694 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3_reg[1]/Q
                         net (fo=29, routed)          1.399     0.705    mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt3[1]
    SLICE_X95Y132        LUT3 (Prop_lut3_I0_O)        0.124     0.829 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27/O
                         net (fo=128, routed)         2.099     2.928    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[16]_i_27_n_0
    SLICE_X87Y162        MUXF7 (Prop_muxf7_S_O)       0.296     3.224 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21/O
                         net (fo=1, routed)           0.000     3.224    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_21_n_0
    SLICE_X87Y162        MUXF8 (Prop_muxf8_I0_O)      0.104     3.328 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15/O
                         net (fo=1, routed)           1.043     4.370    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_15_n_0
    SLICE_X99Y157        LUT5 (Prop_lut5_I4_O)        0.316     4.686 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11/O
                         net (fo=1, routed)           0.000     4.686    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_11_n_0
    SLICE_X99Y157        MUXF7 (Prop_muxf7_I0_O)      0.212     4.898 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10/O
                         net (fo=1, routed)           0.652     5.551    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[19]_i_10_n_0
    SLICE_X97Y149        LUT6 (Prop_lut6_I5_O)        0.299     5.850 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9/O
                         net (fo=1, routed)           0.617     6.466    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_9_n_0
    SLICE_X96Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5/O
                         net (fo=7, routed)           0.849     7.439    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[19]_i_5_n_0
    SLICE_X95Y147        LUT4 (Prop_lut4_I0_O)        0.152     7.591 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_55/O
                         net (fo=2, routed)           0.695     8.287    mainDesign_i/core_wrapper_0/inst/core1/mc1/u_row_sum_1/phase_i[19]_97[0]
    SLICE_X94Y142        LUT6 (Prop_lut6_I4_O)        0.332     8.619 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46/O
                         net (fo=2, routed)           0.985     9.603    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_46_n_0
    SLICE_X88Y139        LUT3 (Prop_lut3_I0_O)        0.124     9.727 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20/O
                         net (fo=2, routed)           1.054    10.781    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_20_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.905 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9/O
                         net (fo=1, routed)           0.716    11.621    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_9_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I3_O)        0.124    11.745 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[72]_i_4/O
                         net (fo=51, routed)          1.121    12.866    mainDesign_i/core_wrapper_0/inst/core1/mc1/new_row_1[72]
    SLICE_X77Y132        LUT3 (Prop_lut3_I0_O)        0.150    13.016 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[71][72]_i_10/O
                         net (fo=45, routed)          1.281    14.297    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_tableau[72]
    SLICE_X65Y131        LUT4 (Prop_lut4_I0_O)        0.320    14.617 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[56][72]_i_35/O
                         net (fo=1, routed)           0.613    15.230    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[56][72]_i_35_n_0
    SLICE_X66Y131        LUT6 (Prop_lut6_I2_O)        0.326    15.556 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[56][72]_i_14/O
                         net (fo=1, routed)           0.466    16.022    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[56][72]_i_14_n_0
    SLICE_X66Y131        LUT5 (Prop_lut5_I1_O)        0.124    16.146 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[56][72]_i_6/O
                         net (fo=1, routed)           0.620    16.766    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[56][72]_i_6_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124    16.890 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[56][72]_i_3/O
                         net (fo=1, routed)           0.407    17.297    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[56][72]_i_3_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I4_O)        0.124    17.421 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[56][72]_i_1/O
                         net (fo=1, routed)           0.000    17.421    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[56][72]_i_1_n_0
    SLICE_X65Y128        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[56][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.532    18.240    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X65Y128        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[56][72]/C
                         clock pessimism              0.482    18.721    
                         clock uncertainty           -0.084    18.638    
    SLICE_X65Y128        FDCE (Setup_fdce_C_D)        0.031    18.669    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[56][72]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -17.421    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt2_j_reg[0]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[35][36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@20.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 3.807ns (20.441%)  route 14.817ns (79.559%))
  Logic Levels:           17  (LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 18.234 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.172ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.647    -1.172    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X87Y142        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt2_j_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDCE (Prop_fdce_C_Q)         0.456    -0.716 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt2_j_reg[0]_rep__9/Q
                         net (fo=127, routed)         2.686     1.970    mainDesign_i/core_wrapper_0/inst/core1/mc1/cnt2_j_reg[0]_rep__9_n_0
    SLICE_X104Y176       LUT6 (Prop_lut6_I4_O)        0.124     2.094 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[21][53]_i_31/O
                         net (fo=1, routed)           0.000     2.094    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[21][53]_i_31_n_0
    SLICE_X104Y176       MUXF7 (Prop_muxf7_I0_O)      0.209     2.303 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[21][53]_i_27/O
                         net (fo=1, routed)           0.000     2.303    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[21][53]_i_27_n_0
    SLICE_X104Y176       MUXF8 (Prop_muxf8_I1_O)      0.088     2.391 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[21][53]_i_14/O
                         net (fo=1, routed)           1.011     3.402    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[21][53]_i_14_n_0
    SLICE_X104Y162       LUT6 (Prop_lut6_I0_O)        0.319     3.721 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[21][53]_i_7/O
                         net (fo=1, routed)           0.929     4.650    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[21][53]_i_7_n_0
    SLICE_X95Y162        LUT6 (Prop_lut6_I5_O)        0.124     4.774 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[21][53]_i_4/O
                         net (fo=4, routed)           1.412     6.186    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[21][53]_i_4_n_0
    SLICE_X92Y150        LUT6 (Prop_lut6_I2_O)        0.124     6.310 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[0]_i_69/O
                         net (fo=1, routed)           0.000     6.310    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[0]_i_69_n_0
    SLICE_X92Y150        MUXF7 (Prop_muxf7_I0_O)      0.241     6.551 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[0]_i_36/O
                         net (fo=1, routed)           0.000     6.551    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[0]_i_36_n_0
    SLICE_X92Y150        MUXF8 (Prop_muxf8_I0_O)      0.098     6.649 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[0]_i_19/O
                         net (fo=1, routed)           1.172     7.822    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[0]_i_19_n_0
    SLICE_X89Y138        LUT6 (Prop_lut6_I3_O)        0.319     8.141 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[0]_i_13/O
                         net (fo=1, routed)           0.000     8.141    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla[0]_i_13_n_0
    SLICE_X89Y138        MUXF7 (Prop_muxf7_I0_O)      0.212     8.353 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[0]_i_6/O
                         net (fo=219, routed)         1.658    10.010    mainDesign_i/core_wrapper_0/inst/core1/mc1/ancilla_reg[0]_i_6_n_0
    SLICE_X77Y134        LUT4 (Prop_lut4_I3_O)        0.327    10.337 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[71][36]_i_5/O
                         net (fo=46, routed)          2.124    12.462    mainDesign_i/core_wrapper_0/inst/core1/mc1/nxt_tableau[36]
    SLICE_X41Y118        LUT6 (Prop_lut6_I3_O)        0.326    12.788 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[59][36]_i_8/O
                         net (fo=1, routed)           0.661    13.448    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[59][36]_i_8_n_0
    SLICE_X40Y118        LUT4 (Prop_lut4_I1_O)        0.146    13.594 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[59][36]_i_6/O
                         net (fo=2, routed)           0.890    14.485    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[59][36]_i_6_n_0
    SLICE_X45Y122        LUT5 (Prop_lut5_I0_O)        0.328    14.813 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[35][36]_i_4/O
                         net (fo=1, routed)           0.426    15.239    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[35][36]_i_4_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I2_O)        0.124    15.363 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[35][36]_i_3/O
                         net (fo=1, routed)           0.607    15.971    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[35][36]_i_3_n_0
    SLICE_X51Y124        LUT6 (Prop_lut6_I2_O)        0.124    16.095 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[35][36]_i_2/O
                         net (fo=1, routed)           1.240    17.334    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[35][36]_i_2_n_0
    SLICE_X67Y126        LUT3 (Prop_lut3_I0_O)        0.118    17.452 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[35][36]_i_1/O
                         net (fo=1, routed)           0.000    17.452    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau[35][36]_i_1_n_0
    SLICE_X67Y126        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[35][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.526    18.234    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X67Y126        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[35][36]/C
                         clock pessimism              0.482    18.715    
                         clock uncertainty           -0.084    18.632    
    SLICE_X67Y126        FDCE (Setup_fdce_C_D)        0.075    18.707    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[35][36]
  -------------------------------------------------------------------
                         required time                         18.707    
                         arrival time                         -17.452    
  -------------------------------------------------------------------
                         slack                                  1.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[23][56]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[23][56]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.248%)  route 0.225ns (63.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.593    -0.707    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X131Y151       FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[23][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y151       FDCE (Prop_fdce_C_Q)         0.128    -0.579 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[23][56]/Q
                         net (fo=8, routed)           0.225    -0.354    mainDesign_i/core_wrapper_0/inst/core1/mc1/p_0_in5229_in
    SLICE_X131Y149       FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[23][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.866    -0.948    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X131Y149       FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[23][56]/C
                         clock pessimism              0.514    -0.434    
    SLICE_X131Y149       FDCE (Hold_fdce_C_D)         0.017    -0.417    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[23][56]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[39][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[39][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.128%)  route 0.260ns (64.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.565    -0.735    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X85Y107        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[39][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.594 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[39][30]/Q
                         net (fo=11, routed)          0.260    -0.333    mainDesign_i/core_wrapper_0/inst/core1/mc1/p_0_in3470_in
    SLICE_X82Y105        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[39][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.835    -0.979    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X82Y105        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[39][30]/C
                         clock pessimism              0.509    -0.470    
    SLICE_X82Y105        FDCE (Hold_fdce_C_D)         0.070    -0.400    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[39][30]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[56][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[56][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.328%)  route 0.258ns (64.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.990ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.553    -0.747    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X82Y178        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[56][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y178        FDCE (Prop_fdce_C_Q)         0.141    -0.606 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[56][16]/Q
                         net (fo=11, routed)          0.258    -0.348    mainDesign_i/core_wrapper_0/inst/core1/mc1/p_0_in1676_in
    SLICE_X84Y180        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[56][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.823    -0.990    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X84Y180        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[56][16]/C
                         clock pessimism              0.509    -0.481    
    SLICE_X84Y180        FDCE (Hold_fdce_C_D)         0.063    -0.418    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[56][16]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[65][68]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[65][68]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.538%)  route 0.208ns (58.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.561    -0.739    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X84Y116        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[65][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDCE (Prop_fdce_C_Q)         0.148    -0.591 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[65][68]/Q
                         net (fo=10, routed)          0.208    -0.382    mainDesign_i/core_wrapper_0/inst/core1/mc1/p_0_in657_in
    SLICE_X81Y116        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[65][68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.830    -0.984    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X81Y116        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[65][68]/C
                         clock pessimism              0.509    -0.475    
    SLICE_X81Y116        FDCE (Hold_fdce_C_D)         0.013    -0.462    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[65][68]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[54][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[54][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.819%)  route 0.276ns (66.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.566    -0.734    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X82Y147        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[54][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y147        FDCE (Prop_fdce_C_Q)         0.141    -0.593 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[54][21]/Q
                         net (fo=11, routed)          0.276    -0.317    mainDesign_i/core_wrapper_0/inst/core1/mc1/p_0_in1877_in
    SLICE_X85Y143        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[54][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.836    -0.978    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X85Y143        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[54][21]/C
                         clock pessimism              0.509    -0.469    
    SLICE_X85Y143        FDCE (Hold_fdce_C_D)         0.070    -0.399    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[54][21]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[41][68]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[41][68]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.705%)  route 0.225ns (60.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.562    -0.738    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X84Y115        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[41][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDCE (Prop_fdce_C_Q)         0.148    -0.590 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[41][68]/Q
                         net (fo=10, routed)          0.225    -0.365    mainDesign_i/core_wrapper_0/inst/core1/mc1/p_0_in3249_in
    SLICE_X83Y115        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[41][68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.829    -0.985    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X83Y115        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[41][68]/C
                         clock pessimism              0.509    -0.476    
    SLICE_X83Y115        FDCE (Hold_fdce_C_D)         0.013    -0.463    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[41][68]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[39][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[39][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.908%)  route 0.280ns (63.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.580    -0.720    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X62Y150        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[39][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDCE (Prop_fdce_C_Q)         0.164    -0.556 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[39][20]/Q
                         net (fo=11, routed)          0.280    -0.275    mainDesign_i/core_wrapper_0/inst/core1/mc1/p_0_in3500_in
    SLICE_X63Y149        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[39][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.853    -0.961    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X63Y149        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[39][20]/C
                         clock pessimism              0.514    -0.447    
    SLICE_X63Y149        FDCE (Hold_fdce_C_D)         0.070    -0.377    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[39][20]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[45][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[45][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.899%)  route 0.334ns (67.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.573    -0.727    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X76Y104        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[45][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.563 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[45][28]/Q
                         net (fo=11, routed)          0.334    -0.228    mainDesign_i/core_wrapper_0/inst/core1/mc1/p_0_in2828_in
    SLICE_X76Y99         FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[45][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.915    -0.899    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X76Y99         FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[45][28]/C
                         clock pessimism              0.509    -0.390    
    SLICE_X76Y99         FDCE (Hold_fdce_C_D)         0.059    -0.331    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[45][28]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[15][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[15][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.263%)  route 0.283ns (66.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.593    -0.707    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X131Y150       FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[15][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y150       FDCE (Prop_fdce_C_Q)         0.141    -0.566 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[15][20]/Q
                         net (fo=9, routed)           0.283    -0.283    mainDesign_i/core_wrapper_0/inst/core1/mc1/p_0_in6092_in
    SLICE_X131Y149       FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[15][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.866    -0.948    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X131Y149       FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[15][20]/C
                         clock pessimism              0.514    -0.434    
    SLICE_X131Y149       FDCE (Hold_fdce_C_D)         0.047    -0.387    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[15][20]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[44][71]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[44][71]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_mainDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.920%)  route 0.330ns (72.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.567    -0.733    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X79Y102        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[44][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDCE (Prop_fdce_C_Q)         0.128    -0.605 r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_reg[44][71]/Q
                         net (fo=10, routed)          0.330    -0.274    mainDesign_i/core_wrapper_0/inst/core1/mc1/p_0_in2916_in
    SLICE_X79Y97         FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[44][71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.908    -0.906    mainDesign_i/core_wrapper_0/inst/core1/mc1/clk
    SLICE_X79Y97         FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[44][71]/C
                         clock pessimism              0.509    -0.397    
    SLICE_X79Y97         FDCE (Hold_fdce_C_D)         0.016    -0.381    mainDesign_i/core_wrapper_0/inst/core1/mc1/tableau_setup_reg[44][71]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mainDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y50     mainDesign_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y50     mainDesign_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    mainDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X37Y107    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y106    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y106    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y107    mainDesign_i/core_wrapper_0/inst/cnt_r_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y108    mainDesign_i/core_wrapper_0/inst/cnt_r_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y108    mainDesign_i/core_wrapper_0/inst/cnt_r_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X37Y107    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X37Y107    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y106    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y106    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y106    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y106    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    mainDesign_i/core_wrapper_0/inst/cnt_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    mainDesign_i/core_wrapper_0/inst/cnt_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y108    mainDesign_i/core_wrapper_0/inst/cnt_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y108    mainDesign_i/core_wrapper_0/inst/cnt_r_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X37Y107    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X37Y107    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y106    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y106    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y106    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y106    mainDesign_i/core_wrapper_0/inst/FSM_onehot_state_r_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    mainDesign_i/core_wrapper_0/inst/cnt_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    mainDesign_i/core_wrapper_0/inst/cnt_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y108    mainDesign_i/core_wrapper_0/inst/cnt_r_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y108    mainDesign_i/core_wrapper_0/inst/cnt_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mainDesign_clk_wiz_0_0
  To Clock:  clkfbout_mainDesign_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mainDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    mainDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mainDesign_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainDesign_i/uart_tx_0/inst/TXD_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.544ns  (logic 4.086ns (54.171%)  route 3.457ns (45.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.759    -1.060    mainDesign_i/uart_tx_0/inst/clk
    SLICE_X36Y101        FDPE                                         r  mainDesign_i/uart_tx_0/inst/TXD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDPE (Prop_fdpe_C_Q)         0.518    -0.542 r  mainDesign_i/uart_tx_0/inst/TXD_reg/Q
                         net (fo=2, routed)           3.457     2.915    TXD_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.568     6.484 r  TXD_OBUF_inst/O
                         net (fo=0)                   0.000     6.484    TXD
    AA19                                                              r  TXD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainDesign_i/uart_tx_0/inst/TXD_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.433ns (53.326%)  route 1.254ns (46.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.617    -0.683    mainDesign_i/uart_tx_0/inst/clk
    SLICE_X36Y101        FDPE                                         r  mainDesign_i/uart_tx_0/inst/TXD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDPE (Prop_fdpe_C_Q)         0.164    -0.519 r  mainDesign_i/uart_tx_0/inst/TXD_reg/Q
                         net (fo=2, routed)           1.254     0.735    TXD_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.269     2.004 r  TXD_OBUF_inst/O
                         net (fo=0)                   0.000     2.004    TXD
    AA19                                                              r  TXD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mainDesign_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mainDesign_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mainDesign_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     5.431 f  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.579 f  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     3.157    mainDesign_i/clk_wiz_0/inst/clkfbout_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.186 f  mainDesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     4.058    mainDesign_i/clk_wiz_0/inst/clkfbout_buf_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mainDesign_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    mainDesign_i/clk_wiz_0/inst/clkfbout_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  mainDesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    mainDesign_i/clk_wiz_0/inst/clkfbout_buf_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mainDesign_clk_wiz_0_0

Max Delay         11635 Endpoints
Min Delay         11635 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.596ns  (logic 1.204ns (6.474%)  route 17.392ns (93.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           6.536     7.616    mainDesign_i/core_wrapper_0/inst/core1/mc1/rst_n
    SLICE_X138Y185       LUT1 (Prop_lut1_I0_O)        0.124     7.740 f  mainDesign_i/core_wrapper_0/inst/core1/mc1/o_data_r[7]_i_3/O
                         net (fo=11576, routed)      10.857    18.596    mainDesign_i/core_wrapper_0/inst/core1/rst_n_0
    SLICE_X38Y112        FDCE                                         f  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.632    -1.660    mainDesign_i/core_wrapper_0/inst/core1/clk
    SLICE_X38Y112        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[0]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.596ns  (logic 1.204ns (6.474%)  route 17.392ns (93.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           6.536     7.616    mainDesign_i/core_wrapper_0/inst/core1/mc1/rst_n
    SLICE_X138Y185       LUT1 (Prop_lut1_I0_O)        0.124     7.740 f  mainDesign_i/core_wrapper_0/inst/core1/mc1/o_data_r[7]_i_3/O
                         net (fo=11576, routed)      10.857    18.596    mainDesign_i/core_wrapper_0/inst/core1/rst_n_0
    SLICE_X38Y112        FDCE                                         f  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.632    -1.660    mainDesign_i/core_wrapper_0/inst/core1/clk
    SLICE_X38Y112        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[17]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.596ns  (logic 1.204ns (6.474%)  route 17.392ns (93.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           6.536     7.616    mainDesign_i/core_wrapper_0/inst/core1/mc1/rst_n
    SLICE_X138Y185       LUT1 (Prop_lut1_I0_O)        0.124     7.740 f  mainDesign_i/core_wrapper_0/inst/core1/mc1/o_data_r[7]_i_3/O
                         net (fo=11576, routed)      10.857    18.596    mainDesign_i/core_wrapper_0/inst/core1/rst_n_0
    SLICE_X38Y112        FDCE                                         f  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.632    -1.660    mainDesign_i/core_wrapper_0/inst/core1/clk
    SLICE_X38Y112        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[1]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.596ns  (logic 1.204ns (6.474%)  route 17.392ns (93.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           6.536     7.616    mainDesign_i/core_wrapper_0/inst/core1/mc1/rst_n
    SLICE_X138Y185       LUT1 (Prop_lut1_I0_O)        0.124     7.740 f  mainDesign_i/core_wrapper_0/inst/core1/mc1/o_data_r[7]_i_3/O
                         net (fo=11576, routed)      10.857    18.596    mainDesign_i/core_wrapper_0/inst/core1/rst_n_0
    SLICE_X38Y112        FDCE                                         f  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.632    -1.660    mainDesign_i/core_wrapper_0/inst/core1/clk
    SLICE_X38Y112        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[3]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[80]/CLR
                            (recovery check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.596ns  (logic 1.204ns (6.474%)  route 17.392ns (93.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           6.536     7.616    mainDesign_i/core_wrapper_0/inst/core1/mc1/rst_n
    SLICE_X138Y185       LUT1 (Prop_lut1_I0_O)        0.124     7.740 f  mainDesign_i/core_wrapper_0/inst/core1/mc1/o_data_r[7]_i_3/O
                         net (fo=11576, routed)      10.857    18.596    mainDesign_i/core_wrapper_0/inst/core1/rst_n_0
    SLICE_X38Y112        FDCE                                         f  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.632    -1.660    mainDesign_i/core_wrapper_0/inst/core1/clk
    SLICE_X38Y112        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[80]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[83]/CLR
                            (recovery check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.596ns  (logic 1.204ns (6.474%)  route 17.392ns (93.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           6.536     7.616    mainDesign_i/core_wrapper_0/inst/core1/mc1/rst_n
    SLICE_X138Y185       LUT1 (Prop_lut1_I0_O)        0.124     7.740 f  mainDesign_i/core_wrapper_0/inst/core1/mc1/o_data_r[7]_i_3/O
                         net (fo=11576, routed)      10.857    18.596    mainDesign_i/core_wrapper_0/inst/core1/rst_n_0
    SLICE_X38Y112        FDCE                                         f  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.632    -1.660    mainDesign_i/core_wrapper_0/inst/core1/clk
    SLICE_X38Y112        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[83]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[85]/CLR
                            (recovery check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.596ns  (logic 1.204ns (6.474%)  route 17.392ns (93.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           6.536     7.616    mainDesign_i/core_wrapper_0/inst/core1/mc1/rst_n
    SLICE_X138Y185       LUT1 (Prop_lut1_I0_O)        0.124     7.740 f  mainDesign_i/core_wrapper_0/inst/core1/mc1/o_data_r[7]_i_3/O
                         net (fo=11576, routed)      10.857    18.596    mainDesign_i/core_wrapper_0/inst/core1/rst_n_0
    SLICE_X38Y112        FDCE                                         f  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[85]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.632    -1.660    mainDesign_i/core_wrapper_0/inst/core1/clk
    SLICE_X38Y112        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[85]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/core_wrapper_0/inst/whole_i_data_r_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.592ns  (logic 1.204ns (6.476%)  route 17.388ns (93.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           6.536     7.616    mainDesign_i/core_wrapper_0/inst/core1/mc1/rst_n
    SLICE_X138Y185       LUT1 (Prop_lut1_I0_O)        0.124     7.740 f  mainDesign_i/core_wrapper_0/inst/core1/mc1/o_data_r[7]_i_3/O
                         net (fo=11576, routed)      10.852    18.592    mainDesign_i/core_wrapper_0/inst/core1_n_5
    SLICE_X39Y112        FDCE                                         f  mainDesign_i/core_wrapper_0/inst/whole_i_data_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.632    -1.660    mainDesign_i/core_wrapper_0/inst/clk
    SLICE_X39Y112        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/whole_i_data_r_reg[17]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.582ns  (logic 1.204ns (6.479%)  route 17.378ns (93.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           6.536     7.616    mainDesign_i/core_wrapper_0/inst/core1/mc1/rst_n
    SLICE_X138Y185       LUT1 (Prop_lut1_I0_O)        0.124     7.740 f  mainDesign_i/core_wrapper_0/inst/core1/mc1/o_data_r[7]_i_3/O
                         net (fo=11576, routed)      10.842    18.582    mainDesign_i/core_wrapper_0/inst/core1/rst_n_0
    SLICE_X36Y114        FDCE                                         f  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.633    -1.659    mainDesign_i/core_wrapper_0/inst/core1/clk
    SLICE_X36Y114        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/core1/i_basis_r_reg[18]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/core_wrapper_0/inst/whole_i_data_r_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.582ns  (logic 1.204ns (6.479%)  route 17.378ns (93.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           6.536     7.616    mainDesign_i/core_wrapper_0/inst/core1/mc1/rst_n
    SLICE_X138Y185       LUT1 (Prop_lut1_I0_O)        0.124     7.740 f  mainDesign_i/core_wrapper_0/inst/core1/mc1/o_data_r[7]_i_3/O
                         net (fo=11576, routed)      10.842    18.582    mainDesign_i/core_wrapper_0/inst/core1_n_5
    SLICE_X37Y114        FDCE                                         f  mainDesign_i/core_wrapper_0/inst/whole_i_data_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       1.633    -1.659    mainDesign_i/core_wrapper_0/inst/clk
    SLICE_X37Y114        FDCE                                         r  mainDesign_i/core_wrapper_0/inst/whole_i_data_r_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            mainDesign_i/uart_rx_0/inst/rxd_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.270ns (34.919%)  route 0.503ns (65.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  RXD_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.773    mainDesign_i/uart_rx_0/inst/RXD
    SLICE_X10Y122        FDRE                                         r  mainDesign_i/uart_rx_0/inst/rxd_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.886    -0.928    mainDesign_i/uart_rx_0/inst/clk
    SLICE_X10Y122        FDRE                                         r  mainDesign_i/uart_rx_0/inst/rxd_r_reg/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/uart_rx_0/inst/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.297ns  (logic 0.249ns (10.837%)  route 2.048ns (89.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.873     2.077    mainDesign_i/uart_rx_0/inst/rst_n
    SLICE_X18Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.122 f  mainDesign_i/uart_rx_0/inst/data[7]_i_2/O
                         net (fo=37, routed)          0.175     2.297    mainDesign_i/uart_rx_0/inst/data[7]_i_2_n_0
    SLICE_X16Y126        FDCE                                         f  mainDesign_i/uart_rx_0/inst/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.883    -0.931    mainDesign_i/uart_rx_0/inst/clk
    SLICE_X16Y126        FDCE                                         r  mainDesign_i/uart_rx_0/inst/cnt_reg[10]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/uart_rx_0/inst/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.297ns  (logic 0.249ns (10.837%)  route 2.048ns (89.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.873     2.077    mainDesign_i/uart_rx_0/inst/rst_n
    SLICE_X18Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.122 f  mainDesign_i/uart_rx_0/inst/data[7]_i_2/O
                         net (fo=37, routed)          0.175     2.297    mainDesign_i/uart_rx_0/inst/data[7]_i_2_n_0
    SLICE_X16Y126        FDCE                                         f  mainDesign_i/uart_rx_0/inst/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.883    -0.931    mainDesign_i/uart_rx_0/inst/clk
    SLICE_X16Y126        FDCE                                         r  mainDesign_i/uart_rx_0/inst/cnt_reg[14]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/uart_rx_0/inst/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.297ns  (logic 0.249ns (10.837%)  route 2.048ns (89.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.873     2.077    mainDesign_i/uart_rx_0/inst/rst_n
    SLICE_X18Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.122 f  mainDesign_i/uart_rx_0/inst/data[7]_i_2/O
                         net (fo=37, routed)          0.175     2.297    mainDesign_i/uart_rx_0/inst/data[7]_i_2_n_0
    SLICE_X16Y126        FDCE                                         f  mainDesign_i/uart_rx_0/inst/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.883    -0.931    mainDesign_i/uart_rx_0/inst/clk
    SLICE_X16Y126        FDCE                                         r  mainDesign_i/uart_rx_0/inst/cnt_reg[9]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/uart_rx_0/inst/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.307ns  (logic 0.249ns (10.789%)  route 2.058ns (89.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.873     2.077    mainDesign_i/uart_rx_0/inst/rst_n
    SLICE_X18Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.122 f  mainDesign_i/uart_rx_0/inst/data[7]_i_2/O
                         net (fo=37, routed)          0.185     2.307    mainDesign_i/uart_rx_0/inst/data[7]_i_2_n_0
    SLICE_X14Y126        FDCE                                         f  mainDesign_i/uart_rx_0/inst/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.884    -0.930    mainDesign_i/uart_rx_0/inst/clk
    SLICE_X14Y126        FDCE                                         r  mainDesign_i/uart_rx_0/inst/cnt_reg[11]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/uart_rx_0/inst/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.307ns  (logic 0.249ns (10.789%)  route 2.058ns (89.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.873     2.077    mainDesign_i/uart_rx_0/inst/rst_n
    SLICE_X18Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.122 f  mainDesign_i/uart_rx_0/inst/data[7]_i_2/O
                         net (fo=37, routed)          0.185     2.307    mainDesign_i/uart_rx_0/inst/data[7]_i_2_n_0
    SLICE_X14Y126        FDCE                                         f  mainDesign_i/uart_rx_0/inst/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.884    -0.930    mainDesign_i/uart_rx_0/inst/clk
    SLICE_X14Y126        FDCE                                         r  mainDesign_i/uart_rx_0/inst/cnt_reg[12]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/uart_rx_0/inst/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.307ns  (logic 0.249ns (10.789%)  route 2.058ns (89.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.873     2.077    mainDesign_i/uart_rx_0/inst/rst_n
    SLICE_X18Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.122 f  mainDesign_i/uart_rx_0/inst/data[7]_i_2/O
                         net (fo=37, routed)          0.185     2.307    mainDesign_i/uart_rx_0/inst/data[7]_i_2_n_0
    SLICE_X14Y126        FDCE                                         f  mainDesign_i/uart_rx_0/inst/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.884    -0.930    mainDesign_i/uart_rx_0/inst/clk
    SLICE_X14Y126        FDCE                                         r  mainDesign_i/uart_rx_0/inst/cnt_reg[13]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/uart_rx_0/inst/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.379ns  (logic 0.249ns (10.463%)  route 2.130ns (89.537%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.873     2.077    mainDesign_i/uart_rx_0/inst/rst_n
    SLICE_X18Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.122 f  mainDesign_i/uart_rx_0/inst/data[7]_i_2/O
                         net (fo=37, routed)          0.257     2.379    mainDesign_i/uart_rx_0/inst/data[7]_i_2_n_0
    SLICE_X14Y125        FDCE                                         f  mainDesign_i/uart_rx_0/inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.883    -0.931    mainDesign_i/uart_rx_0/inst/clk
    SLICE_X14Y125        FDCE                                         r  mainDesign_i/uart_rx_0/inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/uart_rx_0/inst/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.379ns  (logic 0.249ns (10.463%)  route 2.130ns (89.537%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.873     2.077    mainDesign_i/uart_rx_0/inst/rst_n
    SLICE_X18Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.122 f  mainDesign_i/uart_rx_0/inst/data[7]_i_2/O
                         net (fo=37, routed)          0.257     2.379    mainDesign_i/uart_rx_0/inst/data[7]_i_2_n_0
    SLICE_X14Y125        FDCE                                         f  mainDesign_i/uart_rx_0/inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.883    -0.931    mainDesign_i/uart_rx_0/inst/clk
    SLICE_X14Y125        FDCE                                         r  mainDesign_i/uart_rx_0/inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 SW_rst_n
                            (input port)
  Destination:            mainDesign_i/uart_rx_0/inst/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mainDesign_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.379ns  (logic 0.249ns (10.463%)  route 2.130ns (89.537%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  SW_rst_n (IN)
                         net (fo=0)                   0.000     0.000    SW_rst_n
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  SW_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.873     2.077    mainDesign_i/uart_rx_0/inst/rst_n
    SLICE_X18Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.122 f  mainDesign_i/uart_rx_0/inst/data[7]_i_2/O
                         net (fo=37, routed)          0.257     2.379    mainDesign_i/uart_rx_0/inst/data[7]_i_2_n_0
    SLICE_X14Y125        FDCE                                         f  mainDesign_i/uart_rx_0/inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mainDesign_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mainDesign_i/clk_wiz_0/inst/clk_in1_mainDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  mainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    mainDesign_i/clk_wiz_0/inst/clk_out1_mainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  mainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11785, routed)       0.883    -0.931    mainDesign_i/uart_rx_0/inst/clk
    SLICE_X14Y125        FDCE                                         r  mainDesign_i/uart_rx_0/inst/cnt_reg[3]/C





