<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p101" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_101{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_101{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_101{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_101{left:87px;bottom:998px;letter-spacing:-0.16px;}
#t5_101{left:143px;bottom:998px;letter-spacing:-0.16px;}
#t6_101{left:190px;bottom:998px;letter-spacing:-0.16px;}
#t7_101{left:414px;bottom:998px;letter-spacing:-0.14px;}
#t8_101{left:507px;bottom:998px;letter-spacing:-0.12px;}
#t9_101{left:507px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_101{left:87px;bottom:952px;letter-spacing:-0.17px;}
#tb_101{left:143px;bottom:952px;letter-spacing:-0.17px;}
#tc_101{left:190px;bottom:952px;letter-spacing:-0.15px;}
#td_101{left:414px;bottom:952px;letter-spacing:-0.15px;}
#te_101{left:507px;bottom:952px;letter-spacing:-0.12px;}
#tf_101{left:507px;bottom:930px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tg_101{left:87px;bottom:906px;letter-spacing:-0.16px;}
#th_101{left:143px;bottom:906px;letter-spacing:-0.17px;}
#ti_101{left:190px;bottom:906px;letter-spacing:-0.15px;}
#tj_101{left:414px;bottom:906px;letter-spacing:-0.14px;}
#tk_101{left:507px;bottom:906px;letter-spacing:-0.12px;}
#tl_101{left:507px;bottom:885px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tm_101{left:83px;bottom:860px;letter-spacing:-0.16px;}
#tn_101{left:143px;bottom:860px;letter-spacing:-0.18px;}
#to_101{left:190px;bottom:860px;letter-spacing:-0.15px;}
#tp_101{left:414px;bottom:860px;letter-spacing:-0.14px;}
#tq_101{left:507px;bottom:860px;letter-spacing:-0.11px;}
#tr_101{left:507px;bottom:839px;letter-spacing:-0.12px;}
#ts_101{left:190px;bottom:814px;}
#tt_101{left:507px;bottom:814px;letter-spacing:-0.13px;}
#tu_101{left:507px;bottom:793px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tv_101{left:540px;bottom:793px;letter-spacing:-0.12px;}
#tw_101{left:507px;bottom:773px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_101{left:540px;bottom:773px;letter-spacing:-0.11px;}
#ty_101{left:190px;bottom:749px;letter-spacing:-0.11px;}
#tz_101{left:507px;bottom:749px;letter-spacing:-0.14px;}
#t10_101{left:190px;bottom:724px;}
#t11_101{left:507px;bottom:724px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_101{left:507px;bottom:703px;letter-spacing:-0.07px;word-spacing:-0.03px;}
#t13_101{left:540px;bottom:703px;letter-spacing:-0.11px;}
#t14_101{left:507px;bottom:683px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t15_101{left:540px;bottom:683px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t16_101{left:507px;bottom:663px;letter-spacing:-0.11px;}
#t17_101{left:507px;bottom:646px;letter-spacing:-0.12px;}
#t18_101{left:190px;bottom:622px;letter-spacing:-0.14px;}
#t19_101{left:507px;bottom:622px;letter-spacing:-0.14px;}
#t1a_101{left:190px;bottom:597px;letter-spacing:-0.18px;}
#t1b_101{left:508px;bottom:597px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_101{left:507px;bottom:576px;letter-spacing:-0.09px;}
#t1d_101{left:540px;bottom:576px;letter-spacing:-0.12px;}
#t1e_101{left:507px;bottom:556px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1f_101{left:540px;bottom:556px;letter-spacing:-0.12px;}
#t1g_101{left:190px;bottom:532px;letter-spacing:-0.14px;}
#t1h_101{left:507px;bottom:532px;letter-spacing:-0.14px;}
#t1i_101{left:82px;bottom:507px;letter-spacing:-0.17px;}
#t1j_101{left:143px;bottom:507px;letter-spacing:-0.17px;}
#t1k_101{left:190px;bottom:507px;letter-spacing:-0.14px;}
#t1l_101{left:414px;bottom:507px;letter-spacing:-0.15px;}
#t1m_101{left:508px;bottom:507px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1n_101{left:82px;bottom:483px;letter-spacing:-0.16px;}
#t1o_101{left:143px;bottom:483px;letter-spacing:-0.17px;}
#t1p_101{left:190px;bottom:483px;letter-spacing:-0.13px;}
#t1q_101{left:415px;bottom:483px;letter-spacing:-0.15px;}
#t1r_101{left:508px;bottom:483px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1s_101{left:82px;bottom:458px;letter-spacing:-0.16px;}
#t1t_101{left:143px;bottom:458px;letter-spacing:-0.17px;}
#t1u_101{left:190px;bottom:458px;letter-spacing:-0.13px;}
#t1v_101{left:415px;bottom:458px;letter-spacing:-0.15px;}
#t1w_101{left:508px;bottom:458px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1x_101{left:82px;bottom:434px;letter-spacing:-0.16px;}
#t1y_101{left:143px;bottom:434px;letter-spacing:-0.17px;}
#t1z_101{left:190px;bottom:434px;letter-spacing:-0.14px;}
#t20_101{left:414px;bottom:434px;letter-spacing:-0.15px;}
#t21_101{left:508px;bottom:434px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t22_101{left:82px;bottom:409px;letter-spacing:-0.14px;}
#t23_101{left:143px;bottom:409px;letter-spacing:-0.17px;}
#t24_101{left:190px;bottom:409px;letter-spacing:-0.14px;}
#t25_101{left:415px;bottom:409px;letter-spacing:-0.15px;}
#t26_101{left:508px;bottom:409px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_101{left:190px;bottom:385px;}
#t28_101{left:507px;bottom:385px;letter-spacing:-0.15px;}
#t29_101{left:507px;bottom:364px;letter-spacing:-0.11px;}
#t2a_101{left:507px;bottom:347px;letter-spacing:-0.11px;}
#t2b_101{left:507px;bottom:330px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2c_101{left:507px;bottom:313px;letter-spacing:-0.11px;}
#t2d_101{left:507px;bottom:296px;letter-spacing:-0.11px;}
#t2e_101{left:190px;bottom:272px;}
#t2f_101{left:507px;bottom:272px;letter-spacing:-0.12px;}
#t2g_101{left:507px;bottom:250px;letter-spacing:-0.11px;}
#t2h_101{left:507px;bottom:234px;letter-spacing:-0.11px;}
#t2i_101{left:507px;bottom:217px;letter-spacing:-0.11px;}
#t2j_101{left:507px;bottom:200px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2k_101{left:190px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2l_101{left:266px;bottom:1086px;letter-spacing:0.12px;}
#t2m_101{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2n_101{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2o_101{left:215px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2p_101{left:431px;bottom:1063px;letter-spacing:-0.15px;}
#t2q_101{left:433px;bottom:1046px;letter-spacing:-0.14px;}
#t2r_101{left:631px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2s_101{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2t_101{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_101{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_101{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_101{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_101{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_101{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts101" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg101Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg101" style="-webkit-user-select: none;"><object width="935" height="1210" data="101/101.svg" type="image/svg+xml" id="pdf101" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_101" class="t s1_101">Vol. 4 </span><span id="t2_101" class="t s1_101">2-85 </span>
<span id="t3_101" class="t s2_101">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_101" class="t s3_101">E7H </span><span id="t5_101" class="t s3_101">231 </span><span id="t6_101" class="t s3_101">IA32_MPERF </span><span id="t7_101" class="t s3_101">Unique </span><span id="t8_101" class="t s3_101">Maximum Performance Frequency Clock Count (R/W) </span>
<span id="t9_101" class="t s3_101">See Table 2-2. </span>
<span id="ta_101" class="t s3_101">E8H </span><span id="tb_101" class="t s3_101">232 </span><span id="tc_101" class="t s3_101">IA32_APERF </span><span id="td_101" class="t s3_101">Unique </span><span id="te_101" class="t s3_101">Actual Performance Frequency Clock Count (R/W) </span>
<span id="tf_101" class="t s3_101">See Table 2-2. </span>
<span id="tg_101" class="t s3_101">FEH </span><span id="th_101" class="t s3_101">254 </span><span id="ti_101" class="t s3_101">IA32_MTRRCAP </span><span id="tj_101" class="t s3_101">Shared </span><span id="tk_101" class="t s3_101">Memory Type Range Register (R) </span>
<span id="tl_101" class="t s3_101">See Table 2-2. </span>
<span id="tm_101" class="t s3_101">11EH </span><span id="tn_101" class="t s3_101">281 </span><span id="to_101" class="t s3_101">MSR_BBL_CR_CTL3 </span><span id="tp_101" class="t s3_101">Shared </span><span id="tq_101" class="t s3_101">Control Register 3 </span>
<span id="tr_101" class="t s3_101">Used to configure the L2 Cache. </span>
<span id="ts_101" class="t s3_101">0 </span><span id="tt_101" class="t s3_101">L2 Hardware Enabled (R/O) </span>
<span id="tu_101" class="t s3_101">1 = </span><span id="tv_101" class="t s3_101">Indicates the L2 is hardware-enabled. </span>
<span id="tw_101" class="t s3_101">0 = </span><span id="tx_101" class="t s3_101">Indicates the L2 is hardware-disabled. </span>
<span id="ty_101" class="t s3_101">7:1 </span><span id="tz_101" class="t s3_101">Reserved </span>
<span id="t10_101" class="t s3_101">8 </span><span id="t11_101" class="t s3_101">L2 Enabled (R/W) </span>
<span id="t12_101" class="t s3_101">1 = </span><span id="t13_101" class="t s3_101">L2 cache has been initialized. </span>
<span id="t14_101" class="t s3_101">0 = </span><span id="t15_101" class="t s3_101">Disabled (default). </span>
<span id="t16_101" class="t s3_101">Until this bit is set, the processor will not respond to the </span>
<span id="t17_101" class="t s3_101">WBINVD instruction or the assertion of the FLUSH# input. </span>
<span id="t18_101" class="t s3_101">22:9 </span><span id="t19_101" class="t s3_101">Reserved </span>
<span id="t1a_101" class="t s3_101">23 </span><span id="t1b_101" class="t s3_101">L2 Not Present (R/O) </span>
<span id="t1c_101" class="t s3_101">0 = </span><span id="t1d_101" class="t s3_101">L2 Present </span>
<span id="t1e_101" class="t s3_101">1 = </span><span id="t1f_101" class="t s3_101">L2 Not Present </span>
<span id="t1g_101" class="t s3_101">63:24 </span><span id="t1h_101" class="t s3_101">Reserved </span>
<span id="t1i_101" class="t s3_101">174H </span><span id="t1j_101" class="t s3_101">372 </span><span id="t1k_101" class="t s3_101">IA32_SYSENTER_CS </span><span id="t1l_101" class="t s3_101">Unique </span><span id="t1m_101" class="t s3_101">See Table 2-2. </span>
<span id="t1n_101" class="t s3_101">175H </span><span id="t1o_101" class="t s3_101">373 </span><span id="t1p_101" class="t s3_101">IA32_SYSENTER_ESP </span><span id="t1q_101" class="t s3_101">Unique </span><span id="t1r_101" class="t s3_101">See Table 2-2. </span>
<span id="t1s_101" class="t s3_101">176H </span><span id="t1t_101" class="t s3_101">374 </span><span id="t1u_101" class="t s3_101">IA32_SYSENTER_EIP </span><span id="t1v_101" class="t s3_101">Unique </span><span id="t1w_101" class="t s3_101">See Table 2-2. </span>
<span id="t1x_101" class="t s3_101">179H </span><span id="t1y_101" class="t s3_101">377 </span><span id="t1z_101" class="t s3_101">IA32_MCG_CAP </span><span id="t20_101" class="t s3_101">Unique </span><span id="t21_101" class="t s3_101">See Table 2-2. </span>
<span id="t22_101" class="t s3_101">17AH </span><span id="t23_101" class="t s3_101">378 </span><span id="t24_101" class="t s3_101">IA32_MCG_STATUS </span><span id="t25_101" class="t s3_101">Unique </span><span id="t26_101" class="t s3_101">Global Machine Check Status </span>
<span id="t27_101" class="t s3_101">0 </span><span id="t28_101" class="t s3_101">RIPV </span>
<span id="t29_101" class="t s3_101">When set, bit indicates that the instruction addressed by </span>
<span id="t2a_101" class="t s3_101">the instruction pointer pushed on the stack (when the </span>
<span id="t2b_101" class="t s3_101">machine check was generated) can be used to restart the </span>
<span id="t2c_101" class="t s3_101">program. If cleared, the program cannot be reliably </span>
<span id="t2d_101" class="t s3_101">restarted. </span>
<span id="t2e_101" class="t s3_101">1 </span><span id="t2f_101" class="t s3_101">EIPV </span>
<span id="t2g_101" class="t s3_101">When set, bit indicates that the instruction addressed by </span>
<span id="t2h_101" class="t s3_101">the instruction pointer pushed on the stack (when the </span>
<span id="t2i_101" class="t s3_101">machine check was generated) is directly associated with </span>
<span id="t2j_101" class="t s3_101">the error. </span>
<span id="t2k_101" class="t s4_101">Table 2-4. </span><span id="t2l_101" class="t s4_101">MSRs in the 45 nm and 32 nm Intel Atom® Processor Family (Contd.) </span>
<span id="t2m_101" class="t s5_101">Register </span>
<span id="t2n_101" class="t s5_101">Address </span><span id="t2o_101" class="t s5_101">Register Name / Bit Fields </span>
<span id="t2p_101" class="t s5_101">Shared/ </span>
<span id="t2q_101" class="t s5_101">Unique </span><span id="t2r_101" class="t s5_101">Bit Description </span>
<span id="t2s_101" class="t s5_101">Hex </span><span id="t2t_101" class="t s5_101">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
