sg:0.0186694487037
era:0.0163086634745
gates:0.0137394245497
gate:0.0124395685367
latches:0.0106790225991
sip:0.0098153141188
signal:0.0090725912057
insertion:0.00907130770102
latch:0.00812322935104
boolean:0.00797540698062
brs:0.00784935394377
decomposition:0.00713951529744
combinational:0.00683045965306
signals:0.00645967122639
circuits:0.00604804663719
rs:0.00598013332292
library:0.00591570800036
excitation:0.00584590297005
br:0.00579703586448
permissible:0.00571369474674
implementability:0.00552111419183
unate:0.00449746459627
logic:0.00433383772794
qr:0.00421603572705
er:0.00410802884306
implementable:0.00408371572059
csc:0.00392467697188
compatible:0.00391546390176
synthesis:0.00385733069378
speed:0.00373267214512
minterm:0.00368074279455
hazard:0.00361193834973
sr:0.00359664980242
circuit:0.00340901787304
dc:0.0030843606132
asynchronous:0.00307123777405
qra:0.00289425037646
inserted:0.00285785809665
decomposed:0.00282686093309
cd:0.00277150365121
sequential:0.00269069418651
transitions:0.00265836050329
ib:0.00259814096416
independence:0.0025544264835
ins:0.00235066125243
binate:0.00224873229813
acknowledged:0.00221613725556
acknowledgment:0.0021909487163
resubstitution:0.00217068778234
mappable:0.00217068778234
resynthesis:0.00211343939814
transition:0.00207452434151
lib:0.00205968702496
incompletely:0.00205968702496
border:0.00200883177968
si:0.00200883177968
relations:0.00196944223879
persistent:0.00176825481684
technology:0.00175199613462
mapping:0.00170999003646
cofactor:0.0016865492236
preserving:0.0016527034957
quiescent:0.00158507954861
stg:0.00158507954861
foreach:0.00156710750162
literal:0.00155570356352
decompose:0.00151821368531
minimizer:0.00146083524394
sgs:0.00144712518823
fanin:0.00139788544068
event:0.00136639971884
script:0.00135723114045
hazardous:0.00130822565729
inputs:0.00130785380158
heuristic:0.00126932804506
kondratyev:0.00122691426485
characteristic:0.0012236412358
regions:0.00118096672034
codomain:0.00116918059401
acd:0.00112436614907
cofactors:0.00112436614907
aimed:0.00110573942548
kishinevsky:0.00108772335173
inp:0.00108772335173
mc:0.00107849362943
dominant:0.00107201106328
cortadella:0.00105671969907
minterms:0.00105671969907
candidates:0.00104188245587
rugged:0.00102984351248
diamonds:0.00102984351248
reset:0.00100792307789
designs:0.00100610243828
sharing:0.00099518575227
individually:0.000967678655433
literals:0.000966985523205
jordi:0.000948092973355
inversions:0.000948092973355
commutative:0.000938782307036
libraries:0.000923461961471
alex:0.00091784696127
labeled:0.000900449175232
specification:0.000895230006626
feedback:0.000894152821175
practicality:0.000877635889829
rising:0.000877635889829
hazards:0.000866046988052
delay:0.000853478338027
gamma:0.000842814189869
atomic:0.000839425992494
endfor:0.000816242106677
minimization:0.00081068422195
rejected:0.000806708999058
implementations:0.000791553865733
behavioral:0.000785506092241
bdd:0.000776125662382
unreachable:0.000768952959258
continued:0.000768774832878
preferred:0.000743560033259
collapsing:0.000730417621969
minimized:0.000724845729354
impute:0.000723562594114
nowick:0.000723562594114
asynch:0.000723562594114
acdy:0.000723562594114
converta:0.000723562594114
multioutput:0.000723562594114
fain:0.000723562594114
mailhot:0.000723562594114
sbuf:0.000723562594114
astg:0.000723562594114
trimos:0.000723562594114
fdc:0.000723562594114
asti:0.000723562594114
unmappable:0.000723562594114
fera:0.000723562594114
flatches:0.000723562594114
output:0.000714806205536
falling:0.000713508188931
matching:0.000709538553783
shall:0.000690323628845
conservatively:0.000688015906598
matched:0.00068735127668
candidate:0.000676544224951
estimation:0.000671406351798
solver:0.000659761158243
progress:0.000659158825236
matches:0.000657021318137
incompatible:0.000656773339163
knowledgment:0.000654112828647
ebergen:0.000654112828647
yakovlev:0.000654112828647
genlib:0.000654112828647
partition:0.000652678153141
enabled:0.000652577316961
violations:0.000648620881084
outputs:0.00064854737756
essential:0.000648211946796
benchmarks:0.000640899684543
deriving:0.000636327255629
iff:0.000625129473522
speed independent:0.0276083342796
era x:0.0182402744952
independent circuits:0.0132679110102
technology mapping:0.0113629820586
boolean relation:0.0102451743579
rs latch:0.00951666495401
logic decomposition:0.00951666495401
boolean relations:0.00884527400682
speed independence:0.00868362027363
new signal:0.00850431797029
x gamma:0.00755756284311
signal y:0.00634444330268
inserted signal:0.00634444330268
signal insertion:0.00634444330268
signal x:0.00618463284027
complex gate:0.00614710461473
h x:0.00604254777635
c element:0.00578908018242
complex gates:0.00568624757581
new signals:0.00555138788984
gamma gamma:0.00516968166065
d latches:0.00506544515961
signal transition:0.00506544515961
c elements:0.00505444228961
new sg:0.00475833247701
dc set:0.00475833247701
output signal:0.00467719051642
f x:0.00461534014118
boolean function:0.00459320109296
state graph:0.00435132893178
h sub:0.00434181013681
compatible values:0.00434181013681
c d:0.00426466160779
function f:0.00420973126764
sip set:0.00396527706417
r cd:0.00396527706417
era r:0.00396527706417
negative unate:0.00396527706417
input border:0.00396527706417
era z:0.00396527706417
permissible implementations:0.00396527706417
function h:0.00362351009272
signal z:0.00361817511401
true support:0.00361817511401
gate g:0.00331597430352
sequential gate:0.00317222165134
asynchronous designs:0.00317222165134
sequential elements:0.00317222165134
er y:0.00317222165134
br y:0.00317222165134
hazard g:0.00317222165134
ib r:0.00317222165134
qra x:0.00317222165134
signals z:0.00317222165134
sip sets:0.00317222165134
qr x:0.00317222165134
reset dominant:0.00317222165134
qr y:0.00317222165134
gamma gamma0g:0.00317222165134
original sg:0.00317222165134
characteristic function:0.00303146787805
input gates:0.00299025843648
independent decomposition:0.00289454009121
excitation regions:0.00289454009121
c 1000:0.00289454009121
best h:0.00289454009121
library matching:0.00289454009121
excitation region:0.00289454009121
input combinational:0.00289454009121
boolean functions:0.00284180570337
h 1:0.00278472293095
incompletely specified:0.00273204649544
example 4:0.00264413655278
sequential decomposition:0.00261671322163
non input:0.00261671322163
z c:0.00256548710119
two input:0.00254966552111
combinational logic:0.00251555110222
logic function:0.00245407415818
library gate:0.0023791662385
insertion scheme:0.0023791662385
compatible functions:0.0023791662385
combinational gates:0.0023791662385
dominant rs:0.0023791662385
states era:0.0023791662385
inputs r:0.0023791662385
compatible solutions:0.0023791662385
sr latches:0.0023791662385
c architecture:0.0023791662385
solve brs:0.0023791662385
compatible solution:0.0023791662385
d latch:0.0023791662385
sub 2:0.0023791662385
er x:0.0023791662385
latches instead:0.0023791662385
gamma sets:0.0023791662385
sip conditions:0.0023791662385
sub 1:0.0023791662385
decomposed functions:0.0023791662385
asynchronous circuits:0.00233859525821
well formed:0.0022925849402
output signals:0.00224895739646
d d:0.00221170022022
completely specified:0.00217566446589
non implementable:0.00217090506841
x best:0.00217090506841
gate implementation:0.00217090506841
event insertion:0.00217090506841
permissible functions:0.00217090506841
self dependent:0.00217090506841
fundamental mode:0.00217090506841
general conditions:0.00214346960105
c z:0.00212472126759
using boolean:0.00208588034148
decomposition method:0.00208588034148
circuits algorithms:0.00204903487158
o interface:0.00204903487158
transition graphs:0.00204903487158
speed independent circuits:0.0151978567858
era x gamma:0.00917111867146
x and era:0.00666990448834
gamma gamma gamma:0.00613579958961
synthesis of speed:0.00611458258304
decomposition and technology:0.00500242836625
ins a z:0.00500242836625
h x y:0.00467765875052
set of states:0.00441183791279
sg a 0:0.00416869030521
function f x:0.00381588784495
z c 1000:0.00333495224417
speed independent decomposition:0.00333495224417
inserted signal x:0.00333495224417
best h x:0.00333495224417
d z c:0.00305729129152
d d z:0.00289482986397
c d y:0.00269008096707
y a c:0.0026169751811
signals z 1:0.00250121418313
positive negative unate:0.00250121418313
qr x gamma:0.00250121418313
reset dominant rs:0.00250121418313
sr and d:0.00250121418313
new signal x:0.00250121418313
using boolean relations:0.00250121418313
sg is called:0.00250121418313
h sub 1:0.00250121418313
x gamma sets:0.00250121418313
signal is inserted:0.00250121418313
standard c architecture:0.00250121418313
transitions a gamma:0.00250121418313
h sub 2:0.00250121418313
era r gamma:0.00250121418313
unate in x:0.00250121418313
theory of regions:0.00250121418313
domain b n:0.00250121418313
combinational or sequential:0.00250121418313
inserted signal z:0.00250121418313
dominant rs latch:0.00250121418313
signal transition graphs:0.00250121418313
mapping for speed:0.00229296846864
signal transition graph:0.00229296846864
boolean function f:0.00219886795021
z h x:0.00217112239798
essential in order:0.00217112239798
h 0 x:0.00217112239798
example 4 1:0.00211386255149
insertion of new:0.00208465013167
y 2 x:0.0020175607253
function h x:0.0018761863916
f a c:0.00184073987688
area and delay:0.00180902420451
shown in figure:0.00177300974013
sets of states:0.0017300100127
presented in 7:0.0016868869049
z era z:0.00166747612208
c element based:0.00166747612208
automatic technology mapping:0.00166747612208
method for logic:0.00166747612208
methods for library:0.00166747612208
concepts and notation:0.00166747612208
behavior and speed:0.00166747612208
independent circuits using:0.00166747612208
state encoding based:0.00166747612208
decomposition of state:0.00166747612208
