# Test-Aware Low-Power Clock Gating in DSP Blocks  
**ECE 242 â€” Digital System Testing and Testable Design**  
**California State University, Fresno**  
**Advisor:** Dr. Reza Raeisi  
**Author:** Sravani Yalaganamoni (301851603)

---

## ğŸ“Œ Project Overview
This project presents the **design, synthesis, verification, and testability enhancement** of a **7-tap Finite Impulse Response (FIR) filter** with **test-aware low-power clock gating**. The goal is to reduce dynamic power consumption while preserving **100% fault coverage** using scan-based testing.

The complete ASIC design methodology is followed:
- RTL design in Verilog  
- Functional verification in ModelSim  
- Synthesis using Synopsys Design Compiler  
- Scan insertion using Synopsys DFT tools  
- ATPG and fault simulation using Synopsys TetraMAX  
- Post-synthesis simulation  
- Area, power, timing, and fault coverage analysis  

---

## ğŸ¯ Objectives
- Implement a low-power DSP block (FIR filter) using **clock gating**.  
- Ensure **full scan-based testability** using test-mode override.  
- Achieve high performance while minimizing area and power.  
- Validate design using industry-standard EDA tools.

---

## âš¡ Key Features
### âœ” 7-tap FIR Filter Architecture  
- Fully synchronous pipeline  
- 8-bit inputs, expanded output  
- Symmetric MAC structure for hardware efficiency  

### âœ” Test-Aware Clock Gating  
- Gated clock disables inactive datapath  
- Overrides clock gating during **test_mode = 1**  
- Enables controllability/observability during scan testing  

### âœ” ASIC Flow Implementation  
- RTL â†’ Synthesis â†’ DFT â†’ ATPG â†’ Verification  
- Uses **Nangate 45 nm Open Cell Library**

### âœ” 100% Fault Coverage  
- ATPG using TetraMAX  
- Detected all 922 faults  
- Only 9 test patterns required

---

## ğŸ›  Tools and Technologies
| Category | Tools |
|---------|-------|
| HDL | Verilog |
| Simulation | ModelSim (Intel FPGA Edition) |
| Synthesis | Synopsys Design Compiler |
| DFT / Scan | Synopsys DFT Compiler |
| ATPG | Synopsys TetraMAX |
| Technology Library | Nangate 45 nm Open Cell Library |
| OS / Environment | Apporto Virtual Lab |

---

## ğŸ“ Design Flow
1. **RTL Development**
   - FIR filter written in Verilog
   - Testbench created for functional simulation

2. **RTL Simulation**
   - Verified using ModelSim
   - Observed delay alignment with FIR tap stages

3. **Synthesis (DC Compiler)**
   - Generated gate-level netlist
   - Achieved:
     - **Area:** ~552.48 ÂµmÂ²  
     - **Power:** ~247.8 ÂµW (28.62 ÂµW leakage)  
     - **Timing Slack:** +2.59 ns @ 4 ns clock  

4. **Scan Insertion**
   - Replaced flip-flops with scan-enabled FFs  
   - Added DFT logic ensuring test mode bypasses gating

5. **Post-Synthesis Simulation**
   - Verified gate delays & functional equivalence  

6. **ATPG (TetraMAX)**
   - Stuck-at and transition faults analyzed  
   - **100% coverage** achieved

---

## ğŸ“Š Final Results
| Metric | Result |
|--------|--------|
| FIR Filter Type | 7-Tap, Low-Pass |
| Power Consumption | 247.8 ÂµW |
| Leakage Power | 28.62 ÂµW |
| Area | 552.48 ÂµmÂ² |
| Timing Slack | +2.59 ns |
| ATPG Fault Coverage | **100% (922/922 faults)** |
| Test Patterns | 9 |
| CPU Time | 14.04 seconds |

---

## ğŸ“ Repository Structure

