TimeQuest Timing Analyzer report for DE0_D5M
Wed May 13 22:04:12 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 19. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 20. Slow 1200mV 85C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. MTBF Summary
 34. Synchronizer Summary
 35. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
 75. Slow 1200mV 0C Model Fmax Summary
 76. Slow 1200mV 0C Model Setup Summary
 77. Slow 1200mV 0C Model Hold Summary
 78. Slow 1200mV 0C Model Recovery Summary
 79. Slow 1200mV 0C Model Removal Summary
 80. Slow 1200mV 0C Model Minimum Pulse Width Summary
 81. Slow 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 82. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 83. Slow 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 84. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 85. Slow 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 86. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 87. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 88. Slow 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 91. Setup Times
 92. Hold Times
 93. Clock to Output Times
 94. Minimum Clock to Output Times
 95. Propagation Delay
 96. Minimum Propagation Delay
 97. Output Enable Times
 98. Minimum Output Enable Times
 99. Output Disable Times
100. Minimum Output Disable Times
101. MTBF Summary
102. Synchronizer Summary
103. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
143. Fast 1200mV 0C Model Setup Summary
144. Fast 1200mV 0C Model Hold Summary
145. Fast 1200mV 0C Model Recovery Summary
146. Fast 1200mV 0C Model Removal Summary
147. Fast 1200mV 0C Model Minimum Pulse Width Summary
148. Fast 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
149. Fast 1200mV 0C Model Setup: 'CLOCK_50'
150. Fast 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
151. Fast 1200mV 0C Model Hold: 'CLOCK_50'
152. Fast 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
153. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
154. Fast 1200mV 0C Model Removal: 'CLOCK_50'
155. Fast 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
156. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
157. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
158. Setup Times
159. Hold Times
160. Clock to Output Times
161. Minimum Clock to Output Times
162. Propagation Delay
163. Minimum Propagation Delay
164. Output Enable Times
165. Minimum Output Enable Times
166. Output Disable Times
167. Minimum Output Disable Times
168. MTBF Summary
169. Synchronizer Summary
170. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
210. Multicorner Timing Analysis Summary
211. Setup Times
212. Hold Times
213. Clock to Output Times
214. Minimum Clock to Output Times
215. Progagation Delay
216. Minimum Progagation Delay
217. Board Trace Model Assignments
218. Input Transition Times
219. Slow Corner Signal Integrity Metrics
220. Fast Corner Signal Integrity Metrics
221. Setup Transfers
222. Hold Transfers
223. Recovery Transfers
224. Removal Transfers
225. Report TCCS
226. Report RSKM
227. Unconstrained Paths
228. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE0_D5M                                                            ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C16F484C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  12.5%      ;
;     Processor 4            ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_D5M.sdc   ; OK     ; Wed May 13 22:04:05 2015 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CLOCK_50                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000  ; 125.0 MHz ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;        ;        ;           ;            ; false    ; CLOCK_50 ; inst|u6|altpll_component|auto_generated|pll1|inclk[0] ; { inst|u6|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz ; -2.600 ; 1.400  ; 50.00      ; 2         ; 5           ; -117.0 ;        ;           ;            ; false    ; CLOCK_50 ; inst|u6|altpll_component|auto_generated|pll1|inclk[0] ; { inst|u6|altpll_component|auto_generated|pll1|clk[1] } ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 160.28 MHz ; 160.28 MHz      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 230.57 MHz ; 230.57 MHz      ; CLOCK_50                                            ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -0.649 ; -36.227       ;
; CLOCK_50                                            ; 15.663 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.221 ; 0.000         ;
; CLOCK_50                                            ; 0.358 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -1.419 ; -333.262      ;
; CLOCK_50                                            ; 14.676 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                       ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 2.071 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.070 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.735 ; 0.000         ;
; CLOCK_50                                            ; 9.567 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.649 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.537     ; 2.127      ;
; -0.649 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.537     ; 2.127      ;
; -0.649 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.537     ; 2.127      ;
; -0.649 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.537     ; 2.127      ;
; -0.649 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.537     ; 2.127      ;
; -0.598 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.214     ; 2.399      ;
; -0.598 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.214     ; 2.399      ;
; -0.531 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.358      ;
; -0.531 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.358      ;
; -0.531 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.358      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.500 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.189     ; 2.326      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.494 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.188     ; 2.321      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.442 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 1.919      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.409 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.219     ; 2.205      ;
; -0.365 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.190     ; 2.190      ;
; -0.365 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.190     ; 2.190      ;
; -0.365 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.190     ; 2.190      ;
; -0.365 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.190     ; 2.190      ;
; -0.365 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.190     ; 2.190      ;
; -0.152 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 1.962      ;
; -0.152 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 1.962      ;
; -0.152 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 1.962      ;
; -0.079 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.178     ; 1.916      ;
; -0.079 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.178     ; 1.916      ;
; -0.079 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.178     ; 1.916      ;
; 1.761  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.425     ; 5.829      ;
; 1.761  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.425     ; 5.829      ;
; 1.761  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.425     ; 5.829      ;
; 1.761  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.425     ; 5.829      ;
; 1.761  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.425     ; 5.829      ;
; 1.810  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 6.103      ;
; 1.810  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 6.103      ;
; 1.869  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.070      ;
; 1.869  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.070      ;
; 1.869  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.070      ;
; 2.025  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.425     ; 5.565      ;
; 2.025  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.425     ; 5.565      ;
; 2.025  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.425     ; 5.565      ;
; 2.025  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.425     ; 5.565      ;
; 2.025  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.425     ; 5.565      ;
; 2.034  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.402     ; 5.579      ;
; 2.042  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 5.880      ;
; 2.042  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 5.880      ;
; 2.042  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 5.880      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                             ;
+--------+-------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.663 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.792     ; 3.560      ;
; 15.664 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.792     ; 3.559      ;
; 15.802 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.792     ; 3.421      ;
; 15.836 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.115      ;
; 15.836 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.115      ;
; 15.836 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.115      ;
; 15.836 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.115      ;
; 15.836 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.115      ;
; 15.836 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.115      ;
; 15.836 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.115      ;
; 15.836 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.115      ;
; 15.836 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.115      ;
; 15.836 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.115      ;
; 15.836 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.115      ;
; 15.836 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.115      ;
; 15.836 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.115      ;
; 15.845 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.106      ;
; 15.845 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.106      ;
; 15.845 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.106      ;
; 15.845 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.106      ;
; 15.845 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.106      ;
; 15.845 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.106      ;
; 15.845 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.106      ;
; 15.845 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.106      ;
; 15.845 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.106      ;
; 15.845 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.106      ;
; 15.845 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.106      ;
; 15.845 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.106      ;
; 15.845 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.106      ;
; 15.914 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.792     ; 3.309      ;
; 15.922 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.029      ;
; 15.926 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.792     ; 3.297      ;
; 15.931 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.020      ;
; 15.941 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.010      ;
; 15.941 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.010      ;
; 15.941 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.010      ;
; 15.941 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.010      ;
; 15.941 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.010      ;
; 15.941 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.010      ;
; 15.941 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.010      ;
; 15.941 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.010      ;
; 15.941 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.010      ;
; 15.941 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.010      ;
; 15.941 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.010      ;
; 15.941 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.010      ;
; 15.941 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.010      ;
; 16.016 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.934      ;
; 16.016 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.934      ;
; 16.016 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.934      ;
; 16.016 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.934      ;
; 16.016 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.934      ;
; 16.016 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.934      ;
; 16.016 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.934      ;
; 16.016 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.934      ;
; 16.016 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.934      ;
; 16.016 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.934      ;
; 16.016 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.934      ;
; 16.016 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.934      ;
; 16.016 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.934      ;
; 16.027 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.924      ;
; 16.075 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.858      ;
; 16.079 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.872      ;
; 16.079 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.872      ;
; 16.079 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.872      ;
; 16.079 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.872      ;
; 16.079 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.872      ;
; 16.079 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.872      ;
; 16.079 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.872      ;
; 16.079 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.872      ;
; 16.079 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.872      ;
; 16.079 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.872      ;
; 16.079 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.872      ;
; 16.079 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.872      ;
; 16.079 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.872      ;
; 16.100 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.853      ;
; 16.102 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.848      ;
; 16.124 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.792     ; 3.099      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.143 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.810      ;
; 16.151 ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]            ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.782      ;
; 16.151 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.802      ;
; 16.151 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.802      ;
; 16.151 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.802      ;
; 16.151 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.802      ;
; 16.151 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.802      ;
; 16.151 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.802      ;
; 16.151 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.802      ;
+--------+-------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.221 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.806      ;
; 0.321 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[10]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.892      ;
; 0.326 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[10]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.894      ;
; 0.344 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.351 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[7]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.910      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                            ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                        ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|IN_REQ                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|IN_REQ                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                        ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.919      ;
; 0.361 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                            ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                        ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.371 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 0.953      ;
; 0.372 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|CS_N[0]                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[11]                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[6]                                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[5]                                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 0.955      ;
; 0.373 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|LOAD_MODE                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|BA[0]                                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[2]                                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_shift[1]                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[8]                                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 0.962      ;
; 0.382 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.601      ;
; 0.390 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                        ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.608      ;
; 0.390 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.608      ;
; 0.392 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9     ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.394 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[7]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.953      ;
; 0.394 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.946      ;
; 0.394 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.946      ;
; 0.398 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.398 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.399 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.617      ;
; 0.399 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.958      ;
; 0.400 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.401 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.619      ;
; 0.404 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[5]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.960      ;
; 0.406 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9     ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.625      ;
; 0.407 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 0.905      ;
; 0.407 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.625      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; ps2:inst6|clk_div[0]                                  ; ps2:inst6|clk_div[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.383 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.601      ;
; 0.385 ; DE0_D5M:inst|rClk[0]                                  ; DE0_D5M:inst|rClk[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.580      ;
; 0.391 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.609      ;
; 0.434 ; ps2:inst6|clk_div[8]                                  ; ps2:inst6|clk_div[8]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.629      ;
; 0.517 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.735      ;
; 0.524 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.742      ;
; 0.545 ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.764      ;
; 0.550 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; ps2:inst6|clk_div[4]                                  ; ps2:inst6|clk_div[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; ps2:inst6|clk_div[3]                                  ; ps2:inst6|clk_div[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; ps2:inst6|clk_div[2]                                  ; ps2:inst6|clk_div[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; ps2:inst6|clk_div[6]                                  ; ps2:inst6|clk_div[6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.555 ; ps2:inst6|clk_div[5]                                  ; ps2:inst6|clk_div[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; ps2:inst6|clk_div[7]                                  ; ps2:inst6|clk_div[7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.775      ;
; 0.557 ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.560 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.778      ;
; 0.561 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.562 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.781      ;
; 0.564 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.782      ;
; 0.569 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.576 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.794      ;
; 0.580 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.798      ;
; 0.581 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.799      ;
; 0.583 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.801      ;
; 0.583 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.801      ;
; 0.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.810      ;
; 0.593 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.811      ;
; 0.703 ; ps2:inst6|clk_div[1]                                  ; ps2:inst6|clk_div[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.922      ;
; 0.710 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.928      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.419 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.284     ; 3.084      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.283     ; 3.083      ;
; -1.359 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.281     ; 3.126      ;
; -1.357 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.280     ; 3.125      ;
; -1.262 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.552     ; 2.725      ;
; -1.262 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.552     ; 2.725      ;
; -1.262 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.552     ; 2.725      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.536     ; 2.732      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.536     ; 2.732      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.253 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.534     ; 2.734      ;
; -1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.535     ; 2.732      ;
; -1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.535     ; 2.732      ;
; -1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.535     ; 2.732      ;
; -1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.535     ; 2.732      ;
; -1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.535     ; 2.732      ;
; -1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.535     ; 2.732      ;
; -1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.535     ; 2.732      ;
; -1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                        ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.535     ; 2.732      ;
; -1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.535     ; 2.732      ;
; -1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.535     ; 2.732      ;
; -1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.535     ; 2.732      ;
; -1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.535     ; 2.732      ;
; -1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.535     ; 2.732      ;
; -1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.535     ; 2.732      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 2.728      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.537     ; 2.729      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                         ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 2.728      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.251 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.727      ;
; -1.250 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 2.727      ;
; -1.250 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 2.727      ;
; -1.250 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 2.727      ;
; -1.250 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                        ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 2.727      ;
; -1.250 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 2.727      ;
; -1.250 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 2.727      ;
; -1.250 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.538     ; 2.727      ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                    ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.676 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.790     ; 4.549      ;
; 14.685 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.790     ; 4.540      ;
; 14.781 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.790     ; 4.444      ;
; 14.856 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.791     ; 4.368      ;
; 14.919 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.790     ; 4.306      ;
; 14.998 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.791     ; 4.226      ;
; 15.001 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.791     ; 4.223      ;
; 15.008 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.791     ; 4.216      ;
; 15.096 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.791     ; 4.128      ;
; 15.103 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.791     ; 4.121      ;
; 15.235 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.791     ; 3.989      ;
; 15.235 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.791     ; 3.989      ;
; 15.242 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.791     ; 3.982      ;
; 15.244 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.791     ; 3.980      ;
; 15.341 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.791     ; 3.883      ;
; 15.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2           ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 3.767      ;
; 15.439 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.790     ; 3.786      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.460 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.495      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.469 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.486      ;
; 15.477 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.791     ; 3.747      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.565 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.390      ;
; 15.589 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.790     ; 3.636      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.640 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.314      ;
; 15.695 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.790     ; 3.530      ;
; 15.697 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.790     ; 3.528      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
; 15.703 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.252      ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                   ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.291      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.101 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.321      ;
; 2.186 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.397      ;
; 2.186 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.397      ;
; 2.186 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.397      ;
; 2.186 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.397      ;
; 2.206 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.417      ;
; 2.206 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.417      ;
; 2.206 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.417      ;
; 2.206 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.417      ;
; 2.206 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.417      ;
; 2.206 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.417      ;
; 2.206 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.417      ;
; 2.206 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.417      ;
; 2.206 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.417      ;
; 2.206 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.417      ;
; 2.206 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.417      ;
; 2.206 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.417      ;
; 2.206 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.417      ;
; 2.208 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.420      ;
; 2.208 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.420      ;
; 2.208 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.420      ;
; 2.208 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.420      ;
; 2.208 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.420      ;
; 2.208 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.420      ;
; 2.208 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.420      ;
; 2.208 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.420      ;
; 2.208 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.420      ;
; 2.208 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.420      ;
; 2.208 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.420      ;
; 2.208 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.420      ;
; 2.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.430      ;
; 2.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.430      ;
; 2.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.430      ;
; 2.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.430      ;
; 2.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.430      ;
; 2.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.430      ;
; 2.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.430      ;
; 2.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.430      ;
; 2.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.430      ;
; 2.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.430      ;
; 2.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.430      ;
; 2.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.430      ;
; 2.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.430      ;
; 2.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.430      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.302 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.522      ;
; 2.774 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.994      ;
; 2.774 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.994      ;
; 2.774 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.994      ;
; 2.774 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.994      ;
; 2.774 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.994      ;
; 2.774 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.994      ;
; 2.774 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.994      ;
; 2.774 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.994      ;
; 2.774 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.994      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 4.070 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.681     ; 2.546      ;
; 4.070 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.681     ; 2.546      ;
; 4.070 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.681     ; 2.546      ;
; 4.070 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.681     ; 2.546      ;
; 4.070 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.681     ; 2.546      ;
; 4.070 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.681     ; 2.546      ;
; 4.070 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.681     ; 2.546      ;
; 4.070 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.681     ; 2.546      ;
; 4.070 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.681     ; 2.546      ;
; 4.070 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.681     ; 2.546      ;
; 4.070 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.681     ; 2.546      ;
; 4.074 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.677     ; 2.554      ;
; 4.074 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.677     ; 2.554      ;
; 4.074 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.677     ; 2.554      ;
; 4.074 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.677     ; 2.554      ;
; 4.074 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.677     ; 2.554      ;
; 4.074 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.677     ; 2.554      ;
; 4.074 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.677     ; 2.554      ;
; 4.074 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.677     ; 2.554      ;
; 4.074 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.677     ; 2.554      ;
; 4.074 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.677     ; 2.554      ;
; 4.074 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.677     ; 2.554      ;
; 4.074 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.677     ; 2.554      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.686     ; 2.552      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.686     ; 2.552      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.686     ; 2.552      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.686     ; 2.552      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.550      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.550      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.550      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.550      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.550      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.550      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.550      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.550      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.547      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.550      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.550      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.547      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.689     ; 2.549      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.547      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.547      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.547      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.547      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.547      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.547      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.547      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.547      ;
; 4.081 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.547      ;
; 4.082 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.547      ;
; 4.082 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.547      ;
; 4.082 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.547      ;
; 4.082 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.547      ;
; 4.082 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.547      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.547      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.547      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.547      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.547      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.548      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.548      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.548      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.547      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.547      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.547      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.547      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.547      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.547      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.547      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.547      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.548      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.548      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.548      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.548      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.548      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.548      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.548      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.548      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.548      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.548      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.692     ; 2.548      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.687     ; 2.553      ;
; 4.083 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.687     ; 2.553      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_we_reg          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_we_reg          ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 3.754 ; 3.970        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                  ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[6]                                                   ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[7]                                                   ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                                                   ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                   ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[5]                                                   ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------+
; 9.567 ; 9.751        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[8]                                  ;
; 9.580 ; 9.764        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.580 ; 9.764        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|rClk[0]                                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13]    ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]     ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]     ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]     ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[1]                                  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[2]                                  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[3]                                  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[4]                                  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[5]                                  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[6]                                  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[7]                                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; 4.603 ; 5.235 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; 4.603 ; 5.235 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; 3.517 ; 4.120 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.116 ; 4.654 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.739 ; 4.261 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.844 ; 4.359 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.959 ; 4.466 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.746 ; 4.258 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.737 ; 4.247 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.701 ; 4.212 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.981 ; 4.514 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.722 ; 4.234 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.801 ; 4.354 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.742 ; 4.256 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.116 ; 4.654 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.700 ; 4.213 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.812 ; 4.372 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.998 ; 4.530 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.701 ; 4.210 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; -1.939 ; -2.509 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; -1.939 ; -2.509 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; -2.014 ; -2.599 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; -3.021 ; -3.513 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -3.059 ; -3.560 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -3.170 ; -3.676 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -3.270 ; -3.758 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.065 ; -3.558 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.056 ; -3.547 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.023 ; -3.514 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.275 ; -3.797 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.042 ; -3.536 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.102 ; -3.644 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.061 ; -3.556 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.433 ; -3.962 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.021 ; -3.515 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.112 ; -3.661 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.293 ; -3.815 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -3.022 ; -3.513 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 7.066  ; 7.079  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 7.066  ; 7.079  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 6.560  ; 6.332  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 4.959  ; 4.913  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 4.959  ; 4.913  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 5.297  ; 5.351  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 3.479  ; 3.361  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 3.217  ; 3.104  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 3.224  ; 3.116  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 3.192  ; 3.083  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 3.207  ; 3.099  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 3.005  ; 2.908  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 2.973  ; 2.875  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 3.186  ; 3.076  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 3.390  ; 3.277  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 3.178  ; 3.070  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 3.479  ; 3.361  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 2.999  ; 2.904  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 3.424  ; 3.316  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 3.220  ; 3.105  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 3.020  ; 2.921  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 2.955  ; 2.857  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 2.987  ; 2.889  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 7.094  ; 6.767  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 5.040  ; 4.884  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 5.303  ; 5.179  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 5.407  ; 5.274  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 7.094  ; 6.767  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 5.454  ; 5.335  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 5.257  ; 5.137  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 5.263  ; 5.147  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 5.482  ; 5.384  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 4.871  ; 4.722  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 5.124  ; 5.065  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 5.049  ; 4.893  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 4.848  ; 4.702  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 5.084  ; 4.916  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 5.075  ; 4.919  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 5.038  ; 4.886  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 5.377  ; 5.233  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 3.171  ; 3.061  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 3.171  ; 3.063  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 3.276  ; 3.190  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 5.201  ; 4.878  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.575 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.703 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 6.399  ; 6.176  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 6.884  ; 6.892  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 6.399  ; 6.176  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 4.861  ; 4.813  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 4.861  ; 4.813  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 5.181  ; 5.238  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 2.553  ; 2.454  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 2.788  ; 2.674  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 2.795  ; 2.686  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 2.764  ; 2.655  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 2.778  ; 2.669  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 2.585  ; 2.487  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 2.553  ; 2.454  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 2.758  ; 2.648  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 2.954  ; 2.841  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 2.750  ; 2.641  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 3.040  ; 2.921  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 2.579  ; 2.483  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 2.987  ; 2.878  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 2.791  ; 2.676  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 2.599  ; 2.499  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 2.535  ; 2.437  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 2.566  ; 2.466  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 3.757  ; 3.639  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 3.757  ; 3.639  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 4.080  ; 3.960  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 3.999  ; 3.893  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 5.905  ; 5.578  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 4.085  ; 3.997  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 4.031  ; 3.926  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 3.888  ; 3.770  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 4.315  ; 4.222  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 3.906  ; 3.806  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 3.904  ; 3.827  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 4.047  ; 3.944  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 3.855  ; 3.751  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 4.022  ; 3.914  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 4.098  ; 3.986  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 4.022  ; 3.924  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 4.338  ; 4.247  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 2.743  ; 2.632  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 2.743  ; 2.634  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 2.845  ; 2.758  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 4.772  ; 4.448  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.948 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.075 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[4]      ; VGA_B[0]    ; 8.671  ; 8.561  ; 9.281  ; 9.171  ;
; SW[4]      ; VGA_B[1]    ; 8.662  ; 8.583  ; 9.277  ; 9.197  ;
; SW[4]      ; VGA_B[2]    ; 8.689  ; 8.571  ; 9.330  ; 9.212  ;
; SW[4]      ; VGA_B[3]    ; 8.894  ; 8.767  ; 9.487  ; 9.375  ;
; SW[4]      ; VGA_G[0]    ; 9.151  ; 9.003  ; 9.782  ; 9.685  ;
; SW[4]      ; VGA_G[1]    ; 9.020  ; 8.940  ; 9.664  ; 9.589  ;
; SW[4]      ; VGA_G[2]    ; 8.373  ; 8.285  ; 8.980  ; 8.859  ;
; SW[4]      ; VGA_G[3]    ; 8.759  ; 8.688  ; 9.392  ; 9.338  ;
; SW[4]      ; VGA_R[0]    ; 8.712  ; 8.571  ; 9.363  ; 9.222  ;
; SW[4]      ; VGA_R[1]    ; 8.492  ; 8.376  ; 9.093  ; 8.972  ;
; SW[4]      ; VGA_R[2]    ; 8.074  ; 7.954  ; 8.678  ; 8.558  ;
; SW[4]      ; VGA_R[3]    ; 8.582  ; 8.417  ; 9.193  ; 9.028  ;
; SW[5]      ; VGA_B[0]    ; 8.476  ; 8.366  ; 9.069  ; 8.960  ;
; SW[5]      ; VGA_B[1]    ; 8.209  ; 8.135  ; 8.771  ; 8.725  ;
; SW[5]      ; VGA_B[2]    ; 8.361  ; 8.243  ; 8.972  ; 8.854  ;
; SW[5]      ; VGA_B[3]    ; 8.441  ; 8.323  ; 9.033  ; 8.937  ;
; SW[5]      ; VGA_G[0]    ; 9.191  ; 9.043  ; 9.799  ; 9.702  ;
; SW[5]      ; VGA_G[1]    ; 9.059  ; 8.984  ; 9.682  ; 9.607  ;
; SW[5]      ; VGA_G[2]    ; 8.109  ; 8.021  ; 8.711  ; 8.614  ;
; SW[5]      ; VGA_G[3]    ; 8.797  ; 8.731  ; 9.408  ; 9.354  ;
; SW[5]      ; VGA_R[0]    ; 8.759  ; 8.618  ; 9.379  ; 9.238  ;
; SW[5]      ; VGA_R[1]    ; 8.054  ; 7.933  ; 8.659  ; 8.538  ;
; SW[5]      ; VGA_R[2]    ; 7.886  ; 7.766  ; 8.482  ; 8.363  ;
; SW[5]      ; VGA_R[3]    ; 8.449  ; 8.284  ; 9.030  ; 8.874  ;
; SW[8]      ; VGA_B[0]    ; 9.951  ; 9.943  ; 10.537 ; 10.562 ;
; SW[8]      ; VGA_B[1]    ; 10.134 ; 10.088 ; 10.753 ; 10.707 ;
; SW[8]      ; VGA_B[2]    ; 9.533  ; 9.443  ; 10.119 ; 10.062 ;
; SW[8]      ; VGA_B[3]    ; 10.419 ; 10.323 ; 11.038 ; 10.942 ;
; SW[8]      ; VGA_G[0]    ; 10.178 ; 10.075 ; 10.764 ; 10.694 ;
; SW[8]      ; VGA_G[1]    ; 10.477 ; 10.402 ; 11.096 ; 11.021 ;
; SW[8]      ; VGA_G[2]    ; 9.593  ; 9.552  ; 10.179 ; 10.171 ;
; SW[8]      ; VGA_G[3]    ; 10.203 ; 10.149 ; 10.822 ; 10.768 ;
; SW[8]      ; VGA_R[0]    ; 9.966  ; 9.901  ; 10.552 ; 10.520 ;
; SW[8]      ; VGA_R[1]    ; 10.042 ; 9.921  ; 10.661 ; 10.540 ;
; SW[8]      ; VGA_R[2]    ; 9.360  ; 9.345  ; 9.946  ; 9.964  ;
; SW[8]      ; VGA_R[3]    ; 10.014 ; 9.849  ; 10.633 ; 10.468 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[4]      ; VGA_B[0]    ; 8.420  ; 8.318  ; 8.986  ; 8.884  ;
; SW[4]      ; VGA_B[1]    ; 7.770  ; 7.642  ; 8.357  ; 8.261  ;
; SW[4]      ; VGA_B[2]    ; 8.292  ; 8.247  ; 8.938  ; 8.793  ;
; SW[4]      ; VGA_B[3]    ; 7.992  ; 7.820  ; 8.551  ; 8.411  ;
; SW[4]      ; VGA_G[0]    ; 8.786  ; 8.636  ; 9.405  ; 9.255  ;
; SW[4]      ; VGA_G[1]    ; 8.183  ; 8.097  ; 8.800  ; 8.687  ;
; SW[4]      ; VGA_G[2]    ; 8.054  ; 7.934  ; 8.665  ; 8.573  ;
; SW[4]      ; VGA_G[3]    ; 7.865  ; 7.730  ; 8.446  ; 8.343  ;
; SW[4]      ; VGA_R[0]    ; 8.404  ; 8.272  ; 9.032  ; 8.891  ;
; SW[4]      ; VGA_R[1]    ; 7.840  ; 7.725  ; 8.406  ; 8.321  ;
; SW[4]      ; VGA_R[2]    ; 7.848  ; 7.735  ; 8.407  ; 8.294  ;
; SW[4]      ; VGA_R[3]    ; 8.048  ; 7.892  ; 8.613  ; 8.487  ;
; SW[5]      ; VGA_B[0]    ; 7.826  ; 7.723  ; 8.389  ; 8.316  ;
; SW[5]      ; VGA_B[1]    ; 7.930  ; 7.829  ; 8.476  ; 8.375  ;
; SW[5]      ; VGA_B[2]    ; 7.428  ; 7.293  ; 7.977  ; 7.872  ;
; SW[5]      ; VGA_B[3]    ; 8.148  ; 8.000  ; 8.717  ; 8.569  ;
; SW[5]      ; VGA_G[0]    ; 8.158  ; 7.983  ; 8.741  ; 8.557  ;
; SW[5]      ; VGA_G[1]    ; 8.757  ; 8.650  ; 9.336  ; 9.257  ;
; SW[5]      ; VGA_G[2]    ; 7.502  ; 7.381  ; 8.087  ; 7.957  ;
; SW[5]      ; VGA_G[3]    ; 8.447  ; 8.339  ; 9.075  ; 8.937  ;
; SW[5]      ; VGA_R[0]    ; 8.188  ; 8.043  ; 8.743  ; 8.637  ;
; SW[5]      ; VGA_R[1]    ; 7.829  ; 7.715  ; 8.390  ; 8.276  ;
; SW[5]      ; VGA_R[2]    ; 7.250  ; 7.136  ; 7.810  ; 7.726  ;
; SW[5]      ; VGA_R[3]    ; 8.117  ; 7.962  ; 8.718  ; 8.554  ;
; SW[8]      ; VGA_B[0]    ; 9.655  ; 9.631  ; 10.227 ; 10.234 ;
; SW[8]      ; VGA_B[1]    ; 9.730  ; 9.629  ; 10.302 ; 10.201 ;
; SW[8]      ; VGA_B[2]    ; 9.229  ; 9.136  ; 9.801  ; 9.739  ;
; SW[8]      ; VGA_B[3]    ; 9.962  ; 9.814  ; 10.534 ; 10.386 ;
; SW[8]      ; VGA_G[0]    ; 9.884  ; 9.779  ; 10.456 ; 10.382 ;
; SW[8]      ; VGA_G[1]    ; 10.150 ; 10.043 ; 10.722 ; 10.615 ;
; SW[8]      ; VGA_G[2]    ; 9.310  ; 9.252  ; 9.882  ; 9.855  ;
; SW[8]      ; VGA_G[3]    ; 9.842  ; 9.734  ; 10.414 ; 10.306 ;
; SW[8]      ; VGA_R[0]    ; 9.680  ; 9.613  ; 10.252 ; 10.216 ;
; SW[8]      ; VGA_R[1]    ; 9.635  ; 9.521  ; 10.207 ; 10.093 ;
; SW[8]      ; VGA_R[2]    ; 9.088  ; 9.055  ; 9.660  ; 9.658  ;
; SW[8]      ; VGA_R[3]    ; 9.640  ; 9.485  ; 10.212 ; 10.057 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.131 ; 3.131 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.720 ; 3.720 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.342 ; 3.342 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.352 ; 3.352 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.579 ; 3.579 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.340 ; 3.340 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.342 ; 3.342 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.360 ; 3.360 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.131 ; 3.131 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.734 ; 3.734 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.734 ; 3.734 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.740 ; 3.740 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.724 ; 3.724 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.730 ; 3.730 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.740 ; 3.740 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.720 ; 3.720 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.340 ; 3.340 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.424 ; 2.424 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.989 ; 2.989 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.636 ; 2.636 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.854 ; 2.854 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.624 ; 2.624 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.644 ; 2.644 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.424 ; 2.424 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.004 ; 3.004 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.004 ; 3.004 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.009 ; 3.009 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.994 ; 2.994 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.999 ; 2.999 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.009 ; 3.009 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.989 ; 2.989 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.624 ; 2.624 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.055     ; 3.157     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.693     ; 3.795     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.260     ; 3.362     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.270     ; 3.372     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.482     ; 3.584     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.253     ; 3.355     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.260     ; 3.362     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.273     ; 3.375     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.055     ; 3.157     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.708     ; 3.810     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.708     ; 3.810     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.713     ; 3.815     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.698     ; 3.800     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.703     ; 3.805     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.713     ; 3.815     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.693     ; 3.795     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.253     ; 3.355     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.448     ; 2.544     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.061     ; 3.157     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.645     ; 2.741     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.655     ; 2.751     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.859     ; 2.955     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.638     ; 2.734     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.645     ; 2.741     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.658     ; 2.754     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.448     ; 2.544     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.076     ; 3.172     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.076     ; 3.172     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.081     ; 3.177     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.066     ; 3.162     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.071     ; 3.167     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.081     ; 3.177     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.061     ; 3.157     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.638     ; 2.734     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 11.417 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                      ; Synchronization Node                                                                                                                                                      ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.417                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 6.671        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 4.746        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.447                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 6.616        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 4.831        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.500                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 6.772        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 4.728        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.516                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 6.712        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 4.804        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.656                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 6.710        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 4.946        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.710                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 6.672        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 5.038        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.751                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 6.946        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 4.805        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.770                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 6.782        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 4.988        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.803                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 6.955        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 4.848        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.804                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 6.950        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 4.854        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.823                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.111        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 4.712        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.864                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.106        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 4.758        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.898                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.099        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 4.799        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.917                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 6.662        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 5.255        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.926                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 6.989        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 4.937        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.928                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.028        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 4.900        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.943                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 6.955        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 4.988        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.945                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 6.960        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 4.985        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.974                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 6.979        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 4.995        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.995                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.107        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 4.888        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.038                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.101        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 4.937        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.142                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.105        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 5.037        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.160                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 6.974        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 5.186        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.163                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.103        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 5.060        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.170                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 6.880        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.290        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.178                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.099        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.079        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.186                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 7.105        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 5.081        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.191                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.106        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 5.085        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.237                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.105        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 5.132        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.243                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 6.976        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 5.267        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.284                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 7.107        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 5.177        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.300                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 6.879        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 5.421        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.314                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 7.106        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 5.208        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.314                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 7.107        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.207        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.323                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 7.102        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.221        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.338                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 6.980        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 5.358        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.378                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 6.898        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 5.480        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.408                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.108        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 5.300        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.539                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 6.824        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 5.715        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.622                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 6.955        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.667        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 179.5 MHz  ; 179.5 MHz       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 254.97 MHz ; 250.0 MHz       ; CLOCK_50                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -0.102 ; -0.620        ;
; CLOCK_50                                            ; 16.078 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.196 ; 0.000         ;
; CLOCK_50                                            ; 0.311 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -0.774 ; -143.538      ;
; CLOCK_50                                            ; 15.249 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 1.879 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.573 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.739 ; 0.000         ;
; CLOCK_50                                            ; 9.538 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.200     ; 1.917      ;
; -0.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.200     ; 1.917      ;
; -0.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.200     ; 1.917      ;
; -0.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.200     ; 1.917      ;
; -0.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.200     ; 1.917      ;
; -0.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.907     ; 2.163      ;
; -0.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.907     ; 2.163      ;
; 0.002  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.882     ; 2.131      ;
; 0.002  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.882     ; 2.131      ;
; 0.002  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.882     ; 2.131      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.033  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.099      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.039  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.883     ; 2.093      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.063  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.201     ; 1.751      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.115  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.912     ; 1.988      ;
; 0.143  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.980      ;
; 0.143  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.980      ;
; 0.143  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.980      ;
; 0.143  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.980      ;
; 0.143  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.980      ;
; 0.342  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.899     ; 1.774      ;
; 0.342  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.899     ; 1.774      ;
; 0.342  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.899     ; 1.774      ;
; 0.408  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.874     ; 1.733      ;
; 0.408  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.874     ; 1.733      ;
; 0.408  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.874     ; 1.733      ;
; 2.429  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.382     ; 5.204      ;
; 2.429  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.382     ; 5.204      ;
; 2.429  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.382     ; 5.204      ;
; 2.429  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.382     ; 5.204      ;
; 2.429  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.382     ; 5.204      ;
; 2.468  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 5.458      ;
; 2.468  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 5.458      ;
; 2.525  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 5.426      ;
; 2.525  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 5.426      ;
; 2.525  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 5.426      ;
; 2.635  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.382     ; 4.998      ;
; 2.635  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.382     ; 4.998      ;
; 2.635  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.382     ; 4.998      ;
; 2.635  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.382     ; 4.998      ;
; 2.635  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.382     ; 4.998      ;
; 2.661  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 5.267      ;
; 2.661  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 5.267      ;
; 2.661  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 5.267      ;
; 2.661  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 5.267      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                              ;
+--------+-------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.078 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.248      ;
; 16.079 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.247      ;
; 16.201 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.125      ;
; 16.264 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.693      ;
; 16.264 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.693      ;
; 16.264 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.693      ;
; 16.264 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.693      ;
; 16.264 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.693      ;
; 16.264 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.693      ;
; 16.264 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.693      ;
; 16.264 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.693      ;
; 16.264 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.693      ;
; 16.264 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.693      ;
; 16.264 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.693      ;
; 16.264 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.693      ;
; 16.264 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.693      ;
; 16.273 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.684      ;
; 16.273 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.684      ;
; 16.273 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.684      ;
; 16.273 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.684      ;
; 16.273 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.684      ;
; 16.273 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.684      ;
; 16.273 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.684      ;
; 16.273 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.684      ;
; 16.273 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.684      ;
; 16.273 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.684      ;
; 16.273 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.684      ;
; 16.273 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.684      ;
; 16.273 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.684      ;
; 16.305 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.021      ;
; 16.316 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.010      ;
; 16.353 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.604      ;
; 16.353 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.604      ;
; 16.353 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.604      ;
; 16.353 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.604      ;
; 16.353 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.604      ;
; 16.353 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.604      ;
; 16.353 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.604      ;
; 16.353 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.604      ;
; 16.353 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.604      ;
; 16.353 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.604      ;
; 16.353 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.604      ;
; 16.353 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.604      ;
; 16.353 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.604      ;
; 16.361 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.596      ;
; 16.370 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.587      ;
; 16.432 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.524      ;
; 16.432 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.524      ;
; 16.432 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.524      ;
; 16.432 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.524      ;
; 16.432 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.524      ;
; 16.432 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.524      ;
; 16.432 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.524      ;
; 16.432 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.524      ;
; 16.432 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.524      ;
; 16.432 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.524      ;
; 16.432 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.524      ;
; 16.432 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.524      ;
; 16.432 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.524      ;
; 16.450 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.507      ;
; 16.480 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.477      ;
; 16.480 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.477      ;
; 16.480 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.477      ;
; 16.480 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.477      ;
; 16.480 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.477      ;
; 16.480 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.477      ;
; 16.480 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.477      ;
; 16.480 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.477      ;
; 16.480 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.477      ;
; 16.480 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.477      ;
; 16.480 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.477      ;
; 16.480 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.477      ;
; 16.480 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.477      ;
; 16.498 ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]            ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.445      ;
; 16.510 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.432      ;
; 16.521 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 2.805      ;
; 16.529 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.427      ;
; 16.530 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.429      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.532 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.428      ;
; 16.542 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.418      ;
; 16.542 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.418      ;
; 16.542 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.418      ;
; 16.542 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.418      ;
; 16.542 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.418      ;
; 16.542 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.418      ;
; 16.542 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]             ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.418      ;
+--------+-------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.196 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.729      ;
; 0.298 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.311 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                            ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|IN_REQ                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|IN_REQ                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                        ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                        ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.318 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[7]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 0.826      ;
; 0.319 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                            ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                        ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[10]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.831      ;
; 0.322 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[10]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.832      ;
; 0.335 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.864      ;
; 0.338 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|CS_N[0]                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[11]                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.867      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|BA[0]                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[6]                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[5]                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|LOAD_MODE                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_shift[1]                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[8]                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[2]                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 0.846      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                        ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.349 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9     ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.548      ;
; 0.351 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.883      ;
; 0.353 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.553      ;
; 0.354 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.355 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
; 0.355 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 0.859      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.557      ;
; 0.360 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 0.861      ;
; 0.362 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.561      ;
; 0.362 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9     ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[7]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 0.872      ;
; 0.367 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[5]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 0.872      ;
; 0.369 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 0.877      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                       ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; ps2:inst6|clk_div[0]                                  ; ps2:inst6|clk_div[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.341 ; DE0_D5M:inst|rClk[0]                                  ; DE0_D5M:inst|rClk[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.519      ;
; 0.346 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.546      ;
; 0.386 ; ps2:inst6|clk_div[8]                                  ; ps2:inst6|clk_div[8]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.564      ;
; 0.466 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.665      ;
; 0.472 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.671      ;
; 0.495 ; ps2:inst6|clk_div[4]                                  ; ps2:inst6|clk_div[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; ps2:inst6|clk_div[3]                                  ; ps2:inst6|clk_div[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; ps2:inst6|clk_div[2]                                  ; ps2:inst6|clk_div[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; ps2:inst6|clk_div[6]                                  ; ps2:inst6|clk_div[6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; ps2:inst6|clk_div[5]                                  ; ps2:inst6|clk_div[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; ps2:inst6|clk_div[7]                                  ; ps2:inst6|clk_div[7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.702      ;
; 0.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.705      ;
; 0.511 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.716      ;
; 0.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.721      ;
; 0.524 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.723      ;
; 0.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.729      ;
; 0.532 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.731      ;
; 0.642 ; ps2:inst6|clk_div[1]                                  ; ps2:inst6|clk_div[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.841      ;
; 0.649 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.848      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.774 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.982     ; 2.750      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.751      ;
; -0.718 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.980     ; 2.778      ;
; -0.717 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.978     ; 2.779      ;
; -0.618 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.416      ;
; -0.618 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.416      ;
; -0.618 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.416      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.418      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.418      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.417      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.420      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.420      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.420      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.420      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.420      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.420      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.420      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.420      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.420      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.420      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.202     ; 2.421      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.202     ; 2.421      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.202     ; 2.421      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.202     ; 2.421      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.420      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.420      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.204     ; 2.419      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.420      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.204     ; 2.419      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
; -0.608 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.205     ; 2.418      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                     ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.688     ; 4.078      ;
; 15.258 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.688     ; 4.069      ;
; 15.338 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.688     ; 3.989      ;
; 15.417 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.909      ;
; 15.465 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.688     ; 3.862      ;
; 15.538 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.788      ;
; 15.542 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.784      ;
; 15.548 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.778      ;
; 15.619 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.707      ;
; 15.626 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.700      ;
; 15.748 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.578      ;
; 15.749 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.577      ;
; 15.755 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.571      ;
; 15.757 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.569      ;
; 15.837 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.489      ;
; 15.901 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2           ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.711     ; 3.403      ;
; 15.911 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.688     ; 3.416      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.943 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.019      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.952 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.010      ;
; 15.962 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.689     ; 3.364      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.032 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.930      ;
; 16.037 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.688     ; 3.290      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.111 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.850      ;
; 16.129 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.688     ; 3.198      ;
; 16.157 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.688     ; 3.170      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
; 16.159 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.803      ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.879 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.079      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 1.887 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.087      ;
; 2.015 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.205      ;
; 2.015 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.205      ;
; 2.015 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.205      ;
; 2.015 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.205      ;
; 2.033 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.224      ;
; 2.033 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.224      ;
; 2.033 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.224      ;
; 2.033 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.224      ;
; 2.033 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.224      ;
; 2.033 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.224      ;
; 2.033 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.224      ;
; 2.033 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.224      ;
; 2.033 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.224      ;
; 2.033 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.224      ;
; 2.033 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.224      ;
; 2.033 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.224      ;
; 2.035 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.225      ;
; 2.035 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.225      ;
; 2.035 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.225      ;
; 2.035 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.225      ;
; 2.035 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.225      ;
; 2.035 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.225      ;
; 2.035 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.225      ;
; 2.035 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.225      ;
; 2.035 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.225      ;
; 2.035 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.225      ;
; 2.035 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.225      ;
; 2.035 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.225      ;
; 2.035 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.225      ;
; 2.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.242      ;
; 2.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.242      ;
; 2.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.242      ;
; 2.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.242      ;
; 2.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.242      ;
; 2.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.242      ;
; 2.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.242      ;
; 2.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.242      ;
; 2.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.242      ;
; 2.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.242      ;
; 2.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.242      ;
; 2.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.242      ;
; 2.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.242      ;
; 2.055 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.242      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.275      ;
; 2.524 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.724      ;
; 2.524 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.724      ;
; 2.524 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.724      ;
; 2.524 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.724      ;
; 2.524 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.724      ;
; 2.524 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.724      ;
; 2.524 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.724      ;
; 2.524 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.724      ;
; 2.524 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.724      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 3.573 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 2.281      ;
; 3.573 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 2.281      ;
; 3.573 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 2.281      ;
; 3.573 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 2.281      ;
; 3.573 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 2.281      ;
; 3.573 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 2.281      ;
; 3.573 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 2.281      ;
; 3.573 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 2.281      ;
; 3.573 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 2.281      ;
; 3.573 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 2.281      ;
; 3.573 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 2.281      ;
; 3.578 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.290      ;
; 3.578 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.290      ;
; 3.578 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.290      ;
; 3.578 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.290      ;
; 3.578 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.290      ;
; 3.578 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.290      ;
; 3.578 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.290      ;
; 3.578 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.290      ;
; 3.578 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.290      ;
; 3.578 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.290      ;
; 3.578 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.290      ;
; 3.578 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.290      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 2.283      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 2.283      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 2.285      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 2.285      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 2.285      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 2.285      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 2.283      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 2.283      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 2.283      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 2.283      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.284      ;
; 3.584 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 2.283      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 2.289      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 2.289      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 2.289      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 2.289      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 2.289      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 2.289      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 2.289      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 2.289      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 2.282      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 2.282      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 2.282      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 2.282      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 2.282      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 2.282      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 2.282      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 2.282      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 2.282      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 2.282      ;
; 3.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 2.282      ;
; 3.586 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 2.287      ;
; 3.586 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 2.287      ;
; 3.586 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 2.287      ;
; 3.586 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 2.287      ;
; 3.587 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.282      ;
; 3.587 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.282      ;
; 3.587 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.282      ;
; 3.587 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.282      ;
; 3.587 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.282      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.283      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.283      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.283      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.283      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.283      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.283      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.283      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.283      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.283      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.283      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.283      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.283      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.284      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.284      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.284      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.284      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.284      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.284      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.284      ;
; 3.588 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.284      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.739 ; 3.969        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 3.739 ; 3.969        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_we_reg         ;
; 3.739 ; 3.955        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                     ;
; 3.739 ; 3.955        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                     ;
; 3.739 ; 3.955        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                     ;
; 3.739 ; 3.955        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                     ;
; 3.740 ; 3.970        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 3.740 ; 3.970        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_we_reg         ;
; 3.741 ; 3.971        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                                                        ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[11]                                                                                                                        ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                                                        ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[13]                                                                                                                        ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                                                        ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                                                        ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                                                        ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                                                        ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                                                        ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                                        ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                        ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                        ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                        ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                         ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                                                         ;
; 3.742 ; 3.972        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                 ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                               ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]                                                                                                                            ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]                                                                                                                            ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[13]                                                                                                                         ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                               ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                               ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                               ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                               ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                               ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                               ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                               ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                           ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                           ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                           ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                           ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                           ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                           ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                           ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                           ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                 ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]                                                                                                                            ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]                                                                                                                            ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]                                                                                                                            ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]                                                                                                                             ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]                                                                                                                             ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR                                                                                                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------+
; 9.538 ; 9.722        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[8]                                  ;
; 9.561 ; 9.745        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.561 ; 9.745        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|rClk[0]                                  ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13]    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]     ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]     ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]     ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                    ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[0]                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[1]                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[2]                                  ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; 4.054 ; 4.570 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; 4.054 ; 4.570 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; 3.116 ; 3.623 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; 3.533 ; 3.997 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.190 ; 3.634 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.283 ; 3.727 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.396 ; 3.818 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.188 ; 3.634 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.181 ; 3.623 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.151 ; 3.591 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.408 ; 3.871 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.173 ; 3.610 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.257 ; 3.727 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.193 ; 3.630 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.533 ; 3.997 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.156 ; 3.591 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.262 ; 3.747 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.444 ; 3.876 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.149 ; 3.590 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; -1.687 ; -2.162 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; -1.687 ; -2.162 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; -1.757 ; -2.235 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; -2.551 ; -2.979 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -2.591 ; -3.021 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -2.691 ; -3.127 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -2.789 ; -3.199 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -2.589 ; -3.021 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -2.582 ; -3.011 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -2.553 ; -2.980 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.786 ; -3.240 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -2.574 ; -2.998 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -2.641 ; -3.102 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -2.594 ; -3.018 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -2.932 ; -3.387 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.558 ; -2.980 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.645 ; -3.121 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -2.822 ; -3.247 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -2.551 ; -2.979 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 6.672  ; 6.576  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 6.672  ; 6.576  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 6.204  ; 5.975  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 4.769  ; 4.662  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 4.769  ; 4.662  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 5.019  ; 5.134  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 3.474  ; 3.325  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 3.244  ; 3.103  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 3.249  ; 3.105  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 3.225  ; 3.083  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 3.234  ; 3.092  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 3.049  ; 2.929  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 3.017  ; 2.897  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 3.215  ; 3.078  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 3.402  ; 3.251  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 3.206  ; 3.068  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 3.474  ; 3.325  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 3.043  ; 2.926  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 3.430  ; 3.291  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 3.249  ; 3.104  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 3.063  ; 2.940  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 3.001  ; 2.881  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 3.027  ; 2.903  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 6.911  ; 6.569  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 4.851  ; 4.680  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 5.103  ; 4.945  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 5.186  ; 5.040  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 6.911  ; 6.569  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 5.233  ; 5.088  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 5.060  ; 4.922  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 5.069  ; 4.934  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 5.284  ; 5.143  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 4.695  ; 4.542  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 4.931  ; 4.847  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 4.863  ; 4.693  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 4.676  ; 4.522  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 4.886  ; 4.694  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 4.881  ; 4.714  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 4.848  ; 4.682  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 5.175  ; 5.010  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 3.204  ; 3.061  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 3.204  ; 3.069  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 3.298  ; 3.178  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 5.228  ; 4.867  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.448 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.595 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 6.058  ; 5.833  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 6.507  ; 6.409  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 6.058  ; 5.833  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 4.680  ; 4.572  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 4.680  ; 4.572  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 4.915  ; 5.031  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 2.646  ; 2.526  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 2.864  ; 2.724  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 2.870  ; 2.727  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 2.847  ; 2.706  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 2.855  ; 2.714  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 2.678  ; 2.558  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 2.646  ; 2.526  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 2.837  ; 2.700  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 3.016  ; 2.866  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 2.827  ; 2.691  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 3.085  ; 2.938  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 2.672  ; 2.554  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 3.044  ; 2.905  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 2.870  ; 2.726  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 2.690  ; 2.567  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 2.629  ; 2.509  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 2.655  ; 2.531  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 3.730  ; 3.582  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 3.730  ; 3.582  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 4.038  ; 3.867  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 3.961  ; 3.825  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 5.872  ; 5.515  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 4.042  ; 3.909  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 3.989  ; 3.852  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 3.864  ; 3.717  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 4.261  ; 4.109  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 3.872  ; 3.746  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 3.872  ; 3.767  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 4.006  ; 3.866  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 3.826  ; 3.695  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 3.985  ; 3.827  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 4.045  ; 3.907  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 3.980  ; 3.840  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 4.277  ; 4.150  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 2.825  ; 2.683  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 2.826  ; 2.690  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 2.917  ; 2.796  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 4.849  ; 4.489  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.777 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.922 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; SW[4]      ; VGA_B[0]    ; 8.026 ; 7.853 ; 8.534  ; 8.357  ;
; SW[4]      ; VGA_B[1]    ; 8.032 ; 7.884 ; 8.531  ; 8.392  ;
; SW[4]      ; VGA_B[2]    ; 8.049 ; 7.881 ; 8.572  ; 8.404  ;
; SW[4]      ; VGA_B[3]    ; 8.229 ; 8.043 ; 8.712  ; 8.546  ;
; SW[4]      ; VGA_G[0]    ; 8.477 ; 8.268 ; 9.004  ; 8.849  ;
; SW[4]      ; VGA_G[1]    ; 8.357 ; 8.207 ; 8.892  ; 8.754  ;
; SW[4]      ; VGA_G[2]    ; 7.761 ; 7.626 ; 8.278  ; 8.112  ;
; SW[4]      ; VGA_G[3]    ; 8.106 ; 7.996 ; 8.640  ; 8.544  ;
; SW[4]      ; VGA_R[0]    ; 8.079 ; 7.887 ; 8.628  ; 8.436  ;
; SW[4]      ; VGA_R[1]    ; 7.864 ; 7.706 ; 8.351  ; 8.185  ;
; SW[4]      ; VGA_R[2]    ; 7.483 ; 7.322 ; 7.986  ; 7.821  ;
; SW[4]      ; VGA_R[3]    ; 7.951 ; 7.738 ; 8.459  ; 8.241  ;
; SW[5]      ; VGA_B[0]    ; 7.854 ; 7.685 ; 8.353  ; 8.179  ;
; SW[5]      ; VGA_B[1]    ; 7.617 ; 7.477 ; 8.079  ; 7.970  ;
; SW[5]      ; VGA_B[2]    ; 7.751 ; 7.583 ; 8.248  ; 8.080  ;
; SW[5]      ; VGA_B[3]    ; 7.828 ; 7.654 ; 8.319  ; 8.175  ;
; SW[5]      ; VGA_G[0]    ; 8.514 ; 8.308 ; 9.006  ; 8.851  ;
; SW[5]      ; VGA_G[1]    ; 8.399 ; 8.251 ; 8.899  ; 8.761  ;
; SW[5]      ; VGA_G[2]    ; 7.532 ; 7.394 ; 8.037  ; 7.891  ;
; SW[5]      ; VGA_G[3]    ; 8.147 ; 8.039 ; 8.650  ; 8.554  ;
; SW[5]      ; VGA_R[0]    ; 8.125 ; 7.933 ; 8.638  ; 8.446  ;
; SW[5]      ; VGA_R[1]    ; 7.470 ; 7.309 ; 7.985  ; 7.819  ;
; SW[5]      ; VGA_R[2]    ; 7.318 ; 7.161 ; 7.819  ; 7.657  ;
; SW[5]      ; VGA_R[3]    ; 7.831 ; 7.613 ; 8.325  ; 8.115  ;
; SW[8]      ; VGA_B[0]    ; 9.226 ; 9.068 ; 9.708  ; 9.579  ;
; SW[8]      ; VGA_B[1]    ; 9.373 ; 9.217 ; 9.855  ; 9.728  ;
; SW[8]      ; VGA_B[2]    ; 8.844 ; 8.644 ; 9.326  ; 9.155  ;
; SW[8]      ; VGA_B[3]    ; 9.599 ; 9.423 ; 10.081 ; 9.934  ;
; SW[8]      ; VGA_G[0]    ; 9.439 ; 9.220 ; 9.921  ; 9.731  ;
; SW[8]      ; VGA_G[1]    ; 9.696 ; 9.527 ; 10.178 ; 10.009 ;
; SW[8]      ; VGA_G[2]    ; 8.899 ; 8.740 ; 9.381  ; 9.251  ;
; SW[8]      ; VGA_G[3]    ; 9.446 ; 9.284 ; 9.928  ; 9.795  ;
; SW[8]      ; VGA_R[0]    ; 9.246 ; 9.063 ; 9.728  ; 9.574  ;
; SW[8]      ; VGA_R[1]    ; 9.232 ; 9.074 ; 9.742  ; 9.576  ;
; SW[8]      ; VGA_R[2]    ; 8.689 ; 8.546 ; 9.171  ; 9.057  ;
; SW[8]      ; VGA_R[3]    ; 9.217 ; 8.999 ; 9.728  ; 9.510  ;
+------------+-------------+-------+-------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[4]      ; VGA_B[0]    ; 7.815 ; 7.645 ; 8.284 ; 8.116 ;
; SW[4]      ; VGA_B[1]    ; 7.231 ; 7.054 ; 7.719 ; 7.571 ;
; SW[4]      ; VGA_B[2]    ; 7.699 ; 7.600 ; 8.237 ; 8.040 ;
; SW[4]      ; VGA_B[3]    ; 7.423 ; 7.211 ; 7.887 ; 7.704 ;
; SW[4]      ; VGA_G[0]    ; 8.150 ; 7.955 ; 8.677 ; 8.482 ;
; SW[4]      ; VGA_G[1]    ; 7.600 ; 7.459 ; 8.126 ; 7.956 ;
; SW[4]      ; VGA_G[2]    ; 7.482 ; 7.319 ; 8.000 ; 7.863 ;
; SW[4]      ; VGA_G[3]    ; 7.311 ; 7.143 ; 7.811 ; 7.672 ;
; SW[4]      ; VGA_R[0]    ; 7.808 ; 7.625 ; 8.336 ; 8.147 ;
; SW[4]      ; VGA_R[1]    ; 7.283 ; 7.123 ; 7.753 ; 7.621 ;
; SW[4]      ; VGA_R[2]    ; 7.293 ; 7.135 ; 7.758 ; 7.602 ;
; SW[4]      ; VGA_R[3]    ; 7.480 ; 7.269 ; 7.949 ; 7.766 ;
; SW[5]      ; VGA_B[0]    ; 7.278 ; 7.108 ; 7.757 ; 7.615 ;
; SW[5]      ; VGA_B[1]    ; 7.370 ; 7.216 ; 7.825 ; 7.677 ;
; SW[5]      ; VGA_B[2]    ; 6.917 ; 6.736 ; 7.374 ; 7.220 ;
; SW[5]      ; VGA_B[3]    ; 7.569 ; 7.384 ; 8.051 ; 7.866 ;
; SW[5]      ; VGA_G[0]    ; 7.590 ; 7.368 ; 8.076 ; 7.848 ;
; SW[5]      ; VGA_G[1]    ; 8.132 ; 7.966 ; 8.596 ; 8.456 ;
; SW[5]      ; VGA_G[2]    ; 6.988 ; 6.825 ; 7.474 ; 7.305 ;
; SW[5]      ; VGA_G[3]    ; 7.837 ; 7.698 ; 8.357 ; 8.187 ;
; SW[5]      ; VGA_R[0]    ; 7.615 ; 7.425 ; 8.073 ; 7.918 ;
; SW[5]      ; VGA_R[1]    ; 7.281 ; 7.121 ; 7.758 ; 7.600 ;
; SW[5]      ; VGA_R[2]    ; 6.754 ; 6.596 ; 7.230 ; 7.100 ;
; SW[5]      ; VGA_R[3]    ; 7.545 ; 7.336 ; 8.047 ; 7.832 ;
; SW[8]      ; VGA_B[0]    ; 8.960 ; 8.797 ; 9.432 ; 9.297 ;
; SW[8]      ; VGA_B[1]    ; 9.025 ; 8.852 ; 9.497 ; 9.349 ;
; SW[8]      ; VGA_B[2]    ; 8.572 ; 8.374 ; 9.044 ; 8.874 ;
; SW[8]      ; VGA_B[3]    ; 9.239 ; 9.051 ; 9.711 ; 9.526 ;
; SW[8]      ; VGA_G[0]    ; 9.177 ; 8.961 ; 9.649 ; 9.461 ;
; SW[8]      ; VGA_G[1]    ; 9.365 ; 9.225 ; 9.865 ; 9.725 ;
; SW[8]      ; VGA_G[2]    ; 8.646 ; 8.480 ; 9.118 ; 8.980 ;
; SW[8]      ; VGA_G[3]    ; 9.121 ; 8.951 ; 9.600 ; 9.451 ;
; SW[8]      ; VGA_R[0]    ; 8.992 ; 8.809 ; 9.464 ; 9.309 ;
; SW[8]      ; VGA_R[1]    ; 8.942 ; 8.778 ; 9.418 ; 9.260 ;
; SW[8]      ; VGA_R[2]    ; 8.445 ; 8.295 ; 8.917 ; 8.795 ;
; SW[8]      ; VGA_R[3]    ; 8.956 ; 8.747 ; 9.428 ; 9.219 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.100 ; 3.087 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.643 ; 3.630 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.294 ; 3.281 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.304 ; 3.291 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.509 ; 3.496 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.291 ; 3.278 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.294 ; 3.281 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.311 ; 3.298 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.100 ; 3.087 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.657 ; 3.644 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.657 ; 3.644 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.663 ; 3.650 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.647 ; 3.634 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.653 ; 3.640 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.663 ; 3.650 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.643 ; 3.630 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.291 ; 3.278 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.232 ; 2.232 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.753 ; 2.753 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.418 ; 2.418 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.428 ; 2.428 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.625 ; 2.625 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.416 ; 2.416 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.418 ; 2.418 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.436 ; 2.436 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.232 ; 2.232 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.768 ; 2.768 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.768 ; 2.768 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.773 ; 2.773 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.758 ; 2.758 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.763 ; 2.763 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.773 ; 2.773 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.753 ; 2.753 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.416 ; 2.416 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.100     ; 3.100     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.675     ; 3.675     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.290     ; 3.290     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.300     ; 3.300     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.487     ; 3.487     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.282     ; 3.282     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.290     ; 3.290     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.302     ; 3.302     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.100     ; 3.100     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.687     ; 3.687     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.687     ; 3.687     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.695     ; 3.695     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.677     ; 3.677     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.685     ; 3.685     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.695     ; 3.695     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.675     ; 3.675     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.282     ; 3.282     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.232     ; 2.420     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.784     ; 2.972     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.414     ; 2.602     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.424     ; 2.612     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.604     ; 2.792     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.407     ; 2.595     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.414     ; 2.602     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.427     ; 2.615     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.232     ; 2.420     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.796     ; 2.984     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.796     ; 2.984     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.804     ; 2.992     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.786     ; 2.974     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.794     ; 2.982     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.804     ; 2.992     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.784     ; 2.972     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.407     ; 2.595     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 11.878 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                      ; Synchronization Node                                                                                                                                                      ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.878                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 6.818        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 5.060        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.907                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 6.769        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 5.138        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.963                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 6.913        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 5.050        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.972                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 6.852        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 5.120        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.091                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 6.850        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 5.241        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.141                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 6.813        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 5.328        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.179                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.062        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 5.117        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.181                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 6.922        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 5.259        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.244                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.208        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 5.036        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.245                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.070        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 5.175        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.246                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.066        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 5.180        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.277                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.198        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.079        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.324                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.207        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 5.117        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.325                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 6.809        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 5.516        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.337                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.106        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 5.231        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.341                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.141        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 5.200        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.364                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.070        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 5.294        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.371                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.076        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 5.295        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.390                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.090        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 5.300        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.415                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.201        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 5.214        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.442                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.208        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 5.234        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.527                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.196        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 5.331        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.539                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.198        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 5.341        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.545                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.206        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.339        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.551                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 6.998        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.553        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.558                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.088        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 5.470        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.564                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 7.198        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 5.366        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.566                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.198        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 5.368        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.617                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.198        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 5.419        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.645                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 6.997        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 5.648        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.648                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 7.090        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 5.558        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.654                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 7.201        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 5.453        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.672                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 7.200        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.472        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.697                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 7.211        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.486        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.697                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 7.215        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 5.482        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.701                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 7.093        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 5.608        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.726                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 7.016        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 5.710        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.772                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.200        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 5.572        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.900                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 6.948        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 5.952        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.959                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 7.071        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.888        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 1.335  ; 0.000         ;
; CLOCK_50                                            ; 17.533 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.120 ; 0.000         ;
; CLOCK_50                                            ; 0.187 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.831  ; 0.000         ;
; CLOCK_50                                            ; 16.874 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 1.130 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 2.374 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.747 ; 0.000         ;
; CLOCK_50                                            ; 9.265 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.335 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.176      ;
; 1.335 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.176      ;
; 1.335 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.176      ;
; 1.335 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.176      ;
; 1.335 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.176      ;
; 1.342 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.321     ; 1.344      ;
; 1.342 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.321     ; 1.344      ;
; 1.388 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.312      ;
; 1.388 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.312      ;
; 1.388 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.312      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.428 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.307     ; 1.272      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.308     ; 1.270      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.450 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.233      ;
; 1.478 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.218      ;
; 1.478 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.218      ;
; 1.478 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.218      ;
; 1.478 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.218      ;
; 1.478 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.218      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.481 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.030      ;
; 1.610 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.315     ; 1.082      ;
; 1.610 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.315     ; 1.082      ;
; 1.610 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.315     ; 1.082      ;
; 1.655 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.301     ; 1.051      ;
; 1.655 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.301     ; 1.051      ;
; 1.655 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.301     ; 1.051      ;
; 4.387 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.227     ; 3.393      ;
; 4.387 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.227     ; 3.393      ;
; 4.387 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.227     ; 3.393      ;
; 4.387 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.227     ; 3.393      ;
; 4.387 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.227     ; 3.393      ;
; 4.421 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 3.534      ;
; 4.421 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 3.534      ;
; 4.452 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.517      ;
; 4.452 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.517      ;
; 4.452 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.517      ;
; 4.530 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 3.425      ;
; 4.530 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 3.425      ;
; 4.530 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 3.425      ;
; 4.530 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 3.425      ;
; 4.530 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 3.425      ;
; 4.542 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.215     ; 3.250      ;
; 4.559 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.227     ; 3.221      ;
; 4.559 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.227     ; 3.221      ;
; 4.559 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.227     ; 3.221      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                              ;
+--------+-------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.533 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.491     ; 1.983      ;
; 17.533 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.491     ; 1.983      ;
; 17.607 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.491     ; 1.909      ;
; 17.607 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.361      ;
; 17.607 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.361      ;
; 17.607 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.361      ;
; 17.607 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.361      ;
; 17.607 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.361      ;
; 17.607 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.361      ;
; 17.607 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.361      ;
; 17.607 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.361      ;
; 17.607 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.361      ;
; 17.607 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.361      ;
; 17.607 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.361      ;
; 17.607 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.361      ;
; 17.607 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.361      ;
; 17.609 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.359      ;
; 17.609 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.359      ;
; 17.609 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.359      ;
; 17.609 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.359      ;
; 17.609 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.359      ;
; 17.609 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.359      ;
; 17.609 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.359      ;
; 17.609 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.359      ;
; 17.609 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.359      ;
; 17.609 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.359      ;
; 17.609 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.359      ;
; 17.609 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.359      ;
; 17.609 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.359      ;
; 17.642 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.491     ; 1.874      ;
; 17.649 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.319      ;
; 17.651 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.317      ;
; 17.667 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.491     ; 1.849      ;
; 17.672 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.296      ;
; 17.672 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.296      ;
; 17.672 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.296      ;
; 17.672 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.296      ;
; 17.672 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.296      ;
; 17.672 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.296      ;
; 17.672 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.296      ;
; 17.672 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.296      ;
; 17.672 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.296      ;
; 17.672 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.296      ;
; 17.672 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.296      ;
; 17.672 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.296      ;
; 17.672 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.296      ;
; 17.714 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.254      ;
; 17.726 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.241      ;
; 17.726 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.241      ;
; 17.726 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.241      ;
; 17.726 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.241      ;
; 17.726 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.241      ;
; 17.726 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.241      ;
; 17.726 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.241      ;
; 17.726 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.241      ;
; 17.726 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.241      ;
; 17.726 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.241      ;
; 17.726 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.241      ;
; 17.726 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.241      ;
; 17.726 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.241      ;
; 17.728 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.229      ;
; 17.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.223      ;
; 17.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.223      ;
; 17.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.223      ;
; 17.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.223      ;
; 17.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.223      ;
; 17.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.223      ;
; 17.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.223      ;
; 17.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.223      ;
; 17.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.223      ;
; 17.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.223      ;
; 17.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.223      ;
; 17.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.223      ;
; 17.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.223      ;
; 17.766 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.491     ; 1.750      ;
; 17.768 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.199      ;
; 17.787 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.181      ;
; 17.788 ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]            ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.169      ;
; 17.793 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]             ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.177      ;
; 17.806 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.161      ;
; 17.806 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.161      ;
; 17.806 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.161      ;
; 17.806 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.161      ;
; 17.806 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.161      ;
; 17.806 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.161      ;
; 17.806 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.161      ;
; 17.806 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.161      ;
; 17.806 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.161      ;
; 17.806 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.161      ;
; 17.806 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.161      ;
; 17.806 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.161      ;
; 17.806 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.161      ;
; 17.807 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.160      ;
; 17.807 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.160      ;
; 17.807 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.160      ;
; 17.807 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.160      ;
; 17.807 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.160      ;
; 17.807 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.160      ;
; 17.807 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.160      ;
; 17.807 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.160      ;
+--------+-------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.120 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.436      ;
; 0.156 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[10]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.162 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[10]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.179 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[7]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.482      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.185 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.501      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                            ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|IN_REQ                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|IN_REQ                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                        ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                        ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.508      ;
; 0.193 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.509      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                            ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                        ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.514      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|CS_N[0]                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[11]                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|LOAD_MODE                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|BA[0]                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[8]                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[6]                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[5]                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_shift[1]                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[2]                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[7]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.500      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.501      ;
; 0.199 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.201 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.320      ;
; 0.205 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                        ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.205 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[5]                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.508      ;
; 0.205 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.207 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9     ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.210 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.508      ;
; 0.211 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.509      ;
; 0.211 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.212 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.331      ;
; 0.214 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9     ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.217 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.533      ;
; 0.217 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                       ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; ps2:inst6|clk_div[0]                                  ; ps2:inst6|clk_div[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.318      ;
; 0.205 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; DE0_D5M:inst|rClk[0]                                  ; DE0_D5M:inst|rClk[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.314      ;
; 0.231 ; ps2:inst6|clk_div[8]                                  ; ps2:inst6|clk_div[8]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.337      ;
; 0.268 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.387      ;
; 0.273 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.392      ;
; 0.282 ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.402      ;
; 0.293 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.295 ; ps2:inst6|clk_div[4]                                  ; ps2:inst6|clk_div[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; ps2:inst6|clk_div[2]                                  ; ps2:inst6|clk_div[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; ps2:inst6|clk_div[3]                                  ; ps2:inst6|clk_div[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; ps2:inst6|clk_div[6]                                  ; ps2:inst6|clk_div[6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; ps2:inst6|clk_div[5]                                  ; ps2:inst6|clk_div[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; ps2:inst6|clk_div[7]                                  ; ps2:inst6|clk_div[7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.428      ;
; 0.311 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.432      ;
; 0.318 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.437      ;
; 0.319 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.438      ;
; 0.370 ; ps2:inst6|clk_div[1]                                  ; ps2:inst6|clk_div[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.489      ;
; 0.375 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]     ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.494      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.831 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.788      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.832 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.786      ;
; 0.867 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.356     ; 1.806      ;
; 0.868 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.357     ; 1.804      ;
; 0.906 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.507     ; 1.594      ;
; 0.906 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.507     ; 1.594      ;
; 0.906 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.507     ; 1.594      ;
; 0.910 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.602      ;
; 0.910 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.602      ;
; 0.910 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.602      ;
; 0.910 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.602      ;
; 0.910 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.602      ;
; 0.910 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.602      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 1.596      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 1.596      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.600      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.600      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.600      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.600      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.600      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.600      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.600      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.600      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.600      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.600      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.497     ; 1.599      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.497     ; 1.599      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.600      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.600      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.600      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.496     ; 1.600      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.495     ; 1.601      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 1.596      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 1.596      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
; 0.911 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.595      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                     ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.874 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.644      ;
; 16.876 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.642      ;
; 16.939 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.579      ;
; 16.993 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.490     ; 2.524      ;
; 17.012 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.506      ;
; 17.073 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.490     ; 2.444      ;
; 17.074 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.490     ; 2.443      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.490     ; 2.441      ;
; 17.135 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.490     ; 2.382      ;
; 17.138 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.490     ; 2.379      ;
; 17.209 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.490     ; 2.308      ;
; 17.210 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.490     ; 2.307      ;
; 17.212 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.490     ; 2.305      ;
; 17.212 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.490     ; 2.305      ;
; 17.275 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.490     ; 2.242      ;
; 17.323 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2           ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.504     ; 2.180      ;
; 17.347 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.490     ; 2.170      ;
; 17.360 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.158      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.377 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.596      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.379 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.594      ;
; 17.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.085      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.531      ;
; 17.481 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.037      ;
; 17.485 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.033      ;
; 17.489 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.029      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.496 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.476      ;
; 17.512 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.006      ;
; 17.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.458      ;
; 17.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.458      ;
; 17.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.458      ;
; 17.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.458      ;
; 17.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.458      ;
; 17.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.458      ;
; 17.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.458      ;
; 17.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.458      ;
; 17.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.458      ;
; 17.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.458      ;
; 17.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.458      ;
; 17.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.458      ;
; 17.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.458      ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.251      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.192 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.313      ;
; 1.229 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.344      ;
; 1.229 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.344      ;
; 1.229 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.344      ;
; 1.229 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.344      ;
; 1.239 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.355      ;
; 1.239 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.355      ;
; 1.239 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.355      ;
; 1.239 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.355      ;
; 1.239 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.355      ;
; 1.239 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.355      ;
; 1.239 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.355      ;
; 1.239 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.355      ;
; 1.239 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.355      ;
; 1.239 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.355      ;
; 1.239 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.355      ;
; 1.239 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.355      ;
; 1.242 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.357      ;
; 1.242 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.357      ;
; 1.242 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.357      ;
; 1.242 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.357      ;
; 1.242 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.357      ;
; 1.242 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.357      ;
; 1.242 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.357      ;
; 1.242 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.357      ;
; 1.242 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.357      ;
; 1.242 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.357      ;
; 1.242 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.357      ;
; 1.242 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.357      ;
; 1.242 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.357      ;
; 1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.363      ;
; 1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.363      ;
; 1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.363      ;
; 1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.363      ;
; 1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.363      ;
; 1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.363      ;
; 1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.363      ;
; 1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.363      ;
; 1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.363      ;
; 1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.363      ;
; 1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.363      ;
; 1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.363      ;
; 1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.363      ;
; 1.252 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.363      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.404      ;
; 1.492 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.614      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 2.374 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.010     ; 1.448      ;
; 2.374 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.010     ; 1.448      ;
; 2.374 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.010     ; 1.448      ;
; 2.374 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.010     ; 1.448      ;
; 2.374 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.010     ; 1.448      ;
; 2.374 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.010     ; 1.448      ;
; 2.374 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.010     ; 1.448      ;
; 2.374 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.010     ; 1.448      ;
; 2.374 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.010     ; 1.448      ;
; 2.374 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.010     ; 1.448      ;
; 2.374 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.010     ; 1.448      ;
; 2.375 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.004     ; 1.455      ;
; 2.375 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.004     ; 1.455      ;
; 2.375 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.004     ; 1.455      ;
; 2.375 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.004     ; 1.455      ;
; 2.375 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.004     ; 1.455      ;
; 2.375 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.004     ; 1.455      ;
; 2.375 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.004     ; 1.455      ;
; 2.375 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.004     ; 1.455      ;
; 2.375 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.004     ; 1.455      ;
; 2.375 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.004     ; 1.455      ;
; 2.375 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.004     ; 1.455      ;
; 2.375 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.004     ; 1.455      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.448      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.448      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.448      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.448      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.448      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.448      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.447      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.449      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.447      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.448      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.447      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.447      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.447      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.447      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.447      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.447      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.447      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.447      ;
; 2.378 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.447      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.449      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.449      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.449      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.449      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.449      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.379 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.450      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.450      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.450      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.450      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.450      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.012     ; 1.452      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.450      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.012     ; 1.452      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.450      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.012     ; 1.452      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.450      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.450      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.450      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.450      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.450      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.450      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.012     ; 1.452      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.010     ; 1.454      ;
; 2.380 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.010     ; 1.454      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                               ; Clock Edge ; Target                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_we_reg          ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_we_reg          ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 3.779 ; 3.963        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                            ;
; 3.779 ; 3.963        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                            ;
; 3.779 ; 3.963        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD                                                                                                                                   ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]                                                                                                                             ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]                                                                                                                             ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]                                                                                                                             ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                         ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                         ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                         ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                         ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                                         ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                         ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                                         ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                         ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                         ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                         ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                                         ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                         ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                         ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                          ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                          ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------+
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13]    ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                    ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[0]                                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[1]                                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[2]                                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[3]                                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[4]                                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[5]                                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[6]                                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ps2:inst6|clk_div[7]                                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; 2.597 ; 3.464 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; 2.597 ; 3.464 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; 2.003 ; 2.794 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.356 ; 3.133 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.155 ; 2.909 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.194 ; 2.940 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.275 ; 3.032 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.149 ; 2.904 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.149 ; 2.902 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.131 ; 2.880 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.279 ; 3.065 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.140 ; 2.893 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.198 ; 2.983 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.158 ; 2.911 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.356 ; 3.133 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.133 ; 2.883 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.209 ; 2.999 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.309 ; 3.088 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.124 ; 2.875 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; -1.101 ; -1.926 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; -1.101 ; -1.926 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; -1.118 ; -1.942 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.732 ; -2.469 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.762 ; -2.502 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.804 ; -2.542 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.878 ; -2.620 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.757 ; -2.496 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.756 ; -2.494 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.739 ; -2.474 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.872 ; -2.648 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.747 ; -2.486 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.793 ; -2.569 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.764 ; -2.503 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.961 ; -2.729 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.740 ; -2.475 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.803 ; -2.584 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.901 ; -2.671 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.732 ; -2.469 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 4.255  ; 4.354  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 4.255  ; 4.354  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 3.853  ; 3.777  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 2.962  ; 2.983  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 2.962  ; 2.983  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 3.223  ; 3.182  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 2.086  ; 2.064  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 1.945  ; 1.913  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 1.952  ; 1.923  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 1.945  ; 1.914  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 1.942  ; 1.914  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 1.844  ; 1.802  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 1.812  ; 1.770  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 1.936  ; 1.902  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 2.051  ; 2.030  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 1.923  ; 1.887  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 2.086  ; 2.064  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 1.842  ; 1.800  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 2.059  ; 2.034  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 1.950  ; 1.919  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 1.847  ; 1.806  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 1.799  ; 1.757  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 1.809  ; 1.768  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 4.604  ; 4.374  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 3.022  ; 2.968  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 3.187  ; 3.171  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 3.275  ; 3.241  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 4.604  ; 4.374  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 3.285  ; 3.267  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 3.175  ; 3.154  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 3.188  ; 3.167  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 3.303  ; 3.304  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 2.940  ; 2.884  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 3.086  ; 3.076  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 3.038  ; 2.984  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 2.924  ; 2.866  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 3.044  ; 2.992  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 3.050  ; 2.999  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 3.021  ; 2.974  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 3.217  ; 3.204  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 1.924  ; 1.889  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 1.918  ; 1.881  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 2.000  ; 1.976  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 3.447  ; 3.219  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -1.313 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.366 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 3.760  ; 3.683  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 4.148  ; 4.239  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 3.760  ; 3.683  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 2.906  ; 2.922  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 2.906  ; 2.922  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 3.153  ; 3.117  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 1.563  ; 1.519  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 1.691  ; 1.657  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 1.698  ; 1.667  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 1.692  ; 1.659  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 1.688  ; 1.658  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 1.594  ; 1.551  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 1.563  ; 1.519  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 1.682  ; 1.647  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 1.792  ; 1.769  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 1.669  ; 1.632  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 1.826  ; 1.802  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 1.591  ; 1.548  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 1.800  ; 1.772  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 1.695  ; 1.662  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 1.596  ; 1.553  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 1.549  ; 1.505  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 1.559  ; 1.517  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 2.231  ; 2.225  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 2.231  ; 2.225  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 2.412  ; 2.432  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 2.381  ; 2.402  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 3.842  ; 3.648  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 2.419  ; 2.456  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 2.400  ; 2.422  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 2.325  ; 2.343  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 2.550  ; 2.599  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 2.338  ; 2.353  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 2.338  ; 2.367  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 2.415  ; 2.433  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 2.304  ; 2.310  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 2.386  ; 2.407  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 2.440  ; 2.458  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 2.392  ; 2.412  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 2.563  ; 2.629  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 1.669  ; 1.632  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 1.664  ; 1.625  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 1.743  ; 1.717  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 3.194  ; 2.963  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -1.537 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.591 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[4]      ; VGA_B[0]    ; 5.085 ; 5.082 ; 5.940 ; 5.937 ;
; SW[4]      ; VGA_B[1]    ; 5.062 ; 5.093 ; 5.920 ; 5.947 ;
; SW[4]      ; VGA_B[2]    ; 5.083 ; 5.062 ; 5.956 ; 5.935 ;
; SW[4]      ; VGA_B[3]    ; 5.164 ; 5.185 ; 6.022 ; 6.049 ;
; SW[4]      ; VGA_G[0]    ; 5.320 ; 5.342 ; 6.200 ; 6.245 ;
; SW[4]      ; VGA_G[1]    ; 5.274 ; 5.302 ; 6.158 ; 6.186 ;
; SW[4]      ; VGA_G[2]    ; 4.908 ; 4.903 ; 5.769 ; 5.745 ;
; SW[4]      ; VGA_G[3]    ; 5.121 ; 5.153 ; 6.002 ; 6.037 ;
; SW[4]      ; VGA_R[0]    ; 5.100 ; 5.085 ; 5.984 ; 5.969 ;
; SW[4]      ; VGA_R[1]    ; 4.970 ; 4.957 ; 5.830 ; 5.817 ;
; SW[4]      ; VGA_R[2]    ; 4.742 ; 4.706 ; 5.595 ; 5.559 ;
; SW[4]      ; VGA_R[3]    ; 5.019 ; 5.017 ; 5.877 ; 5.875 ;
; SW[5]      ; VGA_B[0]    ; 4.970 ; 4.967 ; 5.795 ; 5.793 ;
; SW[5]      ; VGA_B[1]    ; 4.792 ; 4.829 ; 5.609 ; 5.650 ;
; SW[5]      ; VGA_B[2]    ; 4.888 ; 4.867 ; 5.721 ; 5.700 ;
; SW[5]      ; VGA_B[3]    ; 4.914 ; 4.941 ; 5.745 ; 5.772 ;
; SW[5]      ; VGA_G[0]    ; 5.325 ; 5.347 ; 6.190 ; 6.235 ;
; SW[5]      ; VGA_G[1]    ; 5.281 ; 5.309 ; 6.148 ; 6.176 ;
; SW[5]      ; VGA_G[2]    ; 4.750 ; 4.745 ; 5.588 ; 5.583 ;
; SW[5]      ; VGA_G[3]    ; 5.126 ; 5.160 ; 5.991 ; 6.026 ;
; SW[5]      ; VGA_R[0]    ; 5.108 ; 5.093 ; 5.974 ; 5.959 ;
; SW[5]      ; VGA_R[1]    ; 4.730 ; 4.717 ; 5.557 ; 5.544 ;
; SW[5]      ; VGA_R[2]    ; 4.637 ; 4.601 ; 5.464 ; 5.429 ;
; SW[5]      ; VGA_R[3]    ; 4.945 ; 4.943 ; 5.762 ; 5.767 ;
; SW[8]      ; VGA_B[0]    ; 5.834 ; 5.935 ; 6.675 ; 6.795 ;
; SW[8]      ; VGA_B[1]    ; 5.950 ; 5.991 ; 6.810 ; 6.851 ;
; SW[8]      ; VGA_B[2]    ; 5.549 ; 5.607 ; 6.390 ; 6.467 ;
; SW[8]      ; VGA_B[3]    ; 6.114 ; 6.141 ; 6.974 ; 7.001 ;
; SW[8]      ; VGA_G[0]    ; 5.917 ; 6.031 ; 6.758 ; 6.891 ;
; SW[8]      ; VGA_G[1]    ; 6.174 ; 6.202 ; 7.034 ; 7.062 ;
; SW[8]      ; VGA_G[2]    ; 5.609 ; 5.707 ; 6.450 ; 6.567 ;
; SW[8]      ; VGA_G[3]    ; 6.017 ; 6.052 ; 6.877 ; 6.912 ;
; SW[8]      ; VGA_R[0]    ; 5.817 ; 5.917 ; 6.658 ; 6.777 ;
; SW[8]      ; VGA_R[1]    ; 5.922 ; 5.909 ; 6.782 ; 6.769 ;
; SW[8]      ; VGA_R[2]    ; 5.501 ; 5.571 ; 6.342 ; 6.431 ;
; SW[8]      ; VGA_R[3]    ; 5.897 ; 5.895 ; 6.757 ; 6.755 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[4]      ; VGA_B[0]    ; 4.932 ; 4.935 ; 5.759 ; 5.762 ;
; SW[4]      ; VGA_B[1]    ; 4.569 ; 4.563 ; 5.395 ; 5.409 ;
; SW[4]      ; VGA_B[2]    ; 4.846 ; 4.869 ; 5.719 ; 5.690 ;
; SW[4]      ; VGA_B[3]    ; 4.673 ; 4.659 ; 5.494 ; 5.500 ;
; SW[4]      ; VGA_G[0]    ; 5.113 ; 5.123 ; 5.977 ; 5.987 ;
; SW[4]      ; VGA_G[1]    ; 4.808 ; 4.824 ; 5.675 ; 5.674 ;
; SW[4]      ; VGA_G[2]    ; 4.723 ; 4.697 ; 5.584 ; 5.577 ;
; SW[4]      ; VGA_G[3]    ; 4.627 ; 4.615 ; 5.461 ; 5.469 ;
; SW[4]      ; VGA_R[0]    ; 4.919 ; 4.910 ; 5.793 ; 5.777 ;
; SW[4]      ; VGA_R[1]    ; 4.605 ; 4.594 ; 5.436 ; 5.444 ;
; SW[4]      ; VGA_R[2]    ; 4.603 ; 4.573 ; 5.427 ; 5.397 ;
; SW[4]      ; VGA_R[3]    ; 4.720 ; 4.718 ; 5.548 ; 5.565 ;
; SW[5]      ; VGA_B[0]    ; 4.607 ; 4.606 ; 5.408 ; 5.426 ;
; SW[5]      ; VGA_B[1]    ; 4.633 ; 4.640 ; 5.426 ; 5.433 ;
; SW[5]      ; VGA_B[2]    ; 4.357 ; 4.332 ; 5.149 ; 5.143 ;
; SW[5]      ; VGA_B[3]    ; 4.748 ; 4.745 ; 5.551 ; 5.548 ;
; SW[5]      ; VGA_G[0]    ; 4.756 ; 4.758 ; 5.593 ; 5.588 ;
; SW[5]      ; VGA_G[1]    ; 5.095 ; 5.101 ; 5.946 ; 5.969 ;
; SW[5]      ; VGA_G[2]    ; 4.408 ; 4.386 ; 5.245 ; 5.216 ;
; SW[5]      ; VGA_G[3]    ; 4.926 ; 4.927 ; 5.793 ; 5.780 ;
; SW[5]      ; VGA_R[0]    ; 4.795 ; 4.773 ; 5.618 ; 5.619 ;
; SW[5]      ; VGA_R[1]    ; 4.590 ; 4.583 ; 5.389 ; 5.382 ;
; SW[5]      ; VGA_R[2]    ; 4.278 ; 4.244 ; 5.076 ; 5.061 ;
; SW[5]      ; VGA_R[3]    ; 4.749 ; 4.751 ; 5.584 ; 5.579 ;
; SW[8]      ; VGA_B[0]    ; 5.663 ; 5.748 ; 6.493 ; 6.597 ;
; SW[8]      ; VGA_B[1]    ; 5.650 ; 5.657 ; 6.480 ; 6.487 ;
; SW[8]      ; VGA_B[2]    ; 5.374 ; 5.426 ; 6.204 ; 6.275 ;
; SW[8]      ; VGA_B[3]    ; 5.799 ; 5.796 ; 6.629 ; 6.626 ;
; SW[8]      ; VGA_G[0]    ; 5.749 ; 5.855 ; 6.579 ; 6.704 ;
; SW[8]      ; VGA_G[1]    ; 5.900 ; 5.906 ; 6.730 ; 6.736 ;
; SW[8]      ; VGA_G[2]    ; 5.446 ; 5.526 ; 6.276 ; 6.375 ;
; SW[8]      ; VGA_G[3]    ; 5.732 ; 5.733 ; 6.562 ; 6.563 ;
; SW[8]      ; VGA_R[0]    ; 5.652 ; 5.746 ; 6.482 ; 6.595 ;
; SW[8]      ; VGA_R[1]    ; 5.634 ; 5.627 ; 6.464 ; 6.457 ;
; SW[8]      ; VGA_R[2]    ; 5.343 ; 5.396 ; 6.173 ; 6.245 ;
; SW[8]      ; VGA_R[3]    ; 5.634 ; 5.636 ; 6.464 ; 6.466 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.572 ; 2.553 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.908 ; 2.889 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.690 ; 2.671 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.700 ; 2.681 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.812 ; 2.793 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.683 ; 2.664 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.690 ; 2.671 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.703 ; 2.684 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.572 ; 2.553 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.922 ; 2.903 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.922 ; 2.903 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.928 ; 2.909 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.912 ; 2.893 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.918 ; 2.899 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.928 ; 2.909 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.908 ; 2.889 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.683 ; 2.664 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.452 ; 1.452 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.774 ; 1.774 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.565 ; 1.565 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.575 ; 1.575 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.683 ; 1.683 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.559 ; 1.559 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.565 ; 1.565 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.579 ; 1.579 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.452 ; 1.452 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.789 ; 1.789 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.789 ; 1.789 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.794 ; 1.794 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.779 ; 1.779 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.784 ; 1.784 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.794 ; 1.794 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.774 ; 1.774 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.559 ; 1.559 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.615     ; 2.615     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.014     ; 3.014     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.753     ; 2.753     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.763     ; 2.763     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.879     ; 2.879     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.741     ; 2.741     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.753     ; 2.753     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.761     ; 2.761     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.615     ; 2.615     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.026     ; 3.026     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.026     ; 3.026     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.034     ; 3.034     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.016     ; 3.016     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.024     ; 3.024     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.034     ; 3.034     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.014     ; 3.014     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.741     ; 2.741     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.493     ; 1.625     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.876     ; 2.008     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.626     ; 1.758     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.636     ; 1.768     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.746     ; 1.878     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.614     ; 1.746     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.626     ; 1.758     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.634     ; 1.766     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.493     ; 1.625     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.889     ; 2.021     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.889     ; 2.021     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.896     ; 2.028     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.879     ; 2.011     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.886     ; 2.018     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.896     ; 2.028     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.876     ; 2.008     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.614     ; 1.746     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.421 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                      ; Synchronization Node                                                                                                                                                      ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.421                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 7.250        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 6.171        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.433                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.222        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.211        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.474                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 7.313        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 6.161        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.479                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.277        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 6.202        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.554                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 7.273        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 6.281        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.576                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.255        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.321        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.594                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.301        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.293        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.656                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.429        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.227        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.658                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.516        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 6.142        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.682                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.434        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.248        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.684                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.431        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.253        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.689                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.523        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.166        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.694                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 7.242        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 6.452        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.695                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.446        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.249        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.701                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.444        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.257        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.720                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.439        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.281        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.722                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.501        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.221        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.759                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.434        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.325        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.784                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.451        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.333        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.796                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.527        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 6.269        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.806                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.503        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.303        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.852                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.447        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 6.405        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.853                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.521        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.332        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.858                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 7.393        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 6.465        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.867                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.523        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.344        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.879                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 7.525        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 6.354        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.880                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.525        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 6.355        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.880                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.501        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.379        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.923                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 7.447        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 6.476        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.930                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 7.393        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 6.537        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.931                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.525        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 6.406        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.947                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 7.506        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 6.441        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.953                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 7.502        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 6.451        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.953                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 7.526        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 6.427        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.959                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 7.527        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 6.432        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.978                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 7.450        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 6.528        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 14.006                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 7.401        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 6.605        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 14.023                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.526        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.497        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 14.080                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 7.353        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 6.727        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 14.133                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 7.432        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 6.701        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; -0.649  ; 0.120 ; -1.419   ; 1.130   ; 3.735               ;
;  CLOCK_50                                            ; 15.663  ; 0.187 ; 14.676   ; 1.130   ; 9.265               ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -0.649  ; 0.120 ; -1.419   ; 2.374   ; 3.735               ;
; Design-wide TNS                                      ; -36.227 ; 0.0   ; -333.262 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                            ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -36.227 ; 0.000 ; -333.262 ; 0.000   ; 0.000               ;
+------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; 4.603 ; 5.235 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; 4.603 ; 5.235 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; 3.517 ; 4.120 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.116 ; 4.654 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.739 ; 4.261 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.844 ; 4.359 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.959 ; 4.466 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.746 ; 4.258 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.737 ; 4.247 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.701 ; 4.212 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.981 ; 4.514 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.722 ; 4.234 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.801 ; 4.354 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.742 ; 4.256 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.116 ; 4.654 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.700 ; 4.213 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.812 ; 4.372 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.998 ; 4.530 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.701 ; 4.210 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; -1.101 ; -1.926 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; -1.101 ; -1.926 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; -1.118 ; -1.942 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.732 ; -2.469 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.762 ; -2.502 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.804 ; -2.542 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.878 ; -2.620 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.757 ; -2.496 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.756 ; -2.494 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.739 ; -2.474 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.872 ; -2.648 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.747 ; -2.486 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.793 ; -2.569 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.764 ; -2.503 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.961 ; -2.729 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.740 ; -2.475 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.803 ; -2.584 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.901 ; -2.671 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.732 ; -2.469 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 7.066  ; 7.079  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 7.066  ; 7.079  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 6.560  ; 6.332  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 4.959  ; 4.913  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 4.959  ; 4.913  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 5.297  ; 5.351  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 3.479  ; 3.361  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 3.244  ; 3.104  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 3.249  ; 3.116  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 3.225  ; 3.083  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 3.234  ; 3.099  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 3.049  ; 2.929  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 3.017  ; 2.897  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 3.215  ; 3.078  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 3.402  ; 3.277  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 3.206  ; 3.070  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 3.479  ; 3.361  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 3.043  ; 2.926  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 3.430  ; 3.316  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 3.249  ; 3.105  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 3.063  ; 2.940  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 3.001  ; 2.881  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 3.027  ; 2.903  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 7.094  ; 6.767  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 5.040  ; 4.884  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 5.303  ; 5.179  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 5.407  ; 5.274  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 7.094  ; 6.767  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 5.454  ; 5.335  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 5.257  ; 5.137  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 5.263  ; 5.147  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 5.482  ; 5.384  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 4.871  ; 4.722  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 5.124  ; 5.065  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 5.049  ; 4.893  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 4.848  ; 4.702  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 5.084  ; 4.916  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 5.075  ; 4.919  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 5.038  ; 4.886  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 5.377  ; 5.233  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 3.204  ; 3.061  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 3.204  ; 3.069  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 3.298  ; 3.190  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 5.228  ; 4.878  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.448 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.595 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 3.760  ; 3.683  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 4.148  ; 4.239  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 3.760  ; 3.683  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 2.906  ; 2.922  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 2.906  ; 2.922  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 3.153  ; 3.117  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 1.563  ; 1.519  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 1.691  ; 1.657  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 1.698  ; 1.667  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 1.692  ; 1.659  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 1.688  ; 1.658  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 1.594  ; 1.551  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 1.563  ; 1.519  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 1.682  ; 1.647  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 1.792  ; 1.769  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 1.669  ; 1.632  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 1.826  ; 1.802  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 1.591  ; 1.548  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 1.800  ; 1.772  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 1.695  ; 1.662  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 1.596  ; 1.553  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 1.549  ; 1.505  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 1.559  ; 1.517  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 2.231  ; 2.225  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 2.231  ; 2.225  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 2.412  ; 2.432  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 2.381  ; 2.402  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 3.842  ; 3.648  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 2.419  ; 2.456  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 2.400  ; 2.422  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 2.325  ; 2.343  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 2.550  ; 2.599  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 2.338  ; 2.353  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 2.338  ; 2.367  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 2.415  ; 2.433  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 2.304  ; 2.310  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 2.386  ; 2.407  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 2.440  ; 2.458  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 2.392  ; 2.412  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 2.563  ; 2.629  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 1.669  ; 1.632  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 1.664  ; 1.625  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 1.743  ; 1.717  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 3.194  ; 2.963  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -1.537 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.591 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[4]      ; VGA_B[0]    ; 8.671  ; 8.561  ; 9.281  ; 9.171  ;
; SW[4]      ; VGA_B[1]    ; 8.662  ; 8.583  ; 9.277  ; 9.197  ;
; SW[4]      ; VGA_B[2]    ; 8.689  ; 8.571  ; 9.330  ; 9.212  ;
; SW[4]      ; VGA_B[3]    ; 8.894  ; 8.767  ; 9.487  ; 9.375  ;
; SW[4]      ; VGA_G[0]    ; 9.151  ; 9.003  ; 9.782  ; 9.685  ;
; SW[4]      ; VGA_G[1]    ; 9.020  ; 8.940  ; 9.664  ; 9.589  ;
; SW[4]      ; VGA_G[2]    ; 8.373  ; 8.285  ; 8.980  ; 8.859  ;
; SW[4]      ; VGA_G[3]    ; 8.759  ; 8.688  ; 9.392  ; 9.338  ;
; SW[4]      ; VGA_R[0]    ; 8.712  ; 8.571  ; 9.363  ; 9.222  ;
; SW[4]      ; VGA_R[1]    ; 8.492  ; 8.376  ; 9.093  ; 8.972  ;
; SW[4]      ; VGA_R[2]    ; 8.074  ; 7.954  ; 8.678  ; 8.558  ;
; SW[4]      ; VGA_R[3]    ; 8.582  ; 8.417  ; 9.193  ; 9.028  ;
; SW[5]      ; VGA_B[0]    ; 8.476  ; 8.366  ; 9.069  ; 8.960  ;
; SW[5]      ; VGA_B[1]    ; 8.209  ; 8.135  ; 8.771  ; 8.725  ;
; SW[5]      ; VGA_B[2]    ; 8.361  ; 8.243  ; 8.972  ; 8.854  ;
; SW[5]      ; VGA_B[3]    ; 8.441  ; 8.323  ; 9.033  ; 8.937  ;
; SW[5]      ; VGA_G[0]    ; 9.191  ; 9.043  ; 9.799  ; 9.702  ;
; SW[5]      ; VGA_G[1]    ; 9.059  ; 8.984  ; 9.682  ; 9.607  ;
; SW[5]      ; VGA_G[2]    ; 8.109  ; 8.021  ; 8.711  ; 8.614  ;
; SW[5]      ; VGA_G[3]    ; 8.797  ; 8.731  ; 9.408  ; 9.354  ;
; SW[5]      ; VGA_R[0]    ; 8.759  ; 8.618  ; 9.379  ; 9.238  ;
; SW[5]      ; VGA_R[1]    ; 8.054  ; 7.933  ; 8.659  ; 8.538  ;
; SW[5]      ; VGA_R[2]    ; 7.886  ; 7.766  ; 8.482  ; 8.363  ;
; SW[5]      ; VGA_R[3]    ; 8.449  ; 8.284  ; 9.030  ; 8.874  ;
; SW[8]      ; VGA_B[0]    ; 9.951  ; 9.943  ; 10.537 ; 10.562 ;
; SW[8]      ; VGA_B[1]    ; 10.134 ; 10.088 ; 10.753 ; 10.707 ;
; SW[8]      ; VGA_B[2]    ; 9.533  ; 9.443  ; 10.119 ; 10.062 ;
; SW[8]      ; VGA_B[3]    ; 10.419 ; 10.323 ; 11.038 ; 10.942 ;
; SW[8]      ; VGA_G[0]    ; 10.178 ; 10.075 ; 10.764 ; 10.694 ;
; SW[8]      ; VGA_G[1]    ; 10.477 ; 10.402 ; 11.096 ; 11.021 ;
; SW[8]      ; VGA_G[2]    ; 9.593  ; 9.552  ; 10.179 ; 10.171 ;
; SW[8]      ; VGA_G[3]    ; 10.203 ; 10.149 ; 10.822 ; 10.768 ;
; SW[8]      ; VGA_R[0]    ; 9.966  ; 9.901  ; 10.552 ; 10.520 ;
; SW[8]      ; VGA_R[1]    ; 10.042 ; 9.921  ; 10.661 ; 10.540 ;
; SW[8]      ; VGA_R[2]    ; 9.360  ; 9.345  ; 9.946  ; 9.964  ;
; SW[8]      ; VGA_R[3]    ; 10.014 ; 9.849  ; 10.633 ; 10.468 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[4]      ; VGA_B[0]    ; 4.932 ; 4.935 ; 5.759 ; 5.762 ;
; SW[4]      ; VGA_B[1]    ; 4.569 ; 4.563 ; 5.395 ; 5.409 ;
; SW[4]      ; VGA_B[2]    ; 4.846 ; 4.869 ; 5.719 ; 5.690 ;
; SW[4]      ; VGA_B[3]    ; 4.673 ; 4.659 ; 5.494 ; 5.500 ;
; SW[4]      ; VGA_G[0]    ; 5.113 ; 5.123 ; 5.977 ; 5.987 ;
; SW[4]      ; VGA_G[1]    ; 4.808 ; 4.824 ; 5.675 ; 5.674 ;
; SW[4]      ; VGA_G[2]    ; 4.723 ; 4.697 ; 5.584 ; 5.577 ;
; SW[4]      ; VGA_G[3]    ; 4.627 ; 4.615 ; 5.461 ; 5.469 ;
; SW[4]      ; VGA_R[0]    ; 4.919 ; 4.910 ; 5.793 ; 5.777 ;
; SW[4]      ; VGA_R[1]    ; 4.605 ; 4.594 ; 5.436 ; 5.444 ;
; SW[4]      ; VGA_R[2]    ; 4.603 ; 4.573 ; 5.427 ; 5.397 ;
; SW[4]      ; VGA_R[3]    ; 4.720 ; 4.718 ; 5.548 ; 5.565 ;
; SW[5]      ; VGA_B[0]    ; 4.607 ; 4.606 ; 5.408 ; 5.426 ;
; SW[5]      ; VGA_B[1]    ; 4.633 ; 4.640 ; 5.426 ; 5.433 ;
; SW[5]      ; VGA_B[2]    ; 4.357 ; 4.332 ; 5.149 ; 5.143 ;
; SW[5]      ; VGA_B[3]    ; 4.748 ; 4.745 ; 5.551 ; 5.548 ;
; SW[5]      ; VGA_G[0]    ; 4.756 ; 4.758 ; 5.593 ; 5.588 ;
; SW[5]      ; VGA_G[1]    ; 5.095 ; 5.101 ; 5.946 ; 5.969 ;
; SW[5]      ; VGA_G[2]    ; 4.408 ; 4.386 ; 5.245 ; 5.216 ;
; SW[5]      ; VGA_G[3]    ; 4.926 ; 4.927 ; 5.793 ; 5.780 ;
; SW[5]      ; VGA_R[0]    ; 4.795 ; 4.773 ; 5.618 ; 5.619 ;
; SW[5]      ; VGA_R[1]    ; 4.590 ; 4.583 ; 5.389 ; 5.382 ;
; SW[5]      ; VGA_R[2]    ; 4.278 ; 4.244 ; 5.076 ; 5.061 ;
; SW[5]      ; VGA_R[3]    ; 4.749 ; 4.751 ; 5.584 ; 5.579 ;
; SW[8]      ; VGA_B[0]    ; 5.663 ; 5.748 ; 6.493 ; 6.597 ;
; SW[8]      ; VGA_B[1]    ; 5.650 ; 5.657 ; 6.480 ; 6.487 ;
; SW[8]      ; VGA_B[2]    ; 5.374 ; 5.426 ; 6.204 ; 6.275 ;
; SW[8]      ; VGA_B[3]    ; 5.799 ; 5.796 ; 6.629 ; 6.626 ;
; SW[8]      ; VGA_G[0]    ; 5.749 ; 5.855 ; 6.579 ; 6.704 ;
; SW[8]      ; VGA_G[1]    ; 5.900 ; 5.906 ; 6.730 ; 6.736 ;
; SW[8]      ; VGA_G[2]    ; 5.446 ; 5.526 ; 6.276 ; 6.375 ;
; SW[8]      ; VGA_G[3]    ; 5.732 ; 5.733 ; 6.562 ; 6.563 ;
; SW[8]      ; VGA_R[0]    ; 5.652 ; 5.746 ; 6.482 ; 6.595 ;
; SW[8]      ; VGA_R[1]    ; 5.634 ; 5.627 ; 6.464 ; 6.457 ;
; SW[8]      ; VGA_R[2]    ; 5.343 ; 5.396 ; 6.173 ; 6.245 ;
; SW[8]      ; VGA_R[3]    ; 5.634 ; 5.636 ; 6.464 ; 6.466 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_LDQM        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_1        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_0        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_CLKOUT[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_CLKOUT[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[31]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[30]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[29]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[28]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[27]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[26]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[25]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[24]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[23]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[22]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[21]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[20]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GPIO_1_CLKIN[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[31]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[30]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[29]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[28]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[27]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[26]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[25]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[24]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[23]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[22]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[21]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[20]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[19]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[18]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[17]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[16]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[15]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[14]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[13]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_CLKIN[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_LDQM        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_UDQM        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA_1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA_0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.08 V              ; -0.00596 V          ; 0.305 V                              ; 0.266 V                              ; 5.3e-09 s                   ; 4.39e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.08e-06 V                  ; 3.08 V             ; -0.00596 V         ; 0.305 V                             ; 0.266 V                             ; 5.3e-09 s                  ; 4.39e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1_CLKOUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1_CLKOUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; LEDG[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.08 V              ; -0.00596 V          ; 0.305 V                              ; 0.266 V                              ; 5.3e-09 s                   ; 4.39e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.08e-06 V                  ; 3.08 V             ; -0.00596 V         ; 0.305 V                             ; 0.266 V                             ; 5.3e-09 s                  ; 4.39e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[31]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[30]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[29]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[28]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[27]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[26]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[25]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[24]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_LDQM        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_UDQM        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_BA_1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_BA_0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.48 V              ; -0.0142 V           ; 0.362 V                              ; 0.291 V                              ; 3.89e-09 s                  ; 3.25e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.9e-07 V                   ; 3.48 V             ; -0.0142 V          ; 0.362 V                             ; 0.291 V                             ; 3.89e-09 s                 ; 3.25e-09 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_CLKOUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_CLKOUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; LEDG[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.48 V              ; -0.0142 V           ; 0.362 V                              ; 0.291 V                              ; 3.89e-09 s                  ; 3.25e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.9e-07 V                   ; 3.48 V             ; -0.0142 V          ; 0.362 V                             ; 0.291 V                             ; 3.89e-09 s                 ; 3.25e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[31]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[30]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[29]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[28]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[27]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[26]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[25]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[24]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                            ; CLOCK_50                                            ; 3105     ; 0        ; 0        ; 0        ;
; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 141      ; 0        ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 11653    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                            ; CLOCK_50                                            ; 3105     ; 0        ; 0        ; 0        ;
; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 141      ; 0        ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 11653    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                           ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                            ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                            ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                            ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 2574  ; 2574 ;
; Unconstrained Output Ports      ; 89    ; 89   ;
; Unconstrained Output Port Paths ; 554   ; 554  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed May 13 22:04:01 2015
Info: Command: quartus_sta DE0_D5M -c DE0_D5M
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_v5o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'DE0_D5M.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {inst|u6|altpll_component|auto_generated|pll1|clk[0]} {inst|u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -phase -117.00 -duty_cycle 50.00 -name {inst|u6|altpll_component|auto_generated|pll1|clk[1]} {inst|u6|altpll_component|auto_generated|pll1|clk[1]}
Warning (332060): Node: ps2:inst6|clk_div[8] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2:inst6|ps2_clk_in was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DE0_D5M:inst|rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: GPIO_1_CLKIN[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.649
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.649       -36.227 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.663         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.221
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.221         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.419
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.419      -333.262 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.676         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.071
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.071         0.000 CLOCK_50 
    Info (332119):     4.070         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.735
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.735         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.567         0.000 CLOCK_50 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 11.417 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ps2:inst6|clk_div[8] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2:inst6|ps2_clk_in was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DE0_D5M:inst|rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: GPIO_1_CLKIN[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.102
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.102        -0.620 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.078         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.196
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.196         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.774
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.774      -143.538 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.249         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.879
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.879         0.000 CLOCK_50 
    Info (332119):     3.573         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.739
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.739         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.538         0.000 CLOCK_50 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 11.878 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ps2:inst6|clk_div[8] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2:inst6|ps2_clk_in was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DE0_D5M:inst|rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: GPIO_1_CLKIN[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.335
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.335         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.533         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.120
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.120         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 0.831
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.831         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.874         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.130
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.130         0.000 CLOCK_50 
    Info (332119):     2.374         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.747
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.747         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.265         0.000 CLOCK_50 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.421 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 583 megabytes
    Info: Processing ended: Wed May 13 22:04:12 2015
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:06


