# ===== #
# Archs #
# ===== #

1 -> 1 with 100 executions (backedge)
0 -> 1 with 1 executions
1 -> 2 with 1 executions

# ================ #
# Extracted CFDFCs #
# ================ #

CFDFC #0: 1
  - Number of executions: 100
  - Number of units: 45
  - Number of channels: 60
  - Number of backedges: 2

# ========================== #
# Buffer Placement Decisions #
# ========================== #

mux0_outs_ins_fork1:
  - Buffering constraints: {
  	transparent slots: [0, inf]
  	opaque slots: [0, inf]
  	Total slots: 0, 
  	in/out delays: (0, 0)
  	total delay: 0
  }

  - MILP decision: 1 slot(s)
  - Placement decision: 
  1 OneSlotDV slot(s)
  1 OneSlotR slot(s)
  0 FifoDV slot(s)
  0 FifoNone slot(s)
  0 OneSlotDVR slot(s)
  0 ShiftRegDV slot(s)

fork1_outs_4_lhs_cmpi0:
  - Buffering constraints: {
  	transparent slots: [0, inf]
  	opaque slots: [0, inf]
  	Total slots: 0, 
  	in/out delays: (0, 0)
  	total delay: 0
  }

  - MILP decision: 14 slot(s)
  - Placement decision: 
  0 OneSlotDV slot(s)
  0 OneSlotR slot(s)
  0 FifoDV slot(s)
  14 FifoNone slot(s)
  0 OneSlotDVR slot(s)
  0 ShiftRegDV slot(s)

control_merge0_outs_ins_fork5:
  - Buffering constraints: {
  	transparent slots: [0, inf]
  	opaque slots: [0, inf]
  	Total slots: 0, 
  	in/out delays: (0, 0)
  	total delay: 0
  }

  - MILP decision: 1 slot(s)
  - Placement decision: 
  1 OneSlotDV slot(s)
  0 OneSlotR slot(s)
  0 FifoDV slot(s)
  0 FifoNone slot(s)
  0 OneSlotDVR slot(s)
  0 ShiftRegDV slot(s)

load2_dataOut_lhs_cmpf0:
  - Buffering constraints: {
  	transparent slots: [0, inf]
  	opaque slots: [0, inf]
  	Total slots: 0, 
  	in/out delays: (0, 0)
  	total delay: 0
  }

  - MILP decision: 13 slot(s)
  - Placement decision: 
  0 OneSlotDV slot(s)
  0 OneSlotR slot(s)
  0 FifoDV slot(s)
  13 FifoNone slot(s)
  0 OneSlotDVR slot(s)
  0 ShiftRegDV slot(s)

speculating_branch0_trueOut_ins_fork9:
  - Buffering constraints: {
  	transparent slots: [0, inf]
  	opaque slots: [0, inf]
  	Total slots: 0, 
  	in/out delays: (0, 0)
  	total delay: 0
  }

  - MILP decision: 14 slot(s)
  - Placement decision: 
  0 OneSlotDV slot(s)
  0 OneSlotR slot(s)
  0 FifoDV slot(s)
  14 FifoNone slot(s)
  0 OneSlotDVR slot(s)
  0 ShiftRegDV slot(s)

cond_br3_falseOut_ins_spec_commit3:
  - Buffering constraints: {
  	transparent slots: [0, inf]
  	opaque slots: [0, inf]
  	Total slots: 0, 
  	in/out delays: (0, 0)
  	total delay: 0
  }

  - MILP decision: 14 slot(s)
  - Placement decision: 
  0 OneSlotDV slot(s)
  0 OneSlotR slot(s)
  0 FifoDV slot(s)
  14 FifoNone slot(s)
  0 OneSlotDVR slot(s)
  0 ShiftRegDV slot(s)

# ================= #
# CFDFC Throughputs #
# ================= #

Throughput of CFDFC #0: 1.000000e+00

# =================== #
# Channel Throughputs #
# =================== #

Per-channel throughputs of CFDFC #0:
  non_spec0_dataOut_ins_0_control_merge0: 0.000000e+00
  non_spec1_dataOut_ins_0_mux0: 0.000000e+00
  mux0_outs_ins_fork1: 1.000000e+00
  fork1_outs_0_ins_trunci0: 0.000000e+00
  fork1_outs_1_ins_trunci1: 0.000000e+00
  fork1_outs_2_ins_trunci2: 0.000000e+00
  fork1_outs_3_ins_spec_save_commit2: 0.000000e+00
  fork1_outs_4_lhs_cmpi0: 1.400000e+01
  fork1_outs_5_lhs_addi1: 0.000000e+00
  trunci0_outs_lhs_addi0: 0.000000e+00
  trunci1_outs_addrIn_load2: 0.000000e+00
  trunci2_outs_addrIn_load0: 0.000000e+00
  control_merge0_outs_ins_fork5: 1.000000e+00
  control_merge0_index_index_mux0: 0.000000e+00
  fork5_outs_0_ins_spec_save_commit1: 0.000000e+00
  fork5_outs_1_ins_spec_prebuffer10: 0.000000e+00
  source0_outs_ctrl_constant1: 0.000000e+00
  constant1_outs_ins_fork2: 0.000000e+00
  fork2_outs_0_ins_extsi4: 0.000000e+00
  fork2_outs_1_ins_extsi1: 0.000000e+00
  extsi4_outs_rhs_addi0: 0.000000e+00
  extsi1_outs_rhs_addi1: 0.000000e+00
  source1_outs_ctrl_constant5: 0.000000e+00
  constant5_outs_rhs_mulf0: 0.000000e+00
  source2_outs_ctrl_constant2: 0.000000e+00
  constant2_outs_ins_extsi2: 0.000000e+00
  extsi2_outs_rhs_cmpi0: 0.000000e+00
  load0_dataOut_lhs_addf0: 0.000000e+00
  addi0_result_addrIn_load1: 0.000000e+00
  load1_dataOut_rhs_addf0: 0.000000e+00
  addf0_result_lhs_mulf0: 0.000000e+00
  addi1_result_ins_spec_save_commit0: 0.000000e+00
  load2_dataOut_lhs_cmpf0: 1.300000e+01
  mulf0_result_rhs_cmpf0: 0.000000e+00
  cmpf0_result_rhs_andi0: 0.000000e+00
  cmpi0_result_lhs_andi0: 0.000000e+00
  andi0_result_ins_spec_prebuffer20: 0.000000e+00
  spec_prebuffer10_outs_0_ins_fork7: 0.000000e+00
  spec_prebuffer10_outs_1_ins_fork6: 0.000000e+00
  fork6_outs_0_ctrl_spec_save_commit2: 0.000000e+00
  fork6_outs_1_ctrl_spec_save_commit1: 0.000000e+00
  fork6_outs_2_ctrl_spec_save_commit0: 0.000000e+00
  fork7_outs_0_spec_tag_data_speculating_branch0: 0.000000e+00
  fork7_outs_1_condition_cond_br3: 0.000000e+00
  fork7_outs_2_condition_cond_br2: 0.000000e+00
  fork7_outs_3_data_speculating_branch0: 0.000000e+00
  fork7_outs_4_condition_cond_br1: 0.000000e+00
  spec_prebuffer20_outs_1_data_cond_br0: 0.000000e+00
  spec_prebuffer20_outs_2_condition_cond_br4: 0.000000e+00
  cond_br0_falseOut_ins_fork8: 0.000000e+00
  fork8_outs_3_ctrl_spec_commit3: 0.000000e+00
  speculating_branch0_trueOut_ins_fork9: 1.400000e+01
  fork9_outs_0_condition_cond_br0: 0.000000e+00
  fork9_outs_1_data_cond_br4: 0.000000e+00
  spec_save_commit0_outs_data_cond_br1: 0.000000e+00
  cond_br1_trueOut_ins_1_mux0: 0.000000e+00
  spec_save_commit1_outs_data_cond_br2: 0.000000e+00
  cond_br2_trueOut_ins_1_control_merge0: 0.000000e+00
  spec_save_commit2_outs_data_cond_br3: 0.000000e+00
  cond_br3_falseOut_ins_spec_commit3: 1.400000e+01


# =================== #
# Unit Retimings #
# =================== #

Unit retimings of CFDFC #0:
  non_spec0: (in: 0.000000e+00, out: 0.000000e+00)
  non_spec1: (in: 0.000000e+00, out: 0.000000e+00)
  mux0: (in: 0.000000e+00, out: 0.000000e+00)
  fork1: (in: 1.000000e+00, out: 1.000000e+00)
  trunci0: (in: 1.000000e+00, out: 1.000000e+00)
  trunci1: (in: 1.000000e+00, out: 1.000000e+00)
  trunci2: (in: 1.000000e+00, out: 1.000000e+00)
  control_merge0: (in: 0.000000e+00, out: 0.000000e+00)
  fork5: (in: 1.000000e+00, out: 1.000000e+00)
  source0: (in: 1.000000e+00, out: 1.000000e+00)
  constant1: (in: 1.000000e+00, out: 1.000000e+00)
  fork2: (in: 1.000000e+00, out: 1.000000e+00)
  extsi4: (in: 1.000000e+00, out: 1.000000e+00)
  extsi1: (in: 1.000000e+00, out: 1.000000e+00)
  source1: (in: 1.100000e+01, out: 1.100000e+01)
  constant5: (in: 1.100000e+01, out: 1.100000e+01)
  source2: (in: 1.500000e+01, out: 1.500000e+01)
  constant2: (in: 1.500000e+01, out: 1.500000e+01)
  extsi2: (in: 1.500000e+01, out: 1.500000e+01)
  load0: (in: 1.000000e+00, out: 2.000000e+00)
  addi0: (in: 1.000000e+00, out: 1.000000e+00)
  load1: (in: 1.000000e+00, out: 2.000000e+00)
  addf0: (in: 2.000000e+00, out: 1.100000e+01)
  addi1: (in: 1.000000e+00, out: 1.000000e+00)
  load2: (in: 1.000000e+00, out: 2.000000e+00)
  mulf0: (in: 1.100000e+01, out: 1.500000e+01)
  cmpf0: (in: 1.500000e+01, out: 1.500000e+01)
  cmpi0: (in: 1.500000e+01, out: 1.500000e+01)
  andi0: (in: 1.500000e+01, out: 1.500000e+01)
  spec_prebuffer10: (in: 1.000000e+00, out: 1.000000e+00)
  fork6: (in: 1.000000e+00, out: 1.000000e+00)
  fork7: (in: 1.000000e+00, out: 1.000000e+00)
  spec_prebuffer20: (in: 1.500000e+01, out: 1.500000e+01)
  cond_br0: (in: 1.500000e+01, out: 1.500000e+01)
  fork8: (in: 1.500000e+01, out: 1.500000e+01)
  speculating_branch0: (in: 1.000000e+00, out: 1.000000e+00)
  fork9: (in: 1.500000e+01, out: 1.500000e+01)
  cond_br4: (in: 1.500000e+01, out: 1.500000e+01)
  spec_save_commit0: (in: 1.000000e+00, out: 1.000000e+00)
  cond_br1: (in: 1.000000e+00, out: 1.000000e+00)
  spec_save_commit1: (in: 1.000000e+00, out: 1.000000e+00)
  cond_br2: (in: 1.000000e+00, out: 1.000000e+00)
  spec_save_commit2: (in: 1.000000e+00, out: 1.000000e+00)
  cond_br3: (in: 1.000000e+00, out: 1.000000e+00)
  spec_commit3: (in: 1.500000e+01, out: 1.500000e+01)

