University project for the Structure of Computer Systems

It is a basic ALU done in VHDL and tested on a Basys3 FPGA

Those projects were individuals and unique per group

The documentation is present in the files above.
