-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity n2G is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    n2G_input_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    n2G_input_TVALID : IN STD_LOGIC;
    n2G_input_TREADY : OUT STD_LOGIC;
    n2G_input_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    n2G_input_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    n2G_input_TUSER : IN STD_LOGIC_VECTOR (15 downto 0);
    n2G_output_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    n2G_output_TVALID : OUT STD_LOGIC;
    n2G_output_TREADY : IN STD_LOGIC;
    n2G_output_TDEST : OUT STD_LOGIC_VECTOR (7 downto 0);
    n2G_output_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    n2G_output_TID : OUT STD_LOGIC_VECTOR (7 downto 0);
    n2G_output_TUSER : OUT STD_LOGIC_VECTOR (15 downto 0);
    n2G_output_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of n2G is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal input_V_data_V_0_data_out : STD_LOGIC_VECTOR (511 downto 0);
    signal input_V_data_V_0_vld_in : STD_LOGIC;
    signal input_V_data_V_0_vld_out : STD_LOGIC;
    signal input_V_data_V_0_ack_in : STD_LOGIC;
    signal input_V_data_V_0_ack_out : STD_LOGIC;
    signal input_V_data_V_0_payload_A : STD_LOGIC_VECTOR (511 downto 0);
    signal input_V_data_V_0_payload_B : STD_LOGIC_VECTOR (511 downto 0);
    signal input_V_data_V_0_sel_rd : STD_LOGIC := '0';
    signal input_V_data_V_0_sel_wr : STD_LOGIC := '0';
    signal input_V_data_V_0_sel : STD_LOGIC;
    signal input_V_data_V_0_load_A : STD_LOGIC;
    signal input_V_data_V_0_load_B : STD_LOGIC;
    signal input_V_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal input_V_data_V_0_state_cmp_full : STD_LOGIC;
    signal input_V_keep_V_0_data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal input_V_keep_V_0_vld_in : STD_LOGIC;
    signal input_V_keep_V_0_vld_out : STD_LOGIC;
    signal input_V_keep_V_0_ack_in : STD_LOGIC;
    signal input_V_keep_V_0_ack_out : STD_LOGIC;
    signal input_V_keep_V_0_payload_A : STD_LOGIC_VECTOR (63 downto 0);
    signal input_V_keep_V_0_payload_B : STD_LOGIC_VECTOR (63 downto 0);
    signal input_V_keep_V_0_sel_rd : STD_LOGIC := '0';
    signal input_V_keep_V_0_sel_wr : STD_LOGIC := '0';
    signal input_V_keep_V_0_sel : STD_LOGIC;
    signal input_V_keep_V_0_load_A : STD_LOGIC;
    signal input_V_keep_V_0_load_B : STD_LOGIC;
    signal input_V_keep_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal input_V_keep_V_0_state_cmp_full : STD_LOGIC;
    signal input_V_last_V_0_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_last_V_0_vld_in : STD_LOGIC;
    signal input_V_last_V_0_vld_out : STD_LOGIC;
    signal input_V_last_V_0_ack_in : STD_LOGIC;
    signal input_V_last_V_0_ack_out : STD_LOGIC;
    signal input_V_last_V_0_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_last_V_0_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_last_V_0_sel_rd : STD_LOGIC := '0';
    signal input_V_last_V_0_sel_wr : STD_LOGIC := '0';
    signal input_V_last_V_0_sel : STD_LOGIC;
    signal input_V_last_V_0_load_A : STD_LOGIC;
    signal input_V_last_V_0_load_B : STD_LOGIC;
    signal input_V_last_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal input_V_last_V_0_state_cmp_full : STD_LOGIC;
    signal input_V_user_V_0_vld_in : STD_LOGIC;
    signal input_V_user_V_0_ack_out : STD_LOGIC;
    signal input_V_user_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_V_data_V_1_data_out : STD_LOGIC_VECTOR (511 downto 0);
    signal output_V_data_V_1_vld_in : STD_LOGIC;
    signal output_V_data_V_1_vld_out : STD_LOGIC;
    signal output_V_data_V_1_ack_in : STD_LOGIC;
    signal output_V_data_V_1_ack_out : STD_LOGIC;
    signal output_V_data_V_1_payload_A : STD_LOGIC_VECTOR (511 downto 0);
    signal output_V_data_V_1_payload_B : STD_LOGIC_VECTOR (511 downto 0);
    signal output_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal output_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal output_V_data_V_1_sel : STD_LOGIC;
    signal output_V_data_V_1_load_A : STD_LOGIC;
    signal output_V_data_V_1_load_B : STD_LOGIC;
    signal output_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal output_V_dest_V_1_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal output_V_dest_V_1_vld_in : STD_LOGIC;
    signal output_V_dest_V_1_vld_out : STD_LOGIC;
    signal output_V_dest_V_1_ack_in : STD_LOGIC;
    signal output_V_dest_V_1_ack_out : STD_LOGIC;
    signal output_V_dest_V_1_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal output_V_dest_V_1_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal output_V_dest_V_1_sel_rd : STD_LOGIC := '0';
    signal output_V_dest_V_1_sel_wr : STD_LOGIC := '0';
    signal output_V_dest_V_1_sel : STD_LOGIC;
    signal output_V_dest_V_1_load_A : STD_LOGIC;
    signal output_V_dest_V_1_load_B : STD_LOGIC;
    signal output_V_dest_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_V_dest_V_1_state_cmp_full : STD_LOGIC;
    signal output_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_last_V_1_vld_in : STD_LOGIC;
    signal output_V_last_V_1_vld_out : STD_LOGIC;
    signal output_V_last_V_1_ack_in : STD_LOGIC;
    signal output_V_last_V_1_ack_out : STD_LOGIC;
    signal output_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal output_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal output_V_last_V_1_sel : STD_LOGIC;
    signal output_V_last_V_1_load_A : STD_LOGIC;
    signal output_V_last_V_1_load_B : STD_LOGIC;
    signal output_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal output_V_id_V_1_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal output_V_id_V_1_vld_in : STD_LOGIC;
    signal output_V_id_V_1_vld_out : STD_LOGIC;
    signal output_V_id_V_1_ack_in : STD_LOGIC;
    signal output_V_id_V_1_ack_out : STD_LOGIC;
    signal output_V_id_V_1_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal output_V_id_V_1_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal output_V_id_V_1_sel_rd : STD_LOGIC := '0';
    signal output_V_id_V_1_sel_wr : STD_LOGIC := '0';
    signal output_V_id_V_1_sel : STD_LOGIC;
    signal output_V_id_V_1_load_A : STD_LOGIC;
    signal output_V_id_V_1_load_B : STD_LOGIC;
    signal output_V_id_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_V_id_V_1_state_cmp_full : STD_LOGIC;
    signal output_V_user_V_1_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal output_V_user_V_1_vld_in : STD_LOGIC;
    signal output_V_user_V_1_vld_out : STD_LOGIC;
    signal output_V_user_V_1_ack_in : STD_LOGIC;
    signal output_V_user_V_1_ack_out : STD_LOGIC;
    signal output_V_user_V_1_payload_A : STD_LOGIC_VECTOR (15 downto 0);
    signal output_V_user_V_1_payload_B : STD_LOGIC_VECTOR (15 downto 0);
    signal output_V_user_V_1_sel_rd : STD_LOGIC := '0';
    signal output_V_user_V_1_sel_wr : STD_LOGIC := '0';
    signal output_V_user_V_1_sel : STD_LOGIC;
    signal output_V_user_V_1_load_A : STD_LOGIC;
    signal output_V_user_V_1_load_B : STD_LOGIC;
    signal output_V_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_V_user_V_1_state_cmp_full : STD_LOGIC;
    signal output_V_keep_V_1_data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal output_V_keep_V_1_vld_in : STD_LOGIC;
    signal output_V_keep_V_1_vld_out : STD_LOGIC;
    signal output_V_keep_V_1_ack_in : STD_LOGIC;
    signal output_V_keep_V_1_ack_out : STD_LOGIC;
    signal output_V_keep_V_1_payload_A : STD_LOGIC_VECTOR (63 downto 0);
    signal output_V_keep_V_1_payload_B : STD_LOGIC_VECTOR (63 downto 0);
    signal output_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal output_V_keep_V_1_sel_wr : STD_LOGIC := '0';
    signal output_V_keep_V_1_sel : STD_LOGIC;
    signal output_V_keep_V_1_load_A : STD_LOGIC;
    signal output_V_keep_V_1_load_B : STD_LOGIC;
    signal output_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_V_keep_V_1_state_cmp_full : STD_LOGIC;
    signal n2G_input_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln69_fu_137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal n2G_output_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal icmp_ln69_reg_172 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal icmp_ln69_reg_172_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i_op_assign_reg_98 : STD_LOGIC_VECTOR (15 downto 0);
    signal id_V_reg_156 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal dest_V_reg_161 : STD_LOGIC_VECTOR (7 downto 0);
    signal size_V_fu_133_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal size_V_reg_166 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_fu_142_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_V_reg_181 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_keep_V_reg_186 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_last_V_reg_191 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_state5 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((output_V_keep_V_1_state = ap_const_lv2_1) or (output_V_user_V_1_state = ap_const_lv2_1) or (output_V_id_V_1_state = ap_const_lv2_1) or (output_V_last_V_1_state = ap_const_lv2_1) or (output_V_dest_V_1_state = ap_const_lv2_1) or (output_V_data_V_1_state = ap_const_lv2_1) or ((output_V_keep_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_user_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_id_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_last_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_dest_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_data_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (input_V_data_V_0_vld_out = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((ap_start = ap_const_logic_0) or (input_V_data_V_0_vld_out = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    input_V_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_V_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((input_V_data_V_0_ack_out = ap_const_logic_1) and (input_V_data_V_0_vld_out = ap_const_logic_1))) then 
                                        input_V_data_V_0_sel_rd <= not(input_V_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    input_V_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_V_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((input_V_data_V_0_ack_in = ap_const_logic_1) and (input_V_data_V_0_vld_in = ap_const_logic_1))) then 
                                        input_V_data_V_0_sel_wr <= not(input_V_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    input_V_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_V_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((input_V_data_V_0_state = ap_const_lv2_2) and (input_V_data_V_0_vld_in = ap_const_logic_0)) or ((input_V_data_V_0_state = ap_const_lv2_3) and (input_V_data_V_0_vld_in = ap_const_logic_0) and (input_V_data_V_0_ack_out = ap_const_logic_1)))) then 
                    input_V_data_V_0_state <= ap_const_lv2_2;
                elsif ((((input_V_data_V_0_state = ap_const_lv2_1) and (input_V_data_V_0_ack_out = ap_const_logic_0)) or ((input_V_data_V_0_state = ap_const_lv2_3) and (input_V_data_V_0_ack_out = ap_const_logic_0) and (input_V_data_V_0_vld_in = ap_const_logic_1)))) then 
                    input_V_data_V_0_state <= ap_const_lv2_1;
                elsif (((not(((input_V_data_V_0_vld_in = ap_const_logic_0) and (input_V_data_V_0_ack_out = ap_const_logic_1))) and not(((input_V_data_V_0_ack_out = ap_const_logic_0) and (input_V_data_V_0_vld_in = ap_const_logic_1))) and (input_V_data_V_0_state = ap_const_lv2_3)) or ((input_V_data_V_0_state = ap_const_lv2_1) and (input_V_data_V_0_ack_out = ap_const_logic_1)) or ((input_V_data_V_0_state = ap_const_lv2_2) and (input_V_data_V_0_vld_in = ap_const_logic_1)))) then 
                    input_V_data_V_0_state <= ap_const_lv2_3;
                else 
                    input_V_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    input_V_keep_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_V_keep_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((input_V_keep_V_0_ack_out = ap_const_logic_1) and (input_V_keep_V_0_vld_out = ap_const_logic_1))) then 
                                        input_V_keep_V_0_sel_rd <= not(input_V_keep_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    input_V_keep_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_V_keep_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((input_V_keep_V_0_ack_in = ap_const_logic_1) and (input_V_keep_V_0_vld_in = ap_const_logic_1))) then 
                                        input_V_keep_V_0_sel_wr <= not(input_V_keep_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    input_V_keep_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_V_keep_V_0_state <= ap_const_lv2_0;
            else
                if ((((input_V_keep_V_0_state = ap_const_lv2_2) and (input_V_keep_V_0_vld_in = ap_const_logic_0)) or ((input_V_keep_V_0_state = ap_const_lv2_3) and (input_V_keep_V_0_vld_in = ap_const_logic_0) and (input_V_keep_V_0_ack_out = ap_const_logic_1)))) then 
                    input_V_keep_V_0_state <= ap_const_lv2_2;
                elsif ((((input_V_keep_V_0_state = ap_const_lv2_1) and (input_V_keep_V_0_ack_out = ap_const_logic_0)) or ((input_V_keep_V_0_state = ap_const_lv2_3) and (input_V_keep_V_0_ack_out = ap_const_logic_0) and (input_V_keep_V_0_vld_in = ap_const_logic_1)))) then 
                    input_V_keep_V_0_state <= ap_const_lv2_1;
                elsif (((not(((input_V_keep_V_0_vld_in = ap_const_logic_0) and (input_V_keep_V_0_ack_out = ap_const_logic_1))) and not(((input_V_keep_V_0_ack_out = ap_const_logic_0) and (input_V_keep_V_0_vld_in = ap_const_logic_1))) and (input_V_keep_V_0_state = ap_const_lv2_3)) or ((input_V_keep_V_0_state = ap_const_lv2_1) and (input_V_keep_V_0_ack_out = ap_const_logic_1)) or ((input_V_keep_V_0_state = ap_const_lv2_2) and (input_V_keep_V_0_vld_in = ap_const_logic_1)))) then 
                    input_V_keep_V_0_state <= ap_const_lv2_3;
                else 
                    input_V_keep_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    input_V_last_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_V_last_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((input_V_last_V_0_ack_out = ap_const_logic_1) and (input_V_last_V_0_vld_out = ap_const_logic_1))) then 
                                        input_V_last_V_0_sel_rd <= not(input_V_last_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    input_V_last_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_V_last_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((input_V_last_V_0_ack_in = ap_const_logic_1) and (input_V_last_V_0_vld_in = ap_const_logic_1))) then 
                                        input_V_last_V_0_sel_wr <= not(input_V_last_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    input_V_last_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_V_last_V_0_state <= ap_const_lv2_0;
            else
                if ((((input_V_last_V_0_state = ap_const_lv2_2) and (input_V_last_V_0_vld_in = ap_const_logic_0)) or ((input_V_last_V_0_state = ap_const_lv2_3) and (input_V_last_V_0_vld_in = ap_const_logic_0) and (input_V_last_V_0_ack_out = ap_const_logic_1)))) then 
                    input_V_last_V_0_state <= ap_const_lv2_2;
                elsif ((((input_V_last_V_0_state = ap_const_lv2_1) and (input_V_last_V_0_ack_out = ap_const_logic_0)) or ((input_V_last_V_0_state = ap_const_lv2_3) and (input_V_last_V_0_ack_out = ap_const_logic_0) and (input_V_last_V_0_vld_in = ap_const_logic_1)))) then 
                    input_V_last_V_0_state <= ap_const_lv2_1;
                elsif (((not(((input_V_last_V_0_vld_in = ap_const_logic_0) and (input_V_last_V_0_ack_out = ap_const_logic_1))) and not(((input_V_last_V_0_ack_out = ap_const_logic_0) and (input_V_last_V_0_vld_in = ap_const_logic_1))) and (input_V_last_V_0_state = ap_const_lv2_3)) or ((input_V_last_V_0_state = ap_const_lv2_1) and (input_V_last_V_0_ack_out = ap_const_logic_1)) or ((input_V_last_V_0_state = ap_const_lv2_2) and (input_V_last_V_0_vld_in = ap_const_logic_1)))) then 
                    input_V_last_V_0_state <= ap_const_lv2_3;
                else 
                    input_V_last_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    input_V_user_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_V_user_V_0_state <= ap_const_lv2_0;
            else
                if ((((input_V_user_V_0_state = ap_const_lv2_2) and (input_V_user_V_0_vld_in = ap_const_logic_0)) or ((input_V_user_V_0_state = ap_const_lv2_3) and (input_V_user_V_0_vld_in = ap_const_logic_0) and (input_V_user_V_0_ack_out = ap_const_logic_1)))) then 
                    input_V_user_V_0_state <= ap_const_lv2_2;
                elsif ((((input_V_user_V_0_state = ap_const_lv2_1) and (input_V_user_V_0_ack_out = ap_const_logic_0)) or ((input_V_user_V_0_state = ap_const_lv2_3) and (input_V_user_V_0_ack_out = ap_const_logic_0) and (input_V_user_V_0_vld_in = ap_const_logic_1)))) then 
                    input_V_user_V_0_state <= ap_const_lv2_1;
                elsif (((not(((input_V_user_V_0_vld_in = ap_const_logic_0) and (input_V_user_V_0_ack_out = ap_const_logic_1))) and not(((input_V_user_V_0_ack_out = ap_const_logic_0) and (input_V_user_V_0_vld_in = ap_const_logic_1))) and (input_V_user_V_0_state = ap_const_lv2_3)) or ((input_V_user_V_0_state = ap_const_lv2_1) and (input_V_user_V_0_ack_out = ap_const_logic_1)) or ((input_V_user_V_0_state = ap_const_lv2_2) and (input_V_user_V_0_vld_in = ap_const_logic_1)))) then 
                    input_V_user_V_0_state <= ap_const_lv2_3;
                else 
                    input_V_user_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_V_data_V_1_ack_out = ap_const_logic_1) and (output_V_data_V_1_vld_out = ap_const_logic_1))) then 
                                        output_V_data_V_1_sel_rd <= not(output_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((output_V_data_V_1_ack_in = ap_const_logic_1) and (output_V_data_V_1_vld_in = ap_const_logic_1))) then 
                                        output_V_data_V_1_sel_wr <= not(output_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    output_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_V_data_V_1_state = ap_const_lv2_2) and (output_V_data_V_1_vld_in = ap_const_logic_0)) or ((output_V_data_V_1_state = ap_const_lv2_3) and (output_V_data_V_1_vld_in = ap_const_logic_0) and (output_V_data_V_1_ack_out = ap_const_logic_1)))) then 
                    output_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((output_V_data_V_1_state = ap_const_lv2_1) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_data_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0) and (output_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_V_data_V_1_vld_in = ap_const_logic_0) and (output_V_data_V_1_ack_out = ap_const_logic_1))) and not(((n2G_output_TREADY = ap_const_logic_0) and (output_V_data_V_1_vld_in = ap_const_logic_1))) and (output_V_data_V_1_state = ap_const_lv2_3)) or ((output_V_data_V_1_state = ap_const_lv2_1) and (output_V_data_V_1_ack_out = ap_const_logic_1)) or ((output_V_data_V_1_state = ap_const_lv2_2) and (output_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    output_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_V_dest_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_dest_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_V_dest_V_1_ack_out = ap_const_logic_1) and (output_V_dest_V_1_vld_out = ap_const_logic_1))) then 
                                        output_V_dest_V_1_sel_rd <= not(output_V_dest_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_V_dest_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_dest_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((output_V_dest_V_1_ack_in = ap_const_logic_1) and (output_V_dest_V_1_vld_in = ap_const_logic_1))) then 
                                        output_V_dest_V_1_sel_wr <= not(output_V_dest_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    output_V_dest_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_dest_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_V_dest_V_1_state = ap_const_lv2_2) and (output_V_dest_V_1_vld_in = ap_const_logic_0)) or ((output_V_dest_V_1_state = ap_const_lv2_3) and (output_V_dest_V_1_vld_in = ap_const_logic_0) and (output_V_dest_V_1_ack_out = ap_const_logic_1)))) then 
                    output_V_dest_V_1_state <= ap_const_lv2_2;
                elsif ((((output_V_dest_V_1_state = ap_const_lv2_1) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_dest_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0) and (output_V_dest_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_dest_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_V_dest_V_1_vld_in = ap_const_logic_0) and (output_V_dest_V_1_ack_out = ap_const_logic_1))) and not(((n2G_output_TREADY = ap_const_logic_0) and (output_V_dest_V_1_vld_in = ap_const_logic_1))) and (output_V_dest_V_1_state = ap_const_lv2_3)) or ((output_V_dest_V_1_state = ap_const_lv2_1) and (output_V_dest_V_1_ack_out = ap_const_logic_1)) or ((output_V_dest_V_1_state = ap_const_lv2_2) and (output_V_dest_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_dest_V_1_state <= ap_const_lv2_3;
                else 
                    output_V_dest_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_V_id_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_id_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_V_id_V_1_ack_out = ap_const_logic_1) and (output_V_id_V_1_vld_out = ap_const_logic_1))) then 
                                        output_V_id_V_1_sel_rd <= not(output_V_id_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_V_id_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_id_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((output_V_id_V_1_ack_in = ap_const_logic_1) and (output_V_id_V_1_vld_in = ap_const_logic_1))) then 
                                        output_V_id_V_1_sel_wr <= not(output_V_id_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    output_V_id_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_id_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_V_id_V_1_state = ap_const_lv2_2) and (output_V_id_V_1_vld_in = ap_const_logic_0)) or ((output_V_id_V_1_state = ap_const_lv2_3) and (output_V_id_V_1_vld_in = ap_const_logic_0) and (output_V_id_V_1_ack_out = ap_const_logic_1)))) then 
                    output_V_id_V_1_state <= ap_const_lv2_2;
                elsif ((((output_V_id_V_1_state = ap_const_lv2_1) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_id_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0) and (output_V_id_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_id_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_V_id_V_1_vld_in = ap_const_logic_0) and (output_V_id_V_1_ack_out = ap_const_logic_1))) and not(((n2G_output_TREADY = ap_const_logic_0) and (output_V_id_V_1_vld_in = ap_const_logic_1))) and (output_V_id_V_1_state = ap_const_lv2_3)) or ((output_V_id_V_1_state = ap_const_lv2_1) and (output_V_id_V_1_ack_out = ap_const_logic_1)) or ((output_V_id_V_1_state = ap_const_lv2_2) and (output_V_id_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_id_V_1_state <= ap_const_lv2_3;
                else 
                    output_V_id_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_V_keep_V_1_ack_out = ap_const_logic_1) and (output_V_keep_V_1_vld_out = ap_const_logic_1))) then 
                                        output_V_keep_V_1_sel_rd <= not(output_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_V_keep_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_keep_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((output_V_keep_V_1_ack_in = ap_const_logic_1) and (output_V_keep_V_1_vld_in = ap_const_logic_1))) then 
                                        output_V_keep_V_1_sel_wr <= not(output_V_keep_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    output_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_V_keep_V_1_state = ap_const_lv2_2) and (output_V_keep_V_1_vld_in = ap_const_logic_0)) or ((output_V_keep_V_1_state = ap_const_lv2_3) and (output_V_keep_V_1_vld_in = ap_const_logic_0) and (output_V_keep_V_1_ack_out = ap_const_logic_1)))) then 
                    output_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((output_V_keep_V_1_state = ap_const_lv2_1) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_keep_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0) and (output_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_keep_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_V_keep_V_1_vld_in = ap_const_logic_0) and (output_V_keep_V_1_ack_out = ap_const_logic_1))) and not(((n2G_output_TREADY = ap_const_logic_0) and (output_V_keep_V_1_vld_in = ap_const_logic_1))) and (output_V_keep_V_1_state = ap_const_lv2_3)) or ((output_V_keep_V_1_state = ap_const_lv2_1) and (output_V_keep_V_1_ack_out = ap_const_logic_1)) or ((output_V_keep_V_1_state = ap_const_lv2_2) and (output_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    output_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_V_last_V_1_ack_out = ap_const_logic_1) and (output_V_last_V_1_vld_out = ap_const_logic_1))) then 
                                        output_V_last_V_1_sel_rd <= not(output_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((output_V_last_V_1_ack_in = ap_const_logic_1) and (output_V_last_V_1_vld_in = ap_const_logic_1))) then 
                                        output_V_last_V_1_sel_wr <= not(output_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    output_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_V_last_V_1_state = ap_const_lv2_2) and (output_V_last_V_1_vld_in = ap_const_logic_0)) or ((output_V_last_V_1_state = ap_const_lv2_3) and (output_V_last_V_1_vld_in = ap_const_logic_0) and (output_V_last_V_1_ack_out = ap_const_logic_1)))) then 
                    output_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((output_V_last_V_1_state = ap_const_lv2_1) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_last_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0) and (output_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_V_last_V_1_vld_in = ap_const_logic_0) and (output_V_last_V_1_ack_out = ap_const_logic_1))) and not(((n2G_output_TREADY = ap_const_logic_0) and (output_V_last_V_1_vld_in = ap_const_logic_1))) and (output_V_last_V_1_state = ap_const_lv2_3)) or ((output_V_last_V_1_state = ap_const_lv2_1) and (output_V_last_V_1_ack_out = ap_const_logic_1)) or ((output_V_last_V_1_state = ap_const_lv2_2) and (output_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    output_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_V_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_V_user_V_1_ack_out = ap_const_logic_1) and (output_V_user_V_1_vld_out = ap_const_logic_1))) then 
                                        output_V_user_V_1_sel_rd <= not(output_V_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_V_user_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_user_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((output_V_user_V_1_ack_in = ap_const_logic_1) and (output_V_user_V_1_vld_in = ap_const_logic_1))) then 
                                        output_V_user_V_1_sel_wr <= not(output_V_user_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    output_V_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_V_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_V_user_V_1_state = ap_const_lv2_2) and (output_V_user_V_1_vld_in = ap_const_logic_0)) or ((output_V_user_V_1_state = ap_const_lv2_3) and (output_V_user_V_1_vld_in = ap_const_logic_0) and (output_V_user_V_1_ack_out = ap_const_logic_1)))) then 
                    output_V_user_V_1_state <= ap_const_lv2_2;
                elsif ((((output_V_user_V_1_state = ap_const_lv2_1) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_user_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0) and (output_V_user_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_user_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_V_user_V_1_vld_in = ap_const_logic_0) and (output_V_user_V_1_ack_out = ap_const_logic_1))) and not(((n2G_output_TREADY = ap_const_logic_0) and (output_V_user_V_1_vld_in = ap_const_logic_1))) and (output_V_user_V_1_state = ap_const_lv2_3)) or ((output_V_user_V_1_state = ap_const_lv2_1) and (output_V_user_V_1_ack_out = ap_const_logic_1)) or ((output_V_user_V_1_state = ap_const_lv2_2) and (output_V_user_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_user_V_1_state <= ap_const_lv2_3;
                else 
                    output_V_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    i_op_assign_reg_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln69_fu_137_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_op_assign_reg_98 <= i_fu_142_p2;
            elsif ((not(((ap_start = ap_const_logic_0) or (input_V_data_V_0_vld_out = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_op_assign_reg_98 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (input_V_data_V_0_vld_out = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                dest_V_reg_161 <= input_V_data_V_0_data_out(31 downto 24);
                id_V_reg_156 <= input_V_data_V_0_data_out(23 downto 16);
                size_V_reg_166 <= size_V_fu_133_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln69_reg_172 <= icmp_ln69_fu_137_p2;
                icmp_ln69_reg_172_pp0_iter1_reg <= icmp_ln69_reg_172;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((input_V_data_V_0_load_A = ap_const_logic_1)) then
                input_V_data_V_0_payload_A <= n2G_input_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((input_V_data_V_0_load_B = ap_const_logic_1)) then
                input_V_data_V_0_payload_B <= n2G_input_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((input_V_keep_V_0_load_A = ap_const_logic_1)) then
                input_V_keep_V_0_payload_A <= n2G_input_TKEEP;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((input_V_keep_V_0_load_B = ap_const_logic_1)) then
                input_V_keep_V_0_payload_B <= n2G_input_TKEEP;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((input_V_last_V_0_load_A = ap_const_logic_1)) then
                input_V_last_V_0_payload_A <= n2G_input_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((input_V_last_V_0_load_B = ap_const_logic_1)) then
                input_V_last_V_0_payload_B <= n2G_input_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_data_V_1_load_A = ap_const_logic_1)) then
                output_V_data_V_1_payload_A <= tmp_data_V_reg_181;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_data_V_1_load_B = ap_const_logic_1)) then
                output_V_data_V_1_payload_B <= tmp_data_V_reg_181;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_dest_V_1_load_A = ap_const_logic_1)) then
                output_V_dest_V_1_payload_A <= dest_V_reg_161;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_dest_V_1_load_B = ap_const_logic_1)) then
                output_V_dest_V_1_payload_B <= dest_V_reg_161;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_id_V_1_load_A = ap_const_logic_1)) then
                output_V_id_V_1_payload_A <= id_V_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_id_V_1_load_B = ap_const_logic_1)) then
                output_V_id_V_1_payload_B <= id_V_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_keep_V_1_load_A = ap_const_logic_1)) then
                output_V_keep_V_1_payload_A <= tmp_keep_V_reg_186;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_keep_V_1_load_B = ap_const_logic_1)) then
                output_V_keep_V_1_payload_B <= tmp_keep_V_reg_186;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_last_V_1_load_A = ap_const_logic_1)) then
                output_V_last_V_1_payload_A <= tmp_last_V_reg_191;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_last_V_1_load_B = ap_const_logic_1)) then
                output_V_last_V_1_payload_B <= tmp_last_V_reg_191;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_user_V_1_load_A = ap_const_logic_1)) then
                output_V_user_V_1_payload_A <= size_V_reg_166;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_user_V_1_load_B = ap_const_logic_1)) then
                output_V_user_V_1_payload_B <= size_V_reg_166;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln69_fu_137_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_data_V_reg_181 <= input_V_data_V_0_data_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln69_fu_137_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_keep_V_reg_186 <= input_V_keep_V_0_data_out;
                tmp_last_V_reg_191 <= input_V_last_V_0_data_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, input_V_data_V_0_vld_out, n2G_output_TREADY, output_V_data_V_1_state, output_V_dest_V_1_state, output_V_last_V_1_state, output_V_id_V_1_state, output_V_user_V_1_state, output_V_keep_V_1_state, ap_enable_reg_pp0_iter0, icmp_ln69_fu_137_p2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (input_V_data_V_0_vld_out = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln69_fu_137_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln69_fu_137_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((output_V_keep_V_1_state = ap_const_lv2_1) or (output_V_user_V_1_state = ap_const_lv2_1) or (output_V_id_V_1_state = ap_const_lv2_1) or (output_V_last_V_1_state = ap_const_lv2_1) or (output_V_dest_V_1_state = ap_const_lv2_1) or (output_V_data_V_1_state = ap_const_lv2_1) or ((output_V_keep_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_user_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_id_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_last_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_dest_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_data_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(input_V_data_V_0_vld_out, ap_enable_reg_pp0_iter0, icmp_ln69_fu_137_p2)
    begin
                ap_block_pp0_stage0_01001 <= ((icmp_ln69_fu_137_p2 = ap_const_lv1_0) and (input_V_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(input_V_data_V_0_vld_out, ap_enable_reg_pp0_iter0, icmp_ln69_fu_137_p2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state3_io, ap_block_state4_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state4_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln69_fu_137_p2 = ap_const_lv1_0) and (input_V_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(input_V_data_V_0_vld_out, ap_enable_reg_pp0_iter0, icmp_ln69_fu_137_p2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state3_io, ap_block_state4_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state4_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln69_fu_137_p2 = ap_const_lv1_0) and (input_V_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, input_V_data_V_0_vld_out)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (input_V_data_V_0_vld_out = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(input_V_data_V_0_vld_out, icmp_ln69_fu_137_p2)
    begin
                ap_block_state2_pp0_stage0_iter0 <= ((icmp_ln69_fu_137_p2 = ap_const_lv1_0) and (input_V_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state3_io_assign_proc : process(output_V_data_V_1_ack_in, icmp_ln69_reg_172)
    begin
                ap_block_state3_io <= ((icmp_ln69_reg_172 = ap_const_lv1_0) and (output_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(output_V_data_V_1_ack_in, icmp_ln69_reg_172_pp0_iter1_reg)
    begin
                ap_block_state4_io <= ((icmp_ln69_reg_172_pp0_iter1_reg = ap_const_lv1_0) and (output_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_assign_proc : process(n2G_output_TREADY, output_V_data_V_1_state, output_V_dest_V_1_state, output_V_last_V_1_state, output_V_id_V_1_state, output_V_user_V_1_state, output_V_keep_V_1_state)
    begin
                ap_block_state5 <= ((output_V_keep_V_1_state = ap_const_lv2_1) or (output_V_user_V_1_state = ap_const_lv2_1) or (output_V_id_V_1_state = ap_const_lv2_1) or (output_V_last_V_1_state = ap_const_lv2_1) or (output_V_dest_V_1_state = ap_const_lv2_1) or (output_V_data_V_1_state = ap_const_lv2_1) or ((output_V_keep_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_user_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_id_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_last_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_dest_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_data_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln69_fu_137_p2)
    begin
        if ((icmp_ln69_fu_137_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, n2G_output_TREADY, output_V_data_V_1_state, output_V_dest_V_1_state, output_V_last_V_1_state, output_V_id_V_1_state, output_V_user_V_1_state, output_V_keep_V_1_state, ap_CS_fsm_state5)
    begin
        if ((not(((output_V_keep_V_1_state = ap_const_lv2_1) or (output_V_user_V_1_state = ap_const_lv2_1) or (output_V_id_V_1_state = ap_const_lv2_1) or (output_V_last_V_1_state = ap_const_lv2_1) or (output_V_dest_V_1_state = ap_const_lv2_1) or (output_V_data_V_1_state = ap_const_lv2_1) or ((output_V_keep_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_user_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_id_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_last_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_dest_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_data_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(n2G_output_TREADY, output_V_data_V_1_state, output_V_dest_V_1_state, output_V_last_V_1_state, output_V_id_V_1_state, output_V_user_V_1_state, output_V_keep_V_1_state, ap_CS_fsm_state5)
    begin
        if ((not(((output_V_keep_V_1_state = ap_const_lv2_1) or (output_V_user_V_1_state = ap_const_lv2_1) or (output_V_id_V_1_state = ap_const_lv2_1) or (output_V_last_V_1_state = ap_const_lv2_1) or (output_V_dest_V_1_state = ap_const_lv2_1) or (output_V_data_V_1_state = ap_const_lv2_1) or ((output_V_keep_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_user_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_id_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_last_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_dest_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)) or ((output_V_data_V_1_state = ap_const_lv2_3) and (n2G_output_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    i_fu_142_p2 <= std_logic_vector(unsigned(i_op_assign_reg_98) + unsigned(ap_const_lv16_1));
    icmp_ln69_fu_137_p2 <= "1" when (i_op_assign_reg_98 = size_V_reg_166) else "0";
    input_V_data_V_0_ack_in <= input_V_data_V_0_state(1);

    input_V_data_V_0_ack_out_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, input_V_data_V_0_vld_out, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln69_fu_137_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln69_fu_137_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (input_V_data_V_0_vld_out = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_V_data_V_0_ack_out <= ap_const_logic_1;
        else 
            input_V_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    input_V_data_V_0_data_out_assign_proc : process(input_V_data_V_0_payload_A, input_V_data_V_0_payload_B, input_V_data_V_0_sel)
    begin
        if ((input_V_data_V_0_sel = ap_const_logic_1)) then 
            input_V_data_V_0_data_out <= input_V_data_V_0_payload_B;
        else 
            input_V_data_V_0_data_out <= input_V_data_V_0_payload_A;
        end if; 
    end process;

    input_V_data_V_0_load_A <= (input_V_data_V_0_state_cmp_full and not(input_V_data_V_0_sel_wr));
    input_V_data_V_0_load_B <= (input_V_data_V_0_state_cmp_full and input_V_data_V_0_sel_wr);
    input_V_data_V_0_sel <= input_V_data_V_0_sel_rd;
    input_V_data_V_0_state_cmp_full <= '0' when (input_V_data_V_0_state = ap_const_lv2_1) else '1';
    input_V_data_V_0_vld_in <= n2G_input_TVALID;
    input_V_data_V_0_vld_out <= input_V_data_V_0_state(0);
    input_V_keep_V_0_ack_in <= input_V_keep_V_0_state(1);

    input_V_keep_V_0_ack_out_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, input_V_data_V_0_vld_out, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln69_fu_137_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln69_fu_137_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (input_V_data_V_0_vld_out = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_V_keep_V_0_ack_out <= ap_const_logic_1;
        else 
            input_V_keep_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    input_V_keep_V_0_data_out_assign_proc : process(input_V_keep_V_0_payload_A, input_V_keep_V_0_payload_B, input_V_keep_V_0_sel)
    begin
        if ((input_V_keep_V_0_sel = ap_const_logic_1)) then 
            input_V_keep_V_0_data_out <= input_V_keep_V_0_payload_B;
        else 
            input_V_keep_V_0_data_out <= input_V_keep_V_0_payload_A;
        end if; 
    end process;

    input_V_keep_V_0_load_A <= (input_V_keep_V_0_state_cmp_full and not(input_V_keep_V_0_sel_wr));
    input_V_keep_V_0_load_B <= (input_V_keep_V_0_state_cmp_full and input_V_keep_V_0_sel_wr);
    input_V_keep_V_0_sel <= input_V_keep_V_0_sel_rd;
    input_V_keep_V_0_state_cmp_full <= '0' when (input_V_keep_V_0_state = ap_const_lv2_1) else '1';
    input_V_keep_V_0_vld_in <= n2G_input_TVALID;
    input_V_keep_V_0_vld_out <= input_V_keep_V_0_state(0);
    input_V_last_V_0_ack_in <= input_V_last_V_0_state(1);

    input_V_last_V_0_ack_out_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, input_V_data_V_0_vld_out, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln69_fu_137_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln69_fu_137_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (input_V_data_V_0_vld_out = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_V_last_V_0_ack_out <= ap_const_logic_1;
        else 
            input_V_last_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    input_V_last_V_0_data_out_assign_proc : process(input_V_last_V_0_payload_A, input_V_last_V_0_payload_B, input_V_last_V_0_sel)
    begin
        if ((input_V_last_V_0_sel = ap_const_logic_1)) then 
            input_V_last_V_0_data_out <= input_V_last_V_0_payload_B;
        else 
            input_V_last_V_0_data_out <= input_V_last_V_0_payload_A;
        end if; 
    end process;

    input_V_last_V_0_load_A <= (input_V_last_V_0_state_cmp_full and not(input_V_last_V_0_sel_wr));
    input_V_last_V_0_load_B <= (input_V_last_V_0_state_cmp_full and input_V_last_V_0_sel_wr);
    input_V_last_V_0_sel <= input_V_last_V_0_sel_rd;
    input_V_last_V_0_state_cmp_full <= '0' when (input_V_last_V_0_state = ap_const_lv2_1) else '1';
    input_V_last_V_0_vld_in <= n2G_input_TVALID;
    input_V_last_V_0_vld_out <= input_V_last_V_0_state(0);

    input_V_user_V_0_ack_out_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, input_V_data_V_0_vld_out, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln69_fu_137_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln69_fu_137_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (input_V_data_V_0_vld_out = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_V_user_V_0_ack_out <= ap_const_logic_1;
        else 
            input_V_user_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    input_V_user_V_0_vld_in <= n2G_input_TVALID;

    n2G_input_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, input_V_data_V_0_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln69_fu_137_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln69_fu_137_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            n2G_input_TDATA_blk_n <= input_V_data_V_0_state(0);
        else 
            n2G_input_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    n2G_input_TREADY <= input_V_user_V_0_state(1);
    n2G_output_TDATA <= output_V_data_V_1_data_out;

    n2G_output_TDATA_blk_n_assign_proc : process(output_V_data_V_1_state, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln69_reg_172, ap_enable_reg_pp0_iter2, icmp_ln69_reg_172_pp0_iter1_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln69_reg_172_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln69_reg_172 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            n2G_output_TDATA_blk_n <= output_V_data_V_1_state(1);
        else 
            n2G_output_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    n2G_output_TDEST <= output_V_dest_V_1_data_out;
    n2G_output_TID <= output_V_id_V_1_data_out;
    n2G_output_TKEEP <= output_V_keep_V_1_data_out;
    n2G_output_TLAST <= output_V_last_V_1_data_out;
    n2G_output_TUSER <= output_V_user_V_1_data_out;
    n2G_output_TVALID <= output_V_keep_V_1_state(0);
    output_V_data_V_1_ack_in <= output_V_data_V_1_state(1);
    output_V_data_V_1_ack_out <= n2G_output_TREADY;

    output_V_data_V_1_data_out_assign_proc : process(output_V_data_V_1_payload_A, output_V_data_V_1_payload_B, output_V_data_V_1_sel)
    begin
        if ((output_V_data_V_1_sel = ap_const_logic_1)) then 
            output_V_data_V_1_data_out <= output_V_data_V_1_payload_B;
        else 
            output_V_data_V_1_data_out <= output_V_data_V_1_payload_A;
        end if; 
    end process;

    output_V_data_V_1_load_A <= (output_V_data_V_1_state_cmp_full and not(output_V_data_V_1_sel_wr));
    output_V_data_V_1_load_B <= (output_V_data_V_1_state_cmp_full and output_V_data_V_1_sel_wr);
    output_V_data_V_1_sel <= output_V_data_V_1_sel_rd;
    output_V_data_V_1_state_cmp_full <= '0' when (output_V_data_V_1_state = ap_const_lv2_1) else '1';

    output_V_data_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln69_reg_172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln69_reg_172 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            output_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            output_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_V_data_V_1_vld_out <= output_V_data_V_1_state(0);
    output_V_dest_V_1_ack_in <= output_V_dest_V_1_state(1);
    output_V_dest_V_1_ack_out <= n2G_output_TREADY;

    output_V_dest_V_1_data_out_assign_proc : process(output_V_dest_V_1_payload_A, output_V_dest_V_1_payload_B, output_V_dest_V_1_sel)
    begin
        if ((output_V_dest_V_1_sel = ap_const_logic_1)) then 
            output_V_dest_V_1_data_out <= output_V_dest_V_1_payload_B;
        else 
            output_V_dest_V_1_data_out <= output_V_dest_V_1_payload_A;
        end if; 
    end process;

    output_V_dest_V_1_load_A <= (output_V_dest_V_1_state_cmp_full and not(output_V_dest_V_1_sel_wr));
    output_V_dest_V_1_load_B <= (output_V_dest_V_1_state_cmp_full and output_V_dest_V_1_sel_wr);
    output_V_dest_V_1_sel <= output_V_dest_V_1_sel_rd;
    output_V_dest_V_1_state_cmp_full <= '0' when (output_V_dest_V_1_state = ap_const_lv2_1) else '1';

    output_V_dest_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln69_reg_172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln69_reg_172 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            output_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            output_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_V_dest_V_1_vld_out <= output_V_dest_V_1_state(0);
    output_V_id_V_1_ack_in <= output_V_id_V_1_state(1);
    output_V_id_V_1_ack_out <= n2G_output_TREADY;

    output_V_id_V_1_data_out_assign_proc : process(output_V_id_V_1_payload_A, output_V_id_V_1_payload_B, output_V_id_V_1_sel)
    begin
        if ((output_V_id_V_1_sel = ap_const_logic_1)) then 
            output_V_id_V_1_data_out <= output_V_id_V_1_payload_B;
        else 
            output_V_id_V_1_data_out <= output_V_id_V_1_payload_A;
        end if; 
    end process;

    output_V_id_V_1_load_A <= (output_V_id_V_1_state_cmp_full and not(output_V_id_V_1_sel_wr));
    output_V_id_V_1_load_B <= (output_V_id_V_1_state_cmp_full and output_V_id_V_1_sel_wr);
    output_V_id_V_1_sel <= output_V_id_V_1_sel_rd;
    output_V_id_V_1_state_cmp_full <= '0' when (output_V_id_V_1_state = ap_const_lv2_1) else '1';

    output_V_id_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln69_reg_172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln69_reg_172 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            output_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            output_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_V_id_V_1_vld_out <= output_V_id_V_1_state(0);
    output_V_keep_V_1_ack_in <= output_V_keep_V_1_state(1);
    output_V_keep_V_1_ack_out <= n2G_output_TREADY;

    output_V_keep_V_1_data_out_assign_proc : process(output_V_keep_V_1_payload_A, output_V_keep_V_1_payload_B, output_V_keep_V_1_sel)
    begin
        if ((output_V_keep_V_1_sel = ap_const_logic_1)) then 
            output_V_keep_V_1_data_out <= output_V_keep_V_1_payload_B;
        else 
            output_V_keep_V_1_data_out <= output_V_keep_V_1_payload_A;
        end if; 
    end process;

    output_V_keep_V_1_load_A <= (output_V_keep_V_1_state_cmp_full and not(output_V_keep_V_1_sel_wr));
    output_V_keep_V_1_load_B <= (output_V_keep_V_1_state_cmp_full and output_V_keep_V_1_sel_wr);
    output_V_keep_V_1_sel <= output_V_keep_V_1_sel_rd;
    output_V_keep_V_1_state_cmp_full <= '0' when (output_V_keep_V_1_state = ap_const_lv2_1) else '1';

    output_V_keep_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln69_reg_172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln69_reg_172 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            output_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            output_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_V_keep_V_1_vld_out <= output_V_keep_V_1_state(0);
    output_V_last_V_1_ack_in <= output_V_last_V_1_state(1);
    output_V_last_V_1_ack_out <= n2G_output_TREADY;

    output_V_last_V_1_data_out_assign_proc : process(output_V_last_V_1_payload_A, output_V_last_V_1_payload_B, output_V_last_V_1_sel)
    begin
        if ((output_V_last_V_1_sel = ap_const_logic_1)) then 
            output_V_last_V_1_data_out <= output_V_last_V_1_payload_B;
        else 
            output_V_last_V_1_data_out <= output_V_last_V_1_payload_A;
        end if; 
    end process;

    output_V_last_V_1_load_A <= (output_V_last_V_1_state_cmp_full and not(output_V_last_V_1_sel_wr));
    output_V_last_V_1_load_B <= (output_V_last_V_1_state_cmp_full and output_V_last_V_1_sel_wr);
    output_V_last_V_1_sel <= output_V_last_V_1_sel_rd;
    output_V_last_V_1_state_cmp_full <= '0' when (output_V_last_V_1_state = ap_const_lv2_1) else '1';

    output_V_last_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln69_reg_172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln69_reg_172 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            output_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            output_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_V_last_V_1_vld_out <= output_V_last_V_1_state(0);
    output_V_user_V_1_ack_in <= output_V_user_V_1_state(1);
    output_V_user_V_1_ack_out <= n2G_output_TREADY;

    output_V_user_V_1_data_out_assign_proc : process(output_V_user_V_1_payload_A, output_V_user_V_1_payload_B, output_V_user_V_1_sel)
    begin
        if ((output_V_user_V_1_sel = ap_const_logic_1)) then 
            output_V_user_V_1_data_out <= output_V_user_V_1_payload_B;
        else 
            output_V_user_V_1_data_out <= output_V_user_V_1_payload_A;
        end if; 
    end process;

    output_V_user_V_1_load_A <= (output_V_user_V_1_state_cmp_full and not(output_V_user_V_1_sel_wr));
    output_V_user_V_1_load_B <= (output_V_user_V_1_state_cmp_full and output_V_user_V_1_sel_wr);
    output_V_user_V_1_sel <= output_V_user_V_1_sel_rd;
    output_V_user_V_1_state_cmp_full <= '0' when (output_V_user_V_1_state = ap_const_lv2_1) else '1';

    output_V_user_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln69_reg_172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln69_reg_172 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            output_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            output_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_V_user_V_1_vld_out <= output_V_user_V_1_state(0);
    size_V_fu_133_p1 <= input_V_data_V_0_data_out(16 - 1 downto 0);
end behav;
