// Seed: 1520392902
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_12 = id_8;
  logic [-1 'b0 : -1  ==  1] id_13;
  assign id_13[1] = id_12;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output supply1 id_2
);
  logic id_4;
  assign id_2 = id_1;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
  wire id_7;
  assign id_2 = id_7;
  wire id_8;
  assign id_4[1'd0] = -1 / id_6 - 1;
endmodule
