
#include <dt-bindings/input/input.h>
#include "imx7d.dtsi"

/ {

	model = "Variscite i.MX7 Dual VAR-SOM-MX7";
	compatible = "variscite,imx7d-var-som", "fsl,imx7d";

	cpus {
		cpu0: cpu@0 {
			operating-points = <
				/* KHz	uV */
				996000	1075000
				792000	975000
			>;
		};
	};

	memory {
		reg = <0x80000000 0x80000000>;
	};

	pxp_v4l2_out {
		compatible = "fsl,imx7d-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "disabled";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg1_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			status = "disabled";
		};

		reg_usb_otg2_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_otg2_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 7 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			status = "okay";
		};

		reg_sd1_vmmc: regulator@3 {
			compatible = "regulator-fixed";
			regulator-name = "VDD_SD1";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio5 2 GPIO_ACTIVE_HIGH>;
			startup-delay-us = <200000>;
			enable-active-high;
		};

		reg_vref_1v8: regulator@5 {
			compatible = "regulator-fixed";
			reg = <5>;
			regulator-name = "vref-1v8";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
		};

		wlreg_on: fixedregulator@100 {
			compatible = "regulator-fixed";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-name = "wlreg_on";
		};

		reg_touch_3v3: reg_touch_3v3 {
			compatible = "regulator-fixed";
			regulator-name = "touch_3v3_supply";
			regulator-always-on;
			status = "disabled";
		};
	};

};

&adc1 {
	vref-supply = <&reg_vref_1v8>;
	status = "disabled";
};

&adc2 {
	vref-supply = <&reg_vref_1v8>;
	status = "disabled";
};

&cpu0 {
	arm-supply = <&sw1a_reg>;
};

&clks {
	assigned-clocks = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
	assigned-clock-rates = <884736000>;
};

&csi1 {
	status = "disabled";
};

&epxp {
	status = "okay";
};

&ecspi1 {
	status = "disabled";
};

&fec1 {
	pinctrl-names = "default","sleep";
	pinctrl-0 = <&pinctrl_enet1>;
	pinctrl-1 = <&pinctrl_enet1_sleep>;
	phy-supply=<&vgen3_reg>;
	assigned-clocks = <&clks IMX7D_ENET_PHY_REF_ROOT_SRC>,
			  <&clks IMX7D_ENET_AXI_ROOT_SRC>,
			  <&clks IMX7D_ENET1_TIME_ROOT_SRC>,
			  <&clks IMX7D_ENET1_TIME_ROOT_CLK>,
			  <&clks IMX7D_ENET_AXI_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_25M_CLK>,
				 <&clks IMX7D_PLL_ENET_MAIN_250M_CLK>,
				 <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
	assigned-clock-rates = <0>, <0>, <0>, <100000000>, <250000000>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio5 11 GPIO_ACTIVE_LOW>;
	phy-reset-post-delay = <20>;
	phy-reset-on-resume;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			adi,phy-mode-override = "rgmii-rxid";
			reg = <0>;
		};

		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			adi,phy-mode-override = "rgmii-rxid";
			reg = <1>;
		};
	};
};

&fec2 {
	pinctrl-names = "default","sleep";
	pinctrl-0 = <&pinctrl_enet2>;
	pinctrl-1 = <&pinctrl_enet2_sleep>;
	phy-supply=<&vgen3_reg>;
	assigned-clocks = <&clks IMX7D_ENET_PHY_REF_ROOT_SRC>,
			  <&clks IMX7D_ENET_AXI_ROOT_SRC>,
			  <&clks IMX7D_ENET2_TIME_ROOT_SRC>,
			  <&clks IMX7D_ENET2_TIME_ROOT_CLK>,
			  <&clks IMX7D_ENET_AXI_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_25M_CLK>,
				 <&clks IMX7D_PLL_ENET_MAIN_250M_CLK>,
				 <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
	assigned-clock-rates = <0>, <0>, <0>, <100000000>, <250000000>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy1>;
	phy-reset-gpios = <&gpio4 3 GPIO_ACTIVE_LOW>;
	phy-reset-post-delay = <20>;
	phy-reset-on-resume;
	status = "okay";
};

&mipi_csi {
	status = "disabled";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_gpio>;
	scl-gpios = <&gpio4 8 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio4 9 GPIO_ACTIVE_HIGH>;
	status = "okay";

	pmic: pfuze3000@8 {
		compatible = "fsl,pfuze3000";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1a {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			/* use sw1c_reg to align with pfuze100/pfuze200 */
			sw1c_reg: sw1b {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <1500000>;
				regulator-max-microvolt = <1850000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1650000>;
				regulator-boot-on;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vldo1 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen2_reg: vldo2 {
				status = "disabled";
			};

			vgen3_reg: vccsd {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vgen4_reg: v33 {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <2850000>;
				regulator-always-on;
			};

			vgen5_reg: vldo3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vldo4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};
};

&i2c2 {
	status = "disabled";
};

&gpmi {
	status = "disabled";
};

&iomuxc {
	imx7d-sdb {
		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX7D_PAD_SD2_CD_B__ENET1_MDIO			0x3
				MX7D_PAD_SD2_WP__ENET1_MDC			0x3
				MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC	0x1
				MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0	0x1
				MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1	0x1
				MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2	0x1
				MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3	0x1
				MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL	0x1
				MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC	0x1
				MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0	0x1
				MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1	0x1
				MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2	0x1
				MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3	0x1
				MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL	0x1
			>;
		};

		pinctrl_enet1_sleep: enet1_sleep_grp {
			fsl,pins = <
				MX7D_PAD_SD2_CD_B__GPIO5_IO9			0x10
				MX7D_PAD_SD2_WP__GPIO5_IO10			0x10
				MX7D_PAD_ENET1_RGMII_TXC__GPIO7_IO11		0x10
				MX7D_PAD_ENET1_RGMII_TD0__GPIO7_IO6		0x10
				MX7D_PAD_ENET1_RGMII_TD1__GPIO7_IO7		0x10
				MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8		0x10
				MX7D_PAD_ENET1_RGMII_TD3__GPIO7_IO9		0x10
				MX7D_PAD_ENET1_RGMII_TX_CTL__GPIO7_IO10		0x10
				MX7D_PAD_ENET1_RGMII_RXC__GPIO7_IO5		0x10
				MX7D_PAD_ENET1_RGMII_RD0__GPIO7_IO0		0x10
				MX7D_PAD_ENET1_RGMII_RD1__GPIO7_IO1		0x10
				MX7D_PAD_ENET1_RGMII_RD2__GPIO7_IO2		0x10
				MX7D_PAD_ENET1_RGMII_RD3__GPIO7_IO3		0x10
				MX7D_PAD_ENET1_RGMII_RX_CTL__GPIO7_IO4		0x10
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC		0x1
				MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0		0x1
				MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1		0x1
				MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2		0x1
				MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3		0x1
				MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL		0x1
				MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC		0x1
				MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0		0x1
				MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1		0x1
				MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2		0x1
				MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3		0x1
				MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL		0x1
			>;
		};

		pinctrl_enet2_sleep: enet2_sleep_grp {
			fsl,pins = <
				MX7D_PAD_EPDC_GDSP__GPIO2_IO27			0x10
				MX7D_PAD_EPDC_SDCE2__GPIO2_IO22			0x10
				MX7D_PAD_EPDC_SDCE3__GPIO2_IO23			0x10
				MX7D_PAD_EPDC_GDCLK__GPIO2_IO24			0x10
				MX7D_PAD_EPDC_GDOE__GPIO2_IO25			0x10
				MX7D_PAD_EPDC_GDRL__GPIO2_IO26			0x10
				MX7D_PAD_EPDC_SDCE1__GPIO2_IO21			0x10
				MX7D_PAD_EPDC_SDCLK__GPIO2_IO16			0x10
				MX7D_PAD_EPDC_SDLE__GPIO2_IO17			0x10
				MX7D_PAD_EPDC_SDOE__GPIO2_IO18			0x10
				MX7D_PAD_EPDC_SDSHR__GPIO2_IO19			0x10
				MX7D_PAD_EPDC_SDCE0__GPIO2_IO20			0x10
			>;
		};

		pinctrl_sai1_sleep: sai1grp_sleep {
			fsl,pins = <
				MX7D_PAD_ENET1_RX_CLK__GPIO7_IO13	0x10
				MX7D_PAD_ENET1_CRS__GPIO7_IO14		0x10
				MX7D_PAD_ENET1_COL__GPIO7_IO15		0x10
				MX7D_PAD_ENET1_TX_CLK__GPIO7_IO12	0x10
			>;
		};


		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX7D_PAD_I2C1_SDA__I2C1_SDA	0x4000007f
				MX7D_PAD_I2C1_SCL__I2C1_SCL	0x4000007f
			>;
		};

		pinctrl_i2c1_gpio: i2c1gpiogrp {
			fsl,pins = <
				MX7D_PAD_I2C1_SDA__GPIO4_IO9	0x4000007f
				MX7D_PAD_I2C1_SCL__GPIO4_IO8	0x4000007f
			>;
		};

		pinctrl_usdhc2_sleep: usdhc2grp_sleep {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__GPIO5_IO13		0x10
				MX7D_PAD_SD2_CLK__GPIO5_IO12		0x10
				MX7D_PAD_SD2_DATA0__GPIO5_IO14		0x10
				MX7D_PAD_SD2_DATA1__GPIO5_IO15		0x10
				MX7D_PAD_SD2_DATA2__GPIO5_IO16		0x10
				MX7D_PAD_SD2_DATA3__GPIO5_IO17		0x10
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__SD2_CMD	0x59
				MX7D_PAD_SD2_CLK__SD2_CLK	0x19
				MX7D_PAD_SD2_DATA0__SD2_DATA0	0x59
				MX7D_PAD_SD2_DATA1__SD2_DATA1	0x59
				MX7D_PAD_SD2_DATA2__SD2_DATA2	0x59
				MX7D_PAD_SD2_DATA3__SD2_DATA3	0x59
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__SD2_CMD	0x5a
				MX7D_PAD_SD2_CLK__SD2_CLK	0x1a
				MX7D_PAD_SD2_DATA0__SD2_DATA0	0x5a
				MX7D_PAD_SD2_DATA1__SD2_DATA1	0x5a
				MX7D_PAD_SD2_DATA2__SD2_DATA2	0x5a
				MX7D_PAD_SD2_DATA3__SD2_DATA3	0x5a
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__SD2_CMD	0x5b
				MX7D_PAD_SD2_CLK__SD2_CLK	0x1b
				MX7D_PAD_SD2_DATA0__SD2_DATA0	0x5b
				MX7D_PAD_SD2_DATA1__SD2_DATA1	0x5b
				MX7D_PAD_SD2_DATA2__SD2_DATA2	0x5b
				MX7D_PAD_SD2_DATA3__SD2_DATA3	0x5b
			>;
		};

	};
};

&sdma {
	status = "okay";
};

&iomuxc_lpsr {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_2 &pinctrl_usbotg2_pwr_2>;

	imx7d-sdb {
		pinctrl_hog_2: hoggrp-2 {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5		0x14
			>;
		};

		pinctrl_usbotg2_pwr_2: usbotg2-2 {
			fsl,pins = <
				   MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7		0x14
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B		0x74
			>;
		};

		pinctrl_sai1_mclk: sai1grp_mclk {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO01__SAI1_MCLK		0x1f
			>;
		};

		pinctrl_sai1_mclk_sleep: sai1grp_mclk_sleep {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1		0x10
			>;
		};

		pinctrl_wlan: wlangrp {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO04__GPIO1_IO4		0x09 /* WL_REG_ON */
				MX7D_PAD_LPSR_GPIO1_IO03__OSC32K_32K_OUT	0xb0 /* WIFI Slow clock */
			>;
		};

		pinctrl_wlan_sleep: wlangrp_sleep {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO04__GPIO1_IO4		0x10 /* WL_REG_ON */
				MX7D_PAD_LPSR_GPIO1_IO03__OSC32K_32K_OUT	0x10 /* WIFI Slow clock */
			>;
		};

	};
};


&usbotg1 {
	status = "disabled";
};

&usbotg2 {
	vbus-supply = <&reg_usb_otg2_vbus>;
	dr_mode = "host";
	status = "okay";
};

&usdhc2 {
       #address-cells = <1>;
       #size-cells = <0>;
       pinctrl-names = "default", "state_100mhz", "state_200mhz","sleep";
       pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_wlan>;
       pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_wlan>;
       pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_wlan>;
       pinctrl-3 = <&pinctrl_usdhc2_sleep>, <&pinctrl_wlan_sleep>;
       keep-power-in-suspend;
       non-removable;
       pm-ignore-notify;
       vmmc-supply = <&wlreg_on>;
       status = "okay";

       brcmf: bcrmf@1 {
               reg = <1>;
               compatible = "brcm,bcm4329-fmac";
       };
};

&usdhc3 {
	status = "disabled";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
};

&snvs_rtc {
	status = "okay";
};

&snvs_pwrkey {
	status = "okay";
};

&snvs_poweroff {
	status = "okay";
};
