                          CONFORMAL (R)
                   Version 24.10-p100 (30-May-2024) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2024. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 376 days old. You can download the latest version from http://downloads.cadence.com.

0
// Command: usage -auto -elapse
// Command: usage -auto -elapse
CPU time     : 0.94    seconds
Elapse time  : 6       seconds
Memory usage : 115.28  M bytes
0
// Command: set_mapping_method -sensitive
// Command: set_mapping_method -sensitive
0
// Command: set_verification_information fv_map_SIPO_netlistv_db
// Command: set_verification_information fv_map_SIPO_netlistv_db
// Note: Verification information fv_map_SIPO_netlistv_db does not exist. New directory created.
// Verification information is set to /home/bas33767/Desktop/DD_Lab_exercise/SIPO/Synthesis/IHP_Open-PDK_DFT/fv_map_SIPO_netlistv_db.
0
// Command: read_implementation_information fv/serial_to_parallel -golden fv_map -revised SIPO_netlistv -use_rtl_names
// Command: read_implementation_information fv/serial_to_parallel -golden fv_map -revised SIPO_netlistv -use_rtl_names
// Reading implementation information from fv/serial_to_parallel ...
// Note: Implementation information 'fv_map.fv.json' will be used
// Note: Implementation information 'SIPO_netlistv.fv.json' will be used
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                            16
       Sequential optimization                             0
        Sequential duplication                             0
         Boundary optimization                             0
            Synthesis equation                             0
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
// Command: set_parallel_option -threads 1,4 -norelease_license
// Command: set_parallel_option -threads 1,4 -norelease_license
// Number of threads is set to 1,4.
0
// Command: set_compare_options -threads 1,4
// Command: set_compare_options -threads 1,4
Set computing threads of compare to 1,4.
0
// Command: set env(RC_VERSION)     "23.11-s100_1"
23.11-s100_1
// Command: set env(CDN_SYNTH_ROOT) "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86"
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86"
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86
// Command: set env(CW_DIR) "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware"
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware"
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware
// Command: set lec_version_required "21.20249"
21.20249
// Command: if { ($lec_version < $lec_version_required) &&
//              [file exists /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware/old_encrypt_sim]} {
//              set env(CW_DIR_SIM) "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware/old_encrypt_sim"
//              set CW_DIR_SIM      "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware/old_encrypt_sim"
//          } else {
//              set env(CW_DIR_SIM) "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware/sim"
//              set CW_DIR_SIM      "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware/sim"
//          }
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware/sim
// Command: set_multiplier_implementation boothrca -both
// Command: set_multiplier_implementation boothrca -both
0
// Command: set_undefined_cell black_box -noascend -both
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path . /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/tech -library -both
// Command: add_search_path . /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/tech -library -both
0
// Command: read_library -liberty -both \
//              /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib
// Command: read_library -liberty -both /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib
// Parsing file /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:7)
// Note: (RTL9.23) Physical cell found in library (occurrence:6)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:2)
// Note: Read Liberty library successfully
0
// Command: read_design -verilog95   -golden -lastmod -noelab fv/serial_to_parallel/fv_map.v.gz
// Command: read_design -verilog95 -golden -lastmod -noelab fv/serial_to_parallel/fv_map.v.gz
// Parsing file fv/serial_to_parallel/fv_map.v.gz ...
0
// Command: elaborate_design -golden -root {serial_to_parallel}
// Command: elaborate_design -golden -root serial_to_parallel
// Golden root module is set to 'serial_to_parallel'
// Warning: (RTL2.13) Undriven pin is detected (occurrence:1)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:2)
// Warning: There are 1 undriven nets in Golden
// Warning: There are 1 undriven pins in Golden
0
// Command: read_design -verilog95   -revised -lastmod -noelab outputs/SIPO_netlist.v
// Command: read_design -verilog95 -revised -lastmod -noelab outputs/SIPO_netlist.v
// Parsing file outputs/SIPO_netlist.v ...
0
// Command: elaborate_design -revised -root {serial_to_parallel}
// Command: elaborate_design -revised -root serial_to_parallel
// Revised root module is set to 'serial_to_parallel'
0
// Command: write_design -golden fv_map_SIPO_netlistv_db/elab.v -replace
// Command: write_design -golden fv_map_SIPO_netlistv_db/elab.v -replace
// Note: Wrote VERILOG design successfully
0
// Command: report_design_data
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         1               1
Library-cells         24              24
============================================
Primitives      Golden              Revised
============================================
INPUT                5                    5
OUTPUT               9                    9
--------------------------------------------
AND                 24                   24
BUF                  7                    7
DFF                  8                    8
INV                 41                   41
OR                   8                    8
--------------------------------------------
Total               88                   88

0
// Command: report_black_box
// Command: report_black_box
0
// Command: report_modules
// Command: report_modules
Golden:
   serial_to_parallel 
Revised:
   serial_to_parallel 
0
// Command: set_flatten_model -seq_constant
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -hier_seq_merge
// Command: set_flatten_model -hier_seq_merge
0
// Command: puts "Dofile includes automatically generated DFT constraints. Carefully review the constraints"
Dofile includes automatically generated DFT constraints. Carefully review the constraints
// Command: puts "to ensure that functional logic is not excluded from verification."
to ensure that functional logic is not excluded from verification.
// Command: puts "Use 'write_do_lec -no_dft' to comment out DFT constraints."
Use 'write_do_lec -no_dft' to comment out DFT constraints.
// Command: add_pin_constraints 0 {scan_en} -golden
// Command: add_pin_constraints 0 scan_en -golden
0
// Command: add_ignored_outputs {scan_out} -golden
// Command: add_ignored_outputs scan_out -golden
0
// Command: add_pin_constraints 0 {scan_en} -revised
// Command: add_pin_constraints 0 scan_en -revised
0
// Command: add_ignored_outputs {scan_out} -revised
// Command: add_ignored_outputs scan_out -revised
0
// Command: analyze_extended_mapping fv/serial_to_parallel/fv_map.map.do fv/serial_to_parallel/SIPO_netlistv.map.do -output fv_map_SIPO_netlistv_1.map.do -input_specification rtl-n1 rtl-n2 -output_specification n1-n2 -replace -verbose
// Command: analyze_extended_mapping fv/serial_to_parallel/fv_map.map.do fv/serial_to_parallel/SIPO_netlistv.map.do -output fv_map_SIPO_netlistv_1.map.do -input_specification rtl-n1 rtl-n2 -output_specification n1-n2 -replace -verbose
// Information in fv/serial_to_parallel/fv_map.map.do
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
           Sequential Constant                             0
              Sequential Merge                             0
                       Mapping                            19
================================================================================
// Note: File 'fv/serial_to_parallel/fv_map.map.do' is a simplified mapping file; not an extended mapping file.
// Information in fv/serial_to_parallel/SIPO_netlistv.map.do
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
           Sequential Constant                             0
              Sequential Merge                             0
                       Mapping                            19
================================================================================
// Note: File 'fv/serial_to_parallel/SIPO_netlistv.map.do' is a simplified mapping file; not an extended mapping file.
// Analyzing extended mapping files...
// Successfully processed 19 mapped points.
// Note: Detected simplified mapping file format in the input files.
//       Output file 'fv_map_SIPO_netlistv_1.map.do' will also be a simplified mapping file.
// 19 extended mapping information records were written out.

0
// Command: set lec_version_required "21.10142"
21.10142
// Command: if {$lec_version >= $lec_version_required} {
//              puts "For safety of verification, PIs and POs should be mapped by name."
//              set_mapping_method -mapping_file_nopipo
//          }
For safety of verification, PIs and POs should be mapped by name.
// Command: set_mapping_method -mapping_file_nopipo
0
// Command: set_mapping_method -search_in_mapping_file
// Command: set_mapping_method -search_in_mapping_file
0
// Command: set_analyze_option -mapping_file fv_map_SIPO_netlistv_1.map.do
// Command: set_analyze_option -mapping_file fv_map_SIPO_netlistv_1.map.do
// Reading mapping information file fv_map_SIPO_netlistv_1.map.do ...
// 19 mapping information records are added
0
// Command: check_mapping_setup -mapping_file_quality -summary
// Command: check_mapping_setup -mapping_file_quality -summary
// Note: PI and PO are ignored due to set_mapping_method -MAPPING_FILE_NOPIPO
===============================================
        Mapping File Quality Summary
===============================================
                     Golden      Revised
-----------------------------------------------
Valid                     8            8
Mapped by File            8            8
===============================================
0
// Command: set lec_version_required "20.10100"
20.10100
// Command: if {$lec_version >= $lec_version_required} {
//              check_verification_information
//          }
// Command: check_verification_information
Checking Sequential constant...
Checking Sequential merge...
Checking Synthesis equation...
================================================================================
Implementation Information Check Summary: 
--------------------------------------------------------------------------------
Total Sequential Constants:     0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
--------------------------------------------------------------------------------
Total Sequential Merges:        0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
  Merge Target:
    Name Ambiguous:             0
    Name not Found:             0
--------------------------------------------------------------------------------
Total Synthesis Equations:      0
  Module not Found:             0
  Equation Conflict:            0
  Equation Syntax Error:        0
No Equation Modules:            0
================================================================================
0
// Command: set_analyze_option -auto -report_map
// Command: set_analyze_option -auto -report_map
0
// Command: set_system_mode lec
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling (auto) mapped 16 out of 16 DFF/DLATs
// 8 are from mapping setup information.
// Mapping key points ...
// Applying mapping information ...
// Mapped 8 key point(s) by mapping information
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            4      8         12      
--------------------------------------------------------------------------------
Revised           4      8         12      
================================================================================
Mapped points: USER class
--------------------------------------------------------------------------------
Mapped points     DFF       Total   
--------------------------------------------------------------------------------
Golden            8         8       
--------------------------------------------------------------------------------
Revised           8         8       
================================================================================
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            4      8         12      
--------------------------------------------------------------------------------
Revised           4      8         12      
================================================================================
Mapped points: USER class
--------------------------------------------------------------------------------
Mapped points     DFF       Total   
--------------------------------------------------------------------------------
Golden            8         8       
--------------------------------------------------------------------------------
Revised           8         8       
================================================================================
// Automatic setup finished.
0
// Command: report_unmapped_points -summary
// Command: report_unmapped_points -summary
There is no unmapped point
0
// Command: report_unmapped_points -notmapped
// Command: report_unmapped_points -notmapped
There is no unmapped point
0
// Command: add_compared_points -all
// Command: add_compared_points -all
// 16 compared points added to compare list
0
// Command: compare
// Command: compare
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           8      8         16      
================================================================================
0
// Command: report_compare_data -class nonequivalent -class abort -class notcompared
// Command: report_compare_data -class nonequivalent -class abort -class notcompared
0 Non-equivalent point(s) reported
0 Abort point(s) reported
0 Not-compared point(s) reported
0 compared point(s) reported
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           8      8         16      
================================================================================
0
// Command: report_verification -verbose
// Command: report_verification -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      0
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               yes
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 1
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        yes *
     Always false constraints detected:                        no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  0
     Multiple clocks in the design:                            no
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        0
     Duplicate module definition:                              no
     Black box due to undefined cells:                         no
     Golden design has abnormal ratio of unreachable gates:    no
     Ratio of golden unreachable gates:                        6%
     Revised design has abnormal ratio of unreachable gates:   no
     Ratio of revised unreachable gates:                       6%
     All primary input bus ordering is consistent:             yes
     All primary output bus ordering is consistent:            yes
     DFF/DLAT not compared due to disabled clock port(s):        0
     Always X compared point is detected:                      not checked
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Number of EQ compare points:                              16
     Number of NON-EQ compare points:                          0
     Number of Aborted compare points:                         0
     Number of Uncompared compare points :                     0
================================================================================
pass
// Command: report_statistics
// Command: report_statistics
Mapping and compare statistics
================================================================================
                     Compare Result       Golden            Revised
--------------------------------------------------------------------------------
Root module name                          serial_to_pa...   serial_to_pa...   

Primary inputs                                 4                  4
   Mapped                                      4                  4

Primary outputs                                8                  8
   Mapped                                      8                  8
      Equivalent                  8

State key points                               8                  8
   Mapped                                      8                  8
      Equivalent                  8
================================================================================
0
// Command: write_compared_points noneq.compared_points.serial_to_parallel.fv_map.SIPO_netlistv.tcl -class noneq -tclmode -replace
// Command: write_compared_points noneq.compared_points.serial_to_parallel.fv_map.SIPO_netlistv.tcl -class noneq -tclmode -replace
0
// Command: set lec_version_required "21.10100"
21.10100
// Command: if {$lec_version >= $lec_version_required} {
//              analyze_nonequivalent -source_diagnosis
//              report_nonequivalent_analysis > noneq.source_diag.serial_to_parallel.fv_map.SIPO_netlistv.rpt
//          }
// Command: analyze_nonequivalent -source_diagnosis
// Warning: Non-equivalent points do not exist.
// Command: report_nonequivalent_analysis > noneq.source_diag.serial_to_parallel.fv_map.SIPO_netlistv.rpt
0
// Command: report_test_vector -noneq > noneq.test_vector.serial_to_parallel.fv_map.SIPO_netlistv.rpt
// Command: report_test_vector -noneq > noneq.test_vector.serial_to_parallel.fv_map.SIPO_netlistv.rpt
0
// Command: if {![is_pass]} {
//              error "// ERROR: Compare was not equivalent."
//          }
// Command: write_verification_information
// Command: write_verification_information
// Verification information is written to fv_map_SIPO_netlistv_db.
0
// Command: report_verification_information
// Command: report_verification_information
// Generating reports on verification information at /home/bas33767/Desktop/DD_Lab_exercise/SIPO/Synthesis/IHP_Open-PDK_DFT/fv_map_SIPO_netlistv_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             10        10             
mapping             10        10             
sequential_constant 5         10             
sequential_merge    5         10             
sequential_phase    10        10             
datapath_analysis   5         10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             65        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 0         0                                            
sequential_merge    0         0                                            
sequential_phase    8         0              sequential_phase.json         
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
// Command: report_implementation_information
// Command: report_implementation_information
// Reporting implementation information...
// Information summary:
================================================================================
        Information Category     Total      Used    Unused  Rejected     Abort
--------------------------------------------------------------------------------
   Sequential instance phase        16         0        16         0         0
               Phase mapping         0         0         0         0         0
         Sequential constant         0         0         0         0         0
            Sequential merge         0         0         0         0         0
      Sequential unreachable         0         0         0         0         0
      Sequential duplication         0         0         0         0         0
       Boundary optimization         0         0         0         0         0
          Synthesis equation         0         0         0         0         0
  Combinational loop breaker         0         0         0         0         0
================================================================================
0
// Command: reset
// Command: reset
// Warning: Reset the system and deleting all design data
// Warning: Existing golden design has been deleted
// Warning: Existing golden library has been deleted
// Warning: Existing revised design has been deleted
// Warning: Existing revised library has been deleted
0
// Command: set_mapping_method -sensitive
// Command: set_mapping_method -sensitive
0
// Command: set_verification_information rtl_fv_map_db
// Command: set_verification_information rtl_fv_map_db
// Note: Verification information rtl_fv_map_db does not exist. New directory created.
// Verification information is set to /home/bas33767/Desktop/DD_Lab_exercise/SIPO/Synthesis/IHP_Open-PDK_DFT/rtl_fv_map_db.
0
// Command: read_implementation_information fv/serial_to_parallel -revised fv_map -use_rtl_names
// Command: read_implementation_information fv/serial_to_parallel -revised fv_map -use_rtl_names
// Reading implementation information from fv/serial_to_parallel ...
// Note: Implementation information 'fv_map.fv.json' will be used
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                             8
       Sequential optimization                             0
        Sequential duplication                             0
         Boundary optimization                             0
            Synthesis equation                             0
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
// Command: set_parallel_option -threads 1,4 -norelease_license
// Command: set_parallel_option -threads 1,4 -norelease_license
// Number of threads is set to 1,4.
0
// Command: set_compare_options -threads 1,4
// Command: set_compare_options -threads 1,4
Set computing threads of compare to 1,4.
0
// Command: set env(RC_VERSION)     "23.11-s100_1"
23.11-s100_1
// Command: set env(CDN_SYNTH_ROOT) "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86"
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86"
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86
// Command: set env(CW_DIR) "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware"
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware"
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware
// Command: set lec_version_required "21.20249"
21.20249
// Command: if { ($lec_version < $lec_version_required) &&
//              [file exists /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware/old_encrypt_sim]} {
//              set env(CW_DIR_SIM) "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware/old_encrypt_sim"
//              set CW_DIR_SIM      "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware/old_encrypt_sim"
//          } else {
//              set env(CW_DIR_SIM) "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware/sim"
//              set CW_DIR_SIM      "/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware/sim"
//          }
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/chipware/sim
// Command: set_multiplier_implementation boothrca -both
// Command: set_multiplier_implementation boothrca -both
0
// Command: set_undefined_cell black_box -noascend -both
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path . /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/tech -library -both
// Command: add_search_path . /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/GENUS231/tools.lnx86/lib/tech -library -both
0
// Command: read_library -liberty -both \
//              /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib
// Command: read_library -liberty -both /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib
// Parsing file /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:7)
// Note: (RTL9.23) Physical cell found in library (occurrence:6)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:2)
// Note: Read Liberty library successfully
0
// Command: set_undriven_signal 0 -golden
// Command: set_undriven_signal 0 -golden
0
// Command: set_naming_style genus -golden
// Command: set_naming_style genus -golden
0
// Command: set_naming_rule "%s\[%d\]" -instance_array -golden
// Command: set_naming_rule %s[%d] -instance_array -golden
0
// Command: set_naming_rule "%s_reg" -register -golden
// Command: set_naming_rule %s_reg -register -golden
0
// Command: set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -instance -golden
// Command: set_naming_rule %L.%s %L[%d].%s %s -instance -golden
0
// Command: set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -variable -golden
// Command: set_naming_rule %L.%s %L[%d].%s %s -variable -golden
0
// Command: set_naming_rule -ungroup_separator {_} -golden
// Command: set_naming_rule -ungroup_separator _ -golden
0
// Command: set_hdl_options -const_port_extend
// Command: set_hdl_options -const_port_extend
0
// Command: set_hdl_options -unsigned_conversion_overflow on
// Command: set_hdl_options -unsigned_conversion_overflow on
0
// Command: set_hdl_option -v_to_vd on
// Command: set_hdl_options -v_to_vd on
// Note: '-v' to '-vd' option is 'ON'
0
// Command: set lec_version_required "20.10100"
20.10100
// Command: if {$lec_version >= $lec_version_required} {
//          set_hdl_option -extract_macro_constraint
//          }
// Command: set_hdl_options -extract_macro_constraint
0
// Command: set lec_version_required "20.20226"
20.20226
// Command: if {$lec_version >= $lec_version_required} {
//              set_hdl_options -VERILOG_INCLUDE_DIR "sep:src"
//          } else {
//              set_hdl_options -VERILOG_INCLUDE_DIR "sep:src:cwd"
//          }
// Command: set_hdl_options -VERILOG_INCLUDE_DIR sep:src
0
// Command: add_search_path . -design -golden
// Command: add_search_path . -design -golden
0
// Command: read_design  -define SYNTHESIS  -merge bbox -golden -lastmod -noelab  -verilog2k ../../Verification/Pre-Synthesis/SIPO_Multi-Clock_Domain.v
// Command: read_design -define SYNTHESIS -merge bbox -golden -lastmod -noelab -verilog2k ../../Verification/Pre-Synthesis/SIPO_Multi-Clock_Domain.v
// Parsing file ../../Verification/Pre-Synthesis/SIPO_Multi-Clock_Domain.v ...
0
// Command: elaborate_design -golden -root {serial_to_parallel} -rootonly 
// Command: elaborate_design -golden -root serial_to_parallel -rootonly
// Golden root module is set to 'serial_to_parallel'
// Note: (VLG9.2) The `define macro is used (occurrence:1)
0
// Command: read_design -verilog95   -revised -lastmod -noelab fv/serial_to_parallel/fv_map.v.gz
// Command: read_design -verilog95 -revised -lastmod -noelab fv/serial_to_parallel/fv_map.v.gz
// Parsing file fv/serial_to_parallel/fv_map.v.gz ...
0
// Command: elaborate_design -revised -root {serial_to_parallel}
// Command: elaborate_design -revised -root serial_to_parallel
// Revised root module is set to 'serial_to_parallel'
// Warning: (RTL2.13) Undriven pin is detected (occurrence:1)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:2)
// Warning: There are 1 undriven nets in Revised
// Warning: There are 1 undriven pins in Revised
0
// Command: write_design -golden rtl_fv_map_db/elab.v -replace
// Command: write_design -golden rtl_fv_map_db/elab.v -replace
// Note: Wrote VERILOG design successfully
0
// Command: uniquify -all -nolib -golden
// Command: uniquify -all -nolib -golden
Uniquified 0 module(s)
0
// Command: report_design_data
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         1               1
Library-cells          0              24
============================================
Primitives      Golden              Revised
============================================
INPUT      *         3                    5
OUTPUT     *         8                    9
--------------------------------------------
AND        *         0                   24
BUF        *         0                    7
DFF                  8                    8
INV        *         1                   41
OR         *         0                    8
WIRE       *        16                    0
--------------------------------------------
Total               25                   88

0
// Command: report_black_box
// Command: report_black_box
0
// Command: report_modules
// Command: report_modules
Golden:
   serial_to_parallel 
Revised:
   serial_to_parallel 
0
// Command: set_flatten_model -seq_constant
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -hier_seq_merge
// Command: set_flatten_model -hier_seq_merge
0
// Command: set_flatten_model -balanced_modeling
// Command: set_flatten_model -balanced_modeling
0
// Command: puts "Dofile includes automatically generated DFT constraints. Carefully review the constraints"
Dofile includes automatically generated DFT constraints. Carefully review the constraints
// Command: puts "to ensure that functional logic is not excluded from verification."
to ensure that functional logic is not excluded from verification.
// Command: puts "Use 'write_do_lec -no_dft' to comment out DFT constraints."
Use 'write_do_lec -no_dft' to comment out DFT constraints.
// Command: add_pin_constraints 0 {scan_en} -revised
// Command: add_pin_constraints 0 scan_en -revised
0
// Command: add_ignored_outputs {scan_out} -revised
// Command: add_ignored_outputs scan_out -revised
0
// Command: set lec_version_required "21.10142"
21.10142
// Command: if {$lec_version >= $lec_version_required} {
//              puts "For safety of verification, PIs and POs should be mapped by name."
//              set_mapping_method -mapping_file_nopipo
//          }
For safety of verification, PIs and POs should be mapped by name.
// Command: set_mapping_method -mapping_file_nopipo
0
// Command: set_mapping_method -search_in_mapping_file
// Command: set_mapping_method -search_in_mapping_file
0
// Command: set_analyze_option -mapping_file fv/serial_to_parallel/fv_map.map.do
// Command: set_analyze_option -mapping_file fv/serial_to_parallel/fv_map.map.do
// Reading mapping information file fv/serial_to_parallel/fv_map.map.do ...
// Note: Genus pin mapping file detected. Using RTL names for mapping
// Note: Converted 8 name(s) from Genus pin mapping file to RTL name(s)
// 19 mapping information records are added
0
// Command: check_mapping_setup -mapping_file_quality -summary
// Command: check_mapping_setup -mapping_file_quality -summary
// Note: PI and PO are ignored due to set_mapping_method -MAPPING_FILE_NOPIPO
===============================================
        Mapping File Quality Summary
===============================================
                     Golden      Revised
-----------------------------------------------
Valid                     8            8
Mapped by File            8            8
Unmapped                  0            3
===============================================
0
// Command: set lec_version_required "20.10100"
20.10100
// Command: if {$lec_version >= $lec_version_required} {
//              check_verification_information
//          }
// Command: check_verification_information
Checking Sequential constant...
Checking Sequential merge...
Checking Synthesis equation...
================================================================================
Implementation Information Check Summary: 
--------------------------------------------------------------------------------
Total Sequential Constants:     0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
--------------------------------------------------------------------------------
Total Sequential Merges:        0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
  Merge Target:
    Name Ambiguous:             0
    Name not Found:             0
--------------------------------------------------------------------------------
Total Synthesis Equations:      0
  Module not Found:             0
  Equation Conflict:            0
  Equation Syntax Error:        0
No Equation Modules:            0
================================================================================
0
// Command: set_analyze_option -auto -report_map
// Command: set_analyze_option -auto -report_map
0
// Command: write_hier_compare_dofile hier_tmp2.lec.do -verbose -noexact_pin_match -constraint -usage \
//          -replace -balanced_extraction -input_output_pin_equivalence \
//          -prepend_string "report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath $DATAPATH_SOLVER_OPTION -verbose"
// Command: write_hier_compare_dofile hier_tmp2.lec.do -verbose -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence -prepend_string {report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath -flowgraph -verbose}
// The following settings are used for hierarchical dofile generation:
// Modeling Options:
    Auto setup disabled
    GATED_Clock modeling enabled
// Mapping Method:
    Name Only
--------------------------------------------------------------------------------
// Flattening Golden and Revised designs ...
--------------------------------------------------------------------------------
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 16 out of 16 DFF/DLATs
// 8 are from mapping setup information.
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 19
// Revised key points = 20
// Warning: Automatic key point mapping is skipped
// Command: MAP KEy Points
// Mapping key points ...
// Applying mapping information ...
// Mapped 8 key point(s) by mapping information
// Warning: Primary input 'scan_in' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            3      8         11      
--------------------------------------------------------------------------------
Revised           3      8         11      
================================================================================
Mapped points: USER class
--------------------------------------------------------------------------------
Mapped points     DFF       Total   
--------------------------------------------------------------------------------
Golden            8         8       
--------------------------------------------------------------------------------
Revised           8         8       
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
--------------------------------------------------------------------------------
// Starting hierarchical dofile generation ...
--------------------------------------------------------------------------------
// Total Matching Module Instance Pairs =  1
// Module Instantiation Ratio in Golden = 1.00
// Module Instantiation Ratio in Revised = 1.00
// Gathering Instance Boundary Information ...
// Extracting Constraints in Golden ...
// Extracting Constraints in Revised ...
// Extracting logic-cone properties of pins ...
// Balancing Constraints ...
// boundary_change values use the revised names to match.
// Resolving Constraints ...
// Writing hierarchical dofile ...
1 module pairs are written for hierarchical comparison
// Command: report mapped point -summary -method
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            3      8         11      
--------------------------------------------------------------------------------
Revised           3      8         11      
================================================================================
Mapped points: USER class
--------------------------------------------------------------------------------
Mapped points     DFF       Total   
--------------------------------------------------------------------------------
Golden            8         8       
--------------------------------------------------------------------------------
Revised           8         8       
================================================================================
================================================================================
Mapping method    PI     PO     DFF    Total 
--------------------------------------------------------------------------------
Name              3      8      0      11    
User              0      0      8      8     
================================================================================
// Command: report unmapped point -summary
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
0
// Command: run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy
// Command: run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy
// Command: set_toplevel_constraints reset -Revised
0
// Command: set_toplevel_constraints pin_constraints scan_en -constraint 0 -Revised
0
// Running Module serial_to_parallel and serial_to_parallel
// Command: set_root_module serial_to_parallel -Golden
// Warning: Golden root module is already at 'serial_to_parallel'
0
// Command: set_root_module serial_to_parallel -Revised
// Warning: Revised root module is already at 'serial_to_parallel'
0
// Command: set_module_property -instance / -Golden
0
// Command: set_module_property -instance / -Revised
0
// Command: report_black_box -NOHidden
0
// Applying constraints to module boundaries ...
// 0 Golden and 1 Revised pins marked as unreachable
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 16 out of 16 DFF/DLATs
// 8 are from mapping setup information.
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 19
// Revised key points = 20
// Mapping key points ...
// Applying mapping information ...
// Mapped 8 key point(s) by mapping information
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            3      8         11      
--------------------------------------------------------------------------------
Revised           3      8         11      
================================================================================
Mapped points: USER class
--------------------------------------------------------------------------------
Mapped points     DFF       Total   
--------------------------------------------------------------------------------
Golden            8         8       
--------------------------------------------------------------------------------
Revised           8         8       
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            3      8         11      
--------------------------------------------------------------------------------
Revised           3      8         11      
================================================================================
Mapped points: USER class
--------------------------------------------------------------------------------
Mapped points     DFF       Total   
--------------------------------------------------------------------------------
Golden            8         8       
--------------------------------------------------------------------------------
Revised           8         8       
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Automatic setup finished.
0
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         1               1
Library-cells          0              24
============================================
Primitives      Golden              Revised
============================================
INPUT      *         3                    5
OUTPUT     *         8                    9
--------------------------------------------
AND        *         0                   24
BUF        *         0                    7
DFF                  8                    8
INV        *         1                   41
OR         *         0                    8
WIRE       *        16                    0
--------------------------------------------
Total               25                   88

// Command: report_unmapped_points -summary
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: report_unmapped_points -notmapped

0 unmapped points reported
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// Note: No major datapath components in the Golden design. Skip ...
// Command: analyze_datapath -flowgraph -verbose
0
// Command: add_compared_points -all
// 16 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 1,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           8      8         16      
================================================================================
CPU time     : 2.39    seconds
Elapse time  : 17      seconds
Memory usage : 195.13  M bytes
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
0
// Command: set_system_mode setup
0
// Command: usage
CPU time     : 2.40    seconds
Memory usage : 202.93  M bytes
0
Processed 1 out of 1 module pairs	EQ: 1	NEQ: 0	ABORT: 0

================================================================================
Module Comparison Results
--------------------------------------------------------------------------------
Equivalent                     1
--------------------------------------------------------------------------------
Total                          1/1
--------------------------------------------------------------------------------
Hierarchical compare : Equivalent 
================================================================================
0
// Command: report_hier_compare_result -dynamicflattened
// Command: report_hier_compare_result -dynamicflattened
0
// Command: report_verification -hier -verbose
// Command: report_verification -hier -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      1
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               no *
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 1
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        yes *
     Always false constraints detected:                        no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  0
     Multiple clocks in the design:                            no
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        0
     Duplicate module definition:                              no
     Black box due to undefined cells:                         no
     Golden design has abnormal ratio of unreachable gates:    no
     Ratio of golden unreachable gates:                        0%
     Revised design has abnormal ratio of unreachable gates:   no
     Ratio of revised unreachable gates:                       6%
     All primary input bus ordering is consistent:             yes
     All primary output bus ordering is consistent:            yes
     DFF/DLAT not compared due to disabled clock port(s):        0
     Always X compared point is detected:                      not checked
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Number of EQ compare points:                              16
     Number of NON-EQ compare points:                          0
     Number of Aborted compare points:                         0
     Number of Uncompared compare points :                     0
================================================================================
pass
// Command: set_system_mode lec
// Command: set_system_mode lec
0
// Command: write_compared_points noneq.compared_points.serial_to_parallel.rtl.fv_map.tcl -class noneq -tclmode -replace
// Command: write_compared_points noneq.compared_points.serial_to_parallel.rtl.fv_map.tcl -class noneq -tclmode -replace
0
// Command: set lec_version_required "21.10100"
21.10100
// Command: if {$lec_version >= $lec_version_required} {
//              analyze_nonequivalent -source_diagnosis
//              report_nonequivalent_analysis > noneq.source_diag.serial_to_parallel.rtl.fv_map.rpt
//          }
// Command: analyze_nonequivalent -source_diagnosis
// Warning: Non-equivalent points do not exist.
// Command: report_nonequivalent_analysis > noneq.source_diag.serial_to_parallel.rtl.fv_map.rpt
0
// Command: report_test_vector -noneq > noneq.test_vector.serial_to_parallel.rtl.fv_map.rpt
// Command: report_test_vector -noneq > noneq.test_vector.serial_to_parallel.rtl.fv_map.rpt
0
// Command: set_system_mode setup
// Command: set_system_mode setup
0
// Command: write_verification_information
// Command: write_verification_information
// Verification information is written to rtl_fv_map_db.
0
// Command: report_verification_information
// Command: report_verification_information
// Generating reports on verification information at /home/bas33767/Desktop/DD_Lab_exercise/SIPO/Synthesis/IHP_Open-PDK_DFT/rtl_fv_map_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             10        10             
mapping             10        10             
sequential_constant 5         10             
sequential_merge    5         10             
sequential_phase    10        10             
datapath_analysis   5         10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             65        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 0         0                                            
sequential_merge    0         0                                            
sequential_phase    8         0              sequential_phase.json         
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
// Command: report_implementation_information
// Command: report_implementation_information
// Reporting implementation information...
// Information summary:
================================================================================
        Information Category     Total      Used    Unused  Rejected     Abort
--------------------------------------------------------------------------------
   Sequential instance phase         8         0         8         0         0
               Phase mapping         0         0         0         0         0
         Sequential constant         0         0         0         0         0
            Sequential merge         0         0         0         0         0
      Sequential unreachable         0         0         0         0         0
      Sequential duplication         0         0         0         0         0
       Boundary optimization         0         0         0         0         0
          Synthesis equation         0         0         0         0         0
  Combinational loop breaker         0         0         0         0         0
================================================================================
0
// Command: set_system_mode lec
// Command: set_system_mode lec
0
// Command: puts "No of compare points = [get_compare_points -count]"
// Command: get_compare_points -count
No of compare points = 16
// Command: puts "No of diff points    = [get_compare_points -NONequivalent -count]"
// Command: get_compare_points -NONequivalent -count
No of diff points    = 0
// Command: puts "No of abort points   = [get_compare_points -abort -count]"
// Command: get_compare_points -abort -count
No of abort points   = 0
// Command: puts "No of unknown points = [get_compare_points -unknown -count]"
// Command: get_compare_points -unknown -count
No of unknown points = 0
// Command: if {[get_compare_points -count] == 0} {
//              puts "---------------------------------"
//              puts "ERROR: No compare points detected"
//              puts "---------------------------------"
//          }
// Command: get_compare_points -count
// Command: if {[get_compare_points -NONequivalent -count] > 0} {
//              puts "------------------------------------"
//              puts "ERROR: Different Key Points detected"
//              puts "------------------------------------"
//          }
// Command: get_compare_points -NONequivalent -count
// Command: if {[get_compare_points -abort -count] > 0} {
//              puts "-----------------------------"
//              puts "ERROR: Abort Points detected "
//              puts "-----------------------------"
//          }
// Command: get_compare_points -abort -count
// Command: if {[get_compare_points -unknown -count] > 0} {
//              puts "----------------------------------"
//              puts "ERROR: Unknown Key Points detected"
//              puts "----------------------------------"
//          }
// Command: get_compare_points -unknown -count
// Command: analyze_results -logfiles $logfile
// Command: analyze_results -logfiles outputs/lec_src/SIPO2final_lec.log
// Analyzing logfile 'outputs/lec_src/SIPO2final_lec.log'
// Warning: Resolved hierarchical run misorder by guess.
// Warning: Analyze results collects information from the log file but does not
//          qualify the execution or completeness of the run.
// Logfile Results
================================================================================
|                  Conformal Version |24.10-p100 
|                        Root Module |serial_to_parallel 
|                           CPU Time |2 sec
|                       Elapsed Time |11 sec
|                             Memory |202.93 MB
|              Power Grid Comparison |N/A 
|               Power Intent Compare |N/A 
|           Supply Power Consistency |N/A 
|        Retention Power Consistency |N/A 
|             Compare Power Crossing |N/A 
|                     LEC Comparison |PASS 
|                 Flatten Comparison |PASS 
|            Hierarchical Comparison |PASS 
|                      Logfile Lines |1198 
|                       Logfile Name |SIPO2final_lec.log 
|              Logfile Modified Time |Tue Jun 10 19:52:22 2025 
|         Implementation Information |fv/serial_to_parallel, fv/serial_to_parallel 
|       Set Verification Information |/home/bas33767/Desktop/DD_Lab_exercise/SIPO/Synthesis/IHP_Open-PDK_DFT/fv_map_SIPO_netlistv_db, /home/bas33767/Desktop/DD_Lab_exercise/SIPO/Synthesis/IHP_Open-PDK_DFT/rtl_fv_map_db 
|      Read Verification Information |N/A 
|                   Analysis Elapsed |0.1 sec
|                    Runtime / #Gate |0.06 sec
|Matched back-to-back isolation cell |N/A 
|            Time-consuming commands | 1. compare: 11s(100.00%) (execute 3 time(s))
================================================================================
           
// Usage Breakdown Summary
================================================================================
|Command                   |  Total Elapse Time|  Total CPU Time|    Peak Memory
--------------------------------------------------------------------------------
|read library              |                0 s|             0 s|        0.00 MB
|read design -golden       |                0 s|             0 s|        0.00 MB
|read design -revised      |                0 s|             0 s|        0.00 MB
|write hier_compare dofile |                0 s|             0 s|        0.00 MB
|run hier_compare          |                0 s|             0 s|      202.93 MB
           
// Flatten Comparison Summary:
--------------------------------------------------------------------------------
// Flatten Compare #1
               
// Compare result: Equivalent
// Compare commands:
  1. compare (line: 326)
  2. compare (line: 327)
--------------------------------------------------------------------------------
               
           
// Hierarchical Comparison Information
--------------------------------------------------------------------------------
// Hierarchical Run #1
             
// Write Dofile Command          : write_hier_compare_dofile hier_tmp2.lec.do -verbose -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence -prepend_string "report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath $DATAPATH_SOLVER_OPTION -verbose" (line: 770)
  # module pair(s) are written for hierarchical comparison: 1
// Run Hier_compare Command      : run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy (line: 871)
// Hierarchical Compare Result   : Inconclusive
// Smart instance selection      : Disable
           
// Hierarchical Comparison Statistics
// Note: No module is compared, skip.
--------------------------------------------------------------------------------
// Hierarchical Run #2
             
// Write Dofile Command          : N/A
// Run Hier_compare Command      : run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy (line: 872)
// Hierarchical Compare Result   : Equivalent
// Smart instance selection      : Disable
           
// Hierarchical Comparison Statistics
================================================================================
|     Modules|       Total|         Max|         Min|         Avg
--------------------------------------------------------------------------------
|           1|          11|          11|          11|          11
================================================================================
  Modules: Total number of modules.
  Total: Sum of all module runtimes(sec).
  Max: Runtime of module with longest runtime.
  Min: Runtime of module with shortest runtime.
  Avg: Average runtime of all modules.
           
// Bottleneck Modules: 
// Note: Report skipped due to brief overall runtime
 
// Smart LEC Parallel Hierarchical Comparison Analysis
// Note: Analysis is skipped due to brief overall runtime
--------------------------------------------------------------------------------
               
// Resource usages of analysis: Cpu=0.19s Mem=134MB
0
// Command: vpxmode
// Command: vpxmode
// Command: report verification -v > /tmp/LECVerificationReport.txt
