/home/user/test/phase4/hardware/sim_uart_test/vcs/mem_path.vh
/home/user/test/phase4/hardware/sim_uart_test/vcs/sim_define.v
/home/user/test/phase4/hardware/src/rtl/ALU.v
/home/user/test/phase4/hardware/src/rtl/ASYNC_RAM_DP_WBE.v
/home/user/test/phase4/hardware/src/rtl/Addr_Decoder.v
/home/user/test/phase4/hardware/src/rtl/GPIO.v
/home/user/test/phase4/hardware/src/rtl/SMU_RV32I_System.v
/home/user/test/phase4/hardware/src/rtl/TimerCounter.v
/home/user/test/phase4/hardware/src/rtl/adder_32bit.v
/home/user/test/phase4/hardware/src/rtl/bios_ASYNC_RAM_DP_WBE.v
/home/user/test/phase4/hardware/src/rtl/bios_dualport_mem_synch_rw_dualclk.sv
/home/user/test/phase4/hardware/src/rtl/control_unit.v
/home/user/test/phase4/hardware/src/rtl/cpu_main.v
/home/user/test/phase4/hardware/src/rtl/dualport_mem_synch_rw_dualclk.sv
/home/user/test/phase4/hardware/src/rtl/register_file_async.v
/home/user/test/phase4/hardware/src/rtl/uart.v
/home/user/test/phase4/hardware/src/rtl/uart_reciver.v
/home/user/test/phase4/hardware/src/rtl/uart_transmitter.v
/home/user/test/phase4/hardware/src/rtl/uart_wrap.v
/home/user/test/phase4/hardware/testbench/echo_tb.v
