$date
	Sun Nov  9 19:49:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top $end
$var wire 1 ! Q_not $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clock $end
$var reg 1 % reset $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
0"
1!
$end
#5000
1$
#10000
0$
0%
#15000
1$
#20000
0$
#25000
1$
#30000
0$
1#
#35000
0!
1"
1$
#40000
0$
#45000
1$
#50000
0$
#55000
1$
#60000
0$
#65000
1$
#70000
0$
0#
#75000
1!
0"
1$
#80000
0$
#85000
1$
#90000
0$
#95000
1$
#100000
0$
#105000
1$
#110000
0$
#115000
1$
#120000
0$
#125000
1$
#130000
0$
#135000
1$
#140000
0$
1#
#145000
0!
1"
1$
#150000
0$
#155000
1$
#160000
0$
