#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a16a688ff0 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v000001a16a684130_0 .var "clk", 0 0;
v000001a16a683b90_0 .var "data_in", 7 0;
v000001a16a683690_0 .net "data_out", 7 0, v000001a16a683ff0_0;  1 drivers
v000001a16a684310_0 .net "empty", 0 0, L_000001a16a72d630;  1 drivers
v000001a16a683730_0 .net "full", 0 0, L_000001a16a683eb0;  1 drivers
v000001a16a6841d0_0 .net "invalid", 0 0, v000001a16a6843b0_0;  1 drivers
v000001a16a683c30_0 .var "read_n", 0 0;
v000001a16a683cd0_0 .var "reset", 0 0;
v000001a16a683910_0 .var "write_n", 0 0;
S_000001a16a689180 .scope module, "dut1" "fifo" 2 9, 3 1 0, S_000001a16a688ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "read_n";
    .port_info 3 /INPUT 1 "write_n";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "invalid";
v000001a16a7cb8c0_0 .net *"_ivl_0", 31 0, L_000001a16a683d70;  1 drivers
L_000001a16a6e5668 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a16a7cb960_0 .net *"_ivl_11", 27 0, L_000001a16a6e5668;  1 drivers
L_000001a16a6e56b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a16a652950_0 .net/2u *"_ivl_12", 31 0, L_000001a16a6e56b0;  1 drivers
L_000001a16a6e55d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a16a689310_0 .net *"_ivl_3", 27 0, L_000001a16a6e55d8;  1 drivers
L_000001a16a6e5620 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001a16a6893b0_0 .net/2u *"_ivl_4", 31 0, L_000001a16a6e5620;  1 drivers
v000001a16a6e4fe0_0 .net *"_ivl_8", 31 0, L_000001a16a683f50;  1 drivers
v000001a16a6e5080_0 .net "clk", 0 0, v000001a16a684130_0;  1 drivers
v000001a16a6837d0_0 .net "data_in", 7 0, v000001a16a683b90_0;  1 drivers
v000001a16a683ff0_0 .var "data_out", 7 0;
v000001a16a683a50_0 .net "empty", 0 0, L_000001a16a72d630;  alias, 1 drivers
v000001a16a6844f0_0 .net "full", 0 0, L_000001a16a683eb0;  alias, 1 drivers
v000001a16a684090_0 .var/i "i", 31 0;
v000001a16a6843b0_0 .var "invalid", 0 0;
v000001a16a683af0 .array "mem", 0 15, 7 0;
v000001a16a6839b0_0 .var "rd_pointer", 3 0;
v000001a16a684450_0 .net "read_n", 0 0, v000001a16a683c30_0;  1 drivers
v000001a16a683e10_0 .net "reset", 0 0, v000001a16a683cd0_0;  1 drivers
v000001a16a684270_0 .var "wr_pointer", 3 0;
v000001a16a683870_0 .net "write_n", 0 0, v000001a16a683910_0;  1 drivers
E_000001a16a67a4a0 .event posedge, v000001a16a6e5080_0;
L_000001a16a683d70 .concat [ 4 28 0 0], v000001a16a684270_0, L_000001a16a6e55d8;
L_000001a16a683eb0 .cmp/eq 32, L_000001a16a683d70, L_000001a16a6e5620;
L_000001a16a683f50 .concat [ 4 28 0 0], v000001a16a684270_0, L_000001a16a6e5668;
L_000001a16a72d630 .cmp/eq 32, L_000001a16a683f50, L_000001a16a6e56b0;
S_000001a16a6846c0 .scope task, "initialise" "initialise" 2 47, 2 47 0, S_000001a16a688ff0;
 .timescale 0 0;
E_000001a16a679860 .event negedge, v000001a16a6e5080_0;
TD_test.initialise ;
    %wait E_000001a16a679860;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a16a684130_0, 0, 1;
    %end;
S_000001a16a6e5120 .scope task, "read" "read" 2 66, 2 66 0, S_000001a16a688ff0;
 .timescale 0 0;
TD_test.read ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a16a683c30_0, 0, 1;
    %wait E_000001a16a67a4a0;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a16a683c30_0, 0, 1;
    %end;
S_000001a16a6e52b0 .scope task, "rst" "rst" 2 54, 2 54 0, S_000001a16a688ff0;
 .timescale 0 0;
TD_test.rst ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a16a684130_0, 0, 1;
    %wait E_000001a16a679860;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a16a683cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a16a683910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a16a683c30_0, 0, 1;
    %wait E_000001a16a679860;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a16a683cd0_0, 0, 1;
    %end;
S_000001a16a6e5440 .scope task, "write" "write" 2 75, 2 75 0, S_000001a16a688ff0;
 .timescale 0 0;
v000001a16a6835f0_0 .var "wr_data", 7 0;
TD_test.write ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a16a683910_0, 0, 1;
    %load/vec4 v000001a16a6835f0_0;
    %store/vec4 v000001a16a683b90_0, 0, 8;
    %wait E_000001a16a67a4a0;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a16a683910_0, 0, 1;
    %end;
    .scope S_000001a16a689180;
T_4 ;
    %wait E_000001a16a67a4a0;
    %load/vec4 v000001a16a683e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a16a684090_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001a16a684090_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001a16a684090_0;
    %store/vec4a v000001a16a683af0, 4, 0;
    %load/vec4 v000001a16a684090_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a16a684090_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a16a6839b0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a16a684270_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a16a683ff0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a16a6843b0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a16a684450_0;
    %load/vec4 v000001a16a683a50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001a16a6839b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001a16a683af0, 4;
    %assign/vec4 v000001a16a683ff0_0, 0;
    %load/vec4 v000001a16a6839b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a16a6839b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a16a6843b0_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001a16a683870_0;
    %load/vec4 v000001a16a6844f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v000001a16a6837d0_0;
    %load/vec4 v000001a16a684270_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a16a683af0, 0, 4;
    %load/vec4 v000001a16a684270_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a16a684270_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a16a6843b0_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a16a6843b0_0, 0, 1;
T_4.7 ;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a16a688ff0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v000001a16a684130_0;
    %nor/r;
    %store/vec4 v000001a16a684130_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a16a688ff0;
T_6 ;
    %vpi_call 2 14 "$dumpfile", "f.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %fork TD_test.rst, S_000001a16a6e52b0;
    %join;
    %fork TD_test.read, S_000001a16a6e5120;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %fork TD_test.read, S_000001a16a6e5120;
    %join;
    %fork TD_test.read, S_000001a16a6e5120;
    %join;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001a16a6835f0_0, 0, 8;
    %fork TD_test.write, S_000001a16a6e5440;
    %join;
    %pushi/vec4 15, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_test.read, S_000001a16a6e5120;
    %join;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %delay 10, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "./design.v";
