void F_1 ( int V_1 , T_1 V_2 )\r\n{\r\nT_1 V_3 = 0 , V_4 = V_2 ;\r\nswitch ( V_1 ) {\r\ncase V_5 :\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nif ( V_2 & V_7 )\r\nV_3 |= V_7 ;\r\nelse\r\nV_3 &= ~ V_7 ;\r\nif ( V_2 & V_8 )\r\nV_3 |= V_8 ;\r\nelse\r\nV_3 &= ~ V_8 ;\r\nF_4 ( F_3 ( V_6 ) , V_3 , V_4 ) ;\r\nbreak;\r\ncase V_9 :\r\nif ( V_2 & V_10 ) {\r\nF_2 ( F_5 ( V_11 ) , & V_3 , & V_4 ) ;\r\nif ( V_4 & V_12 ) {\r\nV_4 = ( V_4 & 0x0000ffff ) | V_12 ;\r\nF_4 ( F_5 ( V_11 ) , V_3 , V_4 ) ;\r\n}\r\n}\r\nbreak;\r\ncase V_13 :\r\nif ( V_2 == V_14 ) {\r\nF_2 ( F_6 ( V_15 ) , & V_3 , & V_4 ) ;\r\nV_4 |= V_16 ;\r\nF_4 ( F_6 ( V_15 ) , V_3 , V_4 ) ;\r\n} else if ( ( V_2 & 0x01 ) == 0x00 ) {\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nV_4 = V_2 ;\r\nF_4 ( F_3 ( V_6 ) , V_3 , V_4 ) ;\r\nV_2 &= 0xfffffff0 ;\r\nV_3 = 0x40000000 | ( ( V_2 & 0xff000000 ) >> 24 ) ;\r\nV_4 = 0x000fffff | ( ( V_2 & 0x00fff000 ) << 8 ) ;\r\nF_4 ( F_7 ( V_17 ) , V_3 , V_4 ) ;\r\n}\r\nbreak;\r\ncase V_18 :\r\nF_2 ( F_8 ( V_19 ) , & V_3 , & V_4 ) ;\r\nV_4 &= ~ ( 0xf << V_20 ) ;\r\nif ( V_2 )\r\nV_4 |= ( V_21 << V_20 ) ;\r\nF_4 ( F_8 ( V_19 ) , V_3 , V_4 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nT_1 F_9 ( int V_1 )\r\n{\r\nT_1 V_22 = 0 ;\r\nT_1 V_3 , V_4 ;\r\nswitch ( V_1 ) {\r\ncase V_23 :\r\nV_22 =\r\nF_10 ( V_24 , V_25 ) ;\r\nbreak;\r\ncase V_5 :\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nif ( V_3 & V_7 )\r\nV_22 |= V_7 ;\r\nif ( V_3 & V_8 )\r\nV_22 |= V_8 ;\r\nbreak;\r\ncase V_9 :\r\nV_22 |= V_26 ;\r\nV_22 |= V_27 ;\r\nF_2 ( F_5 ( V_11 ) , & V_3 , & V_4 ) ;\r\nif ( V_4 & V_12 )\r\nV_22 |= V_10 ;\r\nV_22 |= V_28 ;\r\nbreak;\r\ncase V_29 :\r\nF_2 ( F_3 ( V_30 ) , & V_3 , & V_4 ) ;\r\nV_22 = V_4 & 0x000000ff ;\r\nV_22 |= ( V_31 << 8 ) ;\r\nbreak;\r\ncase V_32 :\r\nV_22 =\r\nF_11 ( V_33 ,\r\nV_34 ) ;\r\nbreak;\r\ncase V_13 :\r\nF_2 ( F_6 ( V_15 ) , & V_3 , & V_4 ) ;\r\nif ( V_4 & V_16 ) {\r\nV_22 = V_35 |\r\nV_36 ;\r\nV_4 &= ~ V_16 ;\r\nF_4 ( F_6 ( V_15 ) , V_3 , V_4 ) ;\r\n} else {\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nV_22 = V_4 & 0xffffff00 ;\r\nV_22 &= ~ 0x0000000f ;\r\n}\r\nbreak;\r\ncase V_37 :\r\nV_22 = V_38 ;\r\nbreak;\r\ncase V_39 :\r\nV_22 =\r\nF_10 ( V_40 , V_41 ) ;\r\nbreak;\r\ncase V_42 :\r\nV_22 = V_43 ;\r\nbreak;\r\ncase V_44 :\r\nV_22 = V_45 ;\r\nbreak;\r\ncase V_46 :\r\nV_22 =\r\nF_12 ( V_47 , V_21 ) ;\r\nbreak;\r\ncase V_18 :\r\nF_2 ( F_8 ( V_19 ) , & V_3 , & V_4 ) ;\r\nif ( ( V_4 & 0x00000f00 ) == V_21 )\r\nV_22 = 1 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_22 ;\r\n}
