library verilog;
use verilog.vl_types.all;
entity aurora_8b10b_v8_3_FRAME_GEN is
    port(
        TX_D            : out    vl_logic_vector(15 downto 0);
        TX_REM          : out    vl_logic;
        TX_SOF_N        : out    vl_logic;
        TX_EOF_N        : out    vl_logic;
        TX_SRC_RDY_N    : out    vl_logic;
        TX_DST_RDY_N    : in     vl_logic;
        USER_CLK        : in     vl_logic;
        RESET           : in     vl_logic;
        CHANNEL_UP      : in     vl_logic
    );
end aurora_8b10b_v8_3_FRAME_GEN;
