;redcode
;assert 1
	SPL 0, <367
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -7, @-20
	ADD 10, 5
	SLT 12, 5
	SUB 121, 0
	DJN -7, @-20
	JMN 0, #2
	JMP -7, @-20
	ADD 210, 30
	JMZ 2, #2
	JMN <-127, 100
	SUB @121, 106
	JMN <-127, 100
	CMP <0, @2
	SUB 12, @10
	SLT 210, 30
	ADD 210, 30
	ADD 2, @2
	SLT 210, 30
	CMP <0, @2
	SUB @121, 103
	SUB 12, @10
	SLT 121, 0
	SUB 12, @-10
	JMZ 0, #2
	ADD -1, <-20
	ADD -210, 900
	CMP 12, @10
	CMP @127, 106
	SUB 1, <-1
	SUB #12, @0
	SUB 121, 0
	SLT 121, 0
	SUB #12, @0
	CMP @121, 103
	SLT 210, 30
	ADD 210, 30
	SLT 210, 30
	CMP 1, <-1
	CMP -207, <-120
	CMP #72, @200
	SPL 0, <367
	CMP #72, @200
	CMP -207, <-120
	ADD 210, 60
	CMP -207, <-120
	ADD #270, <1
