\hypertarget{group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e}{}\doxysection{RTC clock source selection}
\label{group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e}\index{RTC clock source selection@{RTC clock source selection}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e_ga5231fb190792c1c832cb7ad07ab8a7da}{LL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e_ga4e641ca38144e8364554ce6a6aa5b4cf}{LL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e_gad8f4b2bff521954b051e908a6cf7d0d6}{LL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+LSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e_ga92c414fab818fd02c1113d328c5fab4e}{LL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+HSE\+\_\+\+DIV32}}~RCC\+\_\+\+BDCR\+\_\+\+RTCSEL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e_ga92c414fab818fd02c1113d328c5fab4e}\label{group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e_ga92c414fab818fd02c1113d328c5fab4e}} 
\index{RTC clock source selection@{RTC clock source selection}!LL\_RCC\_RTC\_CLKSOURCE\_HSE\_DIV32@{LL\_RCC\_RTC\_CLKSOURCE\_HSE\_DIV32}}
\index{LL\_RCC\_RTC\_CLKSOURCE\_HSE\_DIV32@{LL\_RCC\_RTC\_CLKSOURCE\_HSE\_DIV32}!RTC clock source selection@{RTC clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_RTC\_CLKSOURCE\_HSE\_DIV32}{LL\_RCC\_RTC\_CLKSOURCE\_HSE\_DIV32}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+HSE\+\_\+\+DIV32~RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}

HSE oscillator clock divided by 32 used as RTC clock \mbox{\Hypertarget{group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e_ga4e641ca38144e8364554ce6a6aa5b4cf}\label{group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e_ga4e641ca38144e8364554ce6a6aa5b4cf}} 
\index{RTC clock source selection@{RTC clock source selection}!LL\_RCC\_RTC\_CLKSOURCE\_LSE@{LL\_RCC\_RTC\_CLKSOURCE\_LSE}}
\index{LL\_RCC\_RTC\_CLKSOURCE\_LSE@{LL\_RCC\_RTC\_CLKSOURCE\_LSE}!RTC clock source selection@{RTC clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_RTC\_CLKSOURCE\_LSE}{LL\_RCC\_RTC\_CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}}

LSE oscillator clock used as RTC clock \mbox{\Hypertarget{group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e_gad8f4b2bff521954b051e908a6cf7d0d6}\label{group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e_gad8f4b2bff521954b051e908a6cf7d0d6}} 
\index{RTC clock source selection@{RTC clock source selection}!LL\_RCC\_RTC\_CLKSOURCE\_LSI@{LL\_RCC\_RTC\_CLKSOURCE\_LSI}}
\index{LL\_RCC\_RTC\_CLKSOURCE\_LSI@{LL\_RCC\_RTC\_CLKSOURCE\_LSI}!RTC clock source selection@{RTC clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_RTC\_CLKSOURCE\_LSI}{LL\_RCC\_RTC\_CLKSOURCE\_LSI}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+LSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}}

LSI oscillator clock used as RTC clock \mbox{\Hypertarget{group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e_ga5231fb190792c1c832cb7ad07ab8a7da}\label{group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e_ga5231fb190792c1c832cb7ad07ab8a7da}} 
\index{RTC clock source selection@{RTC clock source selection}!LL\_RCC\_RTC\_CLKSOURCE\_NONE@{LL\_RCC\_RTC\_CLKSOURCE\_NONE}}
\index{LL\_RCC\_RTC\_CLKSOURCE\_NONE@{LL\_RCC\_RTC\_CLKSOURCE\_NONE}!RTC clock source selection@{RTC clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_RTC\_CLKSOURCE\_NONE}{LL\_RCC\_RTC\_CLKSOURCE\_NONE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+NONE~0x00000000U}

No clock used as RTC clock 