Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jun 25 15:07:20 2022
| Host         : quangnd12 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            2 |
|      4 |            1 |
|      8 |            9 |
|      9 |            1 |
|     14 |            4 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            4 |
| No           | No                    | Yes                    |              47 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             176 |           47 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                  |                               Enable Signal                              |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+
|  design_1_i/top_0/inst/uart_generator_clock/CLK                                |                                                                          | design_1_i/top_0/inst/uart_fifo_transmitter/reset_n_0             |                1 |              2 |
|  design_1_i/top_0/inst/uart_fifo_transmitter/write_fifo_receiver_reg_i_2_n_0   |                                                                          |                                                                   |                1 |              3 |
|  design_1_i/top_0/inst/uart_fifo_transmitter/read_fifo_transmitter_reg_i_2_n_0 |                                                                          |                                                                   |                1 |              3 |
|  design_1_i/top_0/inst/uart_generator_clock/CLK                                | design_1_i/top_0/inst/uart_transmitter/bit_count[3]_i_1_n_0              | design_1_i/top_0/inst/uart_fifo_transmitter/reset_n_0             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[4][7]_i_1_n_0           | design_1_i/top_0/inst/uart_fifo_transmitter/reset_n_0             |                2 |              8 |
|  design_1_i/top_0/inst/push_data_DUT/data_reg[7]_i_2_n_0                       |                                                                          |                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[7][7]_i_1_n_0           | design_1_i/top_0/inst/uart_fifo_transmitter/reset_n_0             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[6][7]_i_1_n_0           | design_1_i/top_0/inst/uart_fifo_transmitter/reset_n_0             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[5][7]_i_1_n_0           | design_1_i/top_0/inst/uart_fifo_transmitter/reset_n_0             |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[3][7]_i_1_n_0           | design_1_i/top_0/inst/uart_fifo_transmitter/reset_n_0             |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[2][7]_i_1_n_0           | design_1_i/top_0/inst/uart_fifo_transmitter/reset_n_0             |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[1][7]_i_1_n_0           | design_1_i/top_0/inst/uart_fifo_transmitter/reset_n_0             |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[0][7]_i_1_n_0           | design_1_i/top_0/inst/uart_fifo_transmitter/reset_n_0             |                1 |              8 |
|  design_1_i/top_0/inst/uart_generator_clock/CLK                                | design_1_i/top_0/inst/uart_transmitter/TX_shift_reg[0]_i_1_n_0           | design_1_i/top_0/inst/uart_fifo_transmitter/reset_n_0             |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/E[0]             | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/reset_n_0 |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_ms[0]_i_1_n_0       | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/reset_n_0 |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Y                | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/reset_n_0 |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q[13]_i_1_n_0    | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/reset_n_0 |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik                 | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/reset_n_0 |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            |                                                                          | design_1_i/top_0/inst/uart_fifo_transmitter/reset_n_0             |                8 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            |                                                                          | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/reset_n_0 |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                            | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/count[4]_i_1_n_0 | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/reset_n_0 |                7 |             27 |
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+


