Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Mon Sep 29 22:41:30 2025
| Host              : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1092)
6. checking no_output_delay (814)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1092)
---------------------------------
 There are 1092 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (814)
---------------------------------
 There are 814 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.107        0.000                      0                25779        0.053        0.000                      0                25779        4.238        0.000                       0                  9884  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.107        0.000                      0                25779        0.053        0.000                      0                25779        4.238        0.000                       0                  9884  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/yt_54_U/ram_reg_bram_0/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 0.658ns (10.319%)  route 5.718ns (89.681%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ap_clk
    SLICE_X51Y129        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y129        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.477     2.633    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y19         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.221     2.854 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_101/O
                         net (fo=1, routed)           0.013     2.867    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_2_0[15]
    SLICE_X27Y19         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     2.962 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_34/O
                         net (fo=1, routed)           0.894     3.856    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_3_0[15]
    SLICE_X47Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     4.083 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_8/O
                         net (fo=32, routed)          2.334     6.417    bd_0_i/hls_inst/inst/compute_rows_U0/yt_54_U/DINBDIN[15]
    RAMB18_X0Y62         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_54_U/ram_reg_bram_0/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/yt_54_U/ap_clk
    RAMB18_X0Y62         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_54_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X0Y62         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[15])
                                                     -0.489     9.525    bd_0_i/hls_inst/inst/compute_rows_U0/yt_54_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/yt_44_U/ram_reg_bram_0/DINBDIN[14]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.427ns (6.625%)  route 6.019ns (93.375%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ap_clk
    SLICE_X52Y121        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[1]/Q
                         net (fo=160, routed)         2.861     3.017    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/p_1_in
    SLICE_X48Y19         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.137     3.154 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_108/O
                         net (fo=1, routed)           0.014     3.168    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_2_3[14]
    SLICE_X48Y19         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.096     3.264 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_37/O
                         net (fo=1, routed)           0.783     4.047    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_3_1[14]
    SLICE_X28Y36         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     4.127 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_9/O
                         net (fo=32, routed)          2.361     6.488    bd_0_i/hls_inst/inst/compute_rows_U0/yt_44_U/DINBDIN[14]
    RAMB18_X2Y51         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_44_U/ram_reg_bram_0/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/yt_44_U/ap_clk
    RAMB18_X2Y51         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_44_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X2Y51         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[14])
                                                     -0.390     9.623    bd_0_i/hls_inst/inst/compute_rows_U0/yt_44_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/yt_32_U/ram_reg_bram_0/DINBDIN[14]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.427ns (6.626%)  route 6.017ns (93.374%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ap_clk
    SLICE_X52Y121        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[1]/Q
                         net (fo=160, routed)         2.861     3.017    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/p_1_in
    SLICE_X48Y19         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.137     3.154 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_108/O
                         net (fo=1, routed)           0.014     3.168    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_2_3[14]
    SLICE_X48Y19         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.096     3.264 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_37/O
                         net (fo=1, routed)           0.783     4.047    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_3_1[14]
    SLICE_X28Y36         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     4.127 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_9/O
                         net (fo=32, routed)          2.359     6.486    bd_0_i/hls_inst/inst/compute_rows_U0/yt_32_U/DINBDIN[14]
    RAMB18_X2Y53         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_32_U/ram_reg_bram_0/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/yt_32_U/ap_clk
    RAMB18_X2Y53         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_32_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X2Y53         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[14])
                                                     -0.390     9.623    bd_0_i/hls_inst/inst/compute_rows_U0/yt_32_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/yt_49_U/ram_reg_bram_0/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 0.658ns (10.313%)  route 5.722ns (89.687%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ap_clk
    SLICE_X51Y129        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y129        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.477     2.633    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y19         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.221     2.854 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_101/O
                         net (fo=1, routed)           0.013     2.867    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_2_0[15]
    SLICE_X27Y19         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     2.962 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_34/O
                         net (fo=1, routed)           0.894     3.856    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_3_0[15]
    SLICE_X47Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     4.083 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_8/O
                         net (fo=32, routed)          2.338     6.421    bd_0_i/hls_inst/inst/compute_rows_U0/yt_49_U/DINBDIN[15]
    RAMB18_X0Y63         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_49_U/ram_reg_bram_0/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/yt_49_U/ap_clk
    RAMB18_X0Y63         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_49_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X0Y63         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[15])
                                                     -0.428     9.585    bd_0_i/hls_inst/inst/compute_rows_U0/yt_49_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.585    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/yt_51_U/ram_reg_bram_0/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 0.658ns (10.548%)  route 5.580ns (89.452%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ap_clk
    SLICE_X51Y129        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y129        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.477     2.633    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y19         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.221     2.854 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_101/O
                         net (fo=1, routed)           0.013     2.867    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_2_0[15]
    SLICE_X27Y19         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     2.962 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_34/O
                         net (fo=1, routed)           0.894     3.856    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_3_0[15]
    SLICE_X47Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     4.083 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_8/O
                         net (fo=32, routed)          2.196     6.279    bd_0_i/hls_inst/inst/compute_rows_U0/yt_51_U/DINBDIN[15]
    RAMB18_X0Y60         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_51_U/ram_reg_bram_0/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/yt_51_U/ap_clk
    RAMB18_X0Y60         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_51_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X0Y60         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[15])
                                                     -0.489     9.525    bd_0_i/hls_inst/inst/compute_rows_U0/yt_51_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/yt_53_U/ram_reg_bram_0/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 0.658ns (10.481%)  route 5.620ns (89.519%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ap_clk
    SLICE_X51Y129        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y129        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.477     2.633    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y19         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.221     2.854 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_101/O
                         net (fo=1, routed)           0.013     2.867    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_2_0[15]
    SLICE_X27Y19         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     2.962 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_34/O
                         net (fo=1, routed)           0.894     3.856    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_3_0[15]
    SLICE_X47Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     4.083 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_8/O
                         net (fo=32, routed)          2.236     6.319    bd_0_i/hls_inst/inst/compute_rows_U0/yt_53_U/DINBDIN[15]
    RAMB18_X0Y61         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_53_U/ram_reg_bram_0/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/yt_53_U/ap_clk
    RAMB18_X0Y61         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_53_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X0Y61         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[15])
                                                     -0.428     9.585    bd_0_i/hls_inst/inst/compute_rows_U0/yt_53_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.585    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/yt_U/ram_reg_bram_0/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 0.658ns (10.737%)  route 5.471ns (89.263%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ap_clk
    SLICE_X51Y129        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y129        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.477     2.633    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y19         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.221     2.854 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_101/O
                         net (fo=1, routed)           0.013     2.867    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_2_0[15]
    SLICE_X27Y19         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     2.962 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_34/O
                         net (fo=1, routed)           0.894     3.856    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_3_0[15]
    SLICE_X47Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     4.083 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_8/O
                         net (fo=32, routed)          2.087     6.170    bd_0_i/hls_inst/inst/compute_rows_U0/yt_U/DINBDIN[15]
    RAMB18_X2Y54         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_U/ram_reg_bram_0/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/yt_U/ap_clk
    RAMB18_X2Y54         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X2Y54         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[15])
                                                     -0.489     9.525    bd_0_i/hls_inst/inst/compute_rows_U0/yt_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/yt_U/ram_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 0.621ns (9.967%)  route 5.610ns (90.033%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ap_clk
    SLICE_X51Y129        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y129        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.713     2.869    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y54         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.224     3.093 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_143/O
                         net (fo=1, routed)           0.013     3.106    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_2_6[9]
    SLICE_X27Y54         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.096     3.202 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_55/O
                         net (fo=1, routed)           0.455     3.657    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_3_3[9]
    SLICE_X28Y35         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     3.843 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_14/O
                         net (fo=32, routed)          2.429     6.272    bd_0_i/hls_inst/inst/compute_rows_U0/yt_U/DINBDIN[9]
    RAMB18_X2Y54         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_U/ram_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/yt_U/ap_clk
    RAMB18_X2Y54         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X2Y54         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[9])
                                                     -0.378     9.636    bd_0_i/hls_inst/inst/compute_rows_U0/yt_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/tile1_V_54_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/yt_44_U/ram_reg_bram_0/DINBDIN[11]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.717ns (28.132%)  route 4.386ns (71.868%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.104     0.104    bd_0_i/hls_inst/inst/compute_rows_U0/tile1_V_54_U/ap_clk
    RAMB18_X1Y15         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/tile1_V_54_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[11])
                                                      1.282     1.386 r  bd_0_i/hls_inst/inst/compute_rows_U0/tile1_V_54_U/ram_reg_bram_0/DOUTADOUT[11]
                         net (fo=1, routed)           0.667     2.053    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_32_0[11]
    SLICE_X51Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     2.204 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_130/O
                         net (fo=1, routed)           0.012     2.216    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_2_5[11]
    SLICE_X51Y35         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.095     2.311 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_48/O
                         net (fo=1, routed)           1.242     3.553    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_3_2[11]
    SLICE_X28Y35         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189     3.742 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_12/O
                         net (fo=32, routed)          2.465     6.207    bd_0_i/hls_inst/inst/compute_rows_U0/yt_44_U/DINBDIN[11]
    RAMB18_X2Y51         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_44_U/ram_reg_bram_0/DINBDIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/yt_44_U/ap_clk
    RAMB18_X2Y51         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_44_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X2Y51         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[11])
                                                     -0.437     9.576    bd_0_i/hls_inst/inst/compute_rows_U0/yt_44_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/yt_32_U/ram_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 0.621ns (9.961%)  route 5.613ns (90.039%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ap_clk
    SLICE_X51Y129        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y129        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.713     2.869    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y54         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.224     3.093 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_143/O
                         net (fo=1, routed)           0.013     3.106    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_2_6[9]
    SLICE_X27Y54         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.096     3.202 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_55/O
                         net (fo=1, routed)           0.455     3.657    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_3_3[9]
    SLICE_X28Y35         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     3.843 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_14/O
                         net (fo=32, routed)          2.432     6.275    bd_0_i/hls_inst/inst/compute_rows_U0/yt_32_U/DINBDIN[9]
    RAMB18_X2Y53         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_32_U/ram_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/yt_32_U/ap_clk
    RAMB18_X2Y53         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_32_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X2Y53         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[9])
                                                     -0.365     9.648    bd_0_i/hls_inst/inst/compute_rows_U0/yt_32_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  3.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter21_reg_srl20___compute_rows_U0_grp_compute_rows_Pipeline_silu_loop_fu_1494_ap_enable_reg_pp0_iter21_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.084ns (54.902%)  route 0.069ns (45.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_clk
    SLICE_X41Y195        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y195        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=1, routed)           0.069     0.167    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter1
    SLICE_X41Y198        SRLC32E                                      r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter21_reg_srl20___compute_rows_U0_grp_compute_rows_Pipeline_silu_loop_fu_1494_ap_enable_reg_pp0_iter21_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.057     0.057    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_clk
    SLICE_X41Y198        SRLC32E                                      r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter21_reg_srl20___compute_rows_U0_grp_compute_rows_Pipeline_silu_loop_fu_1494_ap_enable_reg_pp0_iter21_reg_r/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X41Y198        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.057     0.114    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter21_reg_srl20___compute_rows_U0_grp_compute_rows_Pipeline_silu_loop_fu_1494_ap_enable_reg_pp0_iter21_reg_r
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop_fu_1494/ap_enable_reg_pp0_iter23_reg_r/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop_fu_1494/ap_enable_reg_pp0_iter24_reg_r/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop_fu_1494/ap_clk
    SLICE_X42Y199        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop_fu_1494/ap_enable_reg_pp0_iter23_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y199        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop_fu_1494/ap_enable_reg_pp0_iter23_reg_r/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop_fu_1494/ap_enable_reg_pp0_iter23_reg_r_n_12
    SLICE_X42Y199        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop_fu_1494/ap_enable_reg_pp0_iter24_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop_fu_1494/ap_clk
    SLICE_X42Y199        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop_fu_1494/ap_enable_reg_pp0_iter24_reg_r/C
                         clock pessimism              0.000     0.042    
    SLICE_X42Y199        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop_fu_1494/ap_enable_reg_pp0_iter24_reg_r
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X39Y116        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[37]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq_n_38
    SLICE_X39Y116        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.042     0.042    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/ap_clk
    SLICE_X39Y116        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[43]/C
                         clock pessimism              0.000     0.042    
    SLICE_X39Y116        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X39Y117        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[47]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq_n_28
    SLICE_X39Y117        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.042     0.042    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/ap_clk
    SLICE_X39Y117        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[53]/C
                         clock pessimism              0.000     0.042    
    SLICE_X39Y117        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.112ns (64.714%)  route 0.061ns (35.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/compute_rows_U0/ap_clk
    SLICE_X48Y198        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[24]/Q
                         net (fo=2, routed)           0.061     0.202    bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg_n_12_[24]
    SLICE_X48Y198        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/ap_clk
    SLICE_X48Y198        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[25]/C
                         clock pessimism              0.000     0.042    
    SLICE_X48Y198        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.112ns (64.264%)  route 0.062ns (35.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/compute_rows_U0/ap_clk
    SLICE_X46Y179        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[63]/Q
                         net (fo=2, routed)           0.062     0.203    bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg_n_12_[63]
    SLICE_X46Y179        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/ap_clk
    SLICE_X46Y179        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[64]/C
                         clock pessimism              0.000     0.042    
    SLICE_X46Y179        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[64]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.082ns (57.644%)  route 0.060ns (42.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X34Y147        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y147        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[48]/Q
                         net (fo=2, routed)           0.060     0.156    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[42]
    SLICE_X34Y148        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.057     0.057    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X34Y148        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X34Y148        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.039     0.096    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop2_fu_1029/zext_ln275_reg_1411_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop2_fu_1029/zext_ln275_reg_1411_pp0_iter23_reg_reg[2]_srl23/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.082ns (50.932%)  route 0.079ns (49.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop2_fu_1029/ap_clk
    SLICE_X43Y178        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop2_fu_1029/zext_ln275_reg_1411_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y178        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop2_fu_1029/zext_ln275_reg_1411_reg[2]/Q
                         net (fo=1, routed)           0.079     0.175    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop2_fu_1029/zext_ln275_reg_1411_reg[2]
    SLICE_X43Y178        SRLC32E                                      r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop2_fu_1029/zext_ln275_reg_1411_pp0_iter23_reg_reg[2]_srl23/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.057     0.057    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop2_fu_1029/ap_clk
    SLICE_X43Y178        SRLC32E                                      r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop2_fu_1029/zext_ln275_reg_1411_pp0_iter23_reg_reg[2]_srl23/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X43Y178        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.057     0.114    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop2_fu_1029/zext_ln275_reg_1411_pp0_iter23_reg_reg[2]_srl23
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.083ns (57.939%)  route 0.060ns (42.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X34Y149        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y149        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[46]/Q
                         net (fo=2, routed)           0.060     0.157    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[40]
    SLICE_X34Y148        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.057     0.057    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X34Y148        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X34Y148        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.039     0.096    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.112ns (63.069%)  route 0.066ns (36.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/compute_rows_U0/ap_clk
    SLICE_X47Y179        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[45]/Q
                         net (fo=3, routed)           0.066     0.207    bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg_n_12_[45]
    SLICE_X47Y179        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/ap_clk
    SLICE_X47Y179        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[46]/C
                         clock pessimism              0.000     0.042    
    SLICE_X47Y179        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/compute_rows_U0/ap_CS_fsm_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y45   bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_32_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y42   bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_33_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y44   bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_34_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y47   bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_35_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y42   bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_36_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y43   bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_37_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y46   bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_38_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X2Y44   bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_39_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X2Y42   bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X2Y36   bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_41_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y97   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y97   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X45Y101  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X45Y101  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X54Y185  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X54Y185  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X54Y185  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X54Y185  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X54Y185  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X54Y185  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y97   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y97   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X45Y101  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X45Y101  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X54Y185  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X54Y185  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X54Y185  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X54Y185  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X54Y185  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X54Y185  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           814 Endpoints
Min Delay           814 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.892ns  (logic 0.497ns (55.701%)  route 0.395ns (44.299%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.041     0.041    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X36Y179        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y179        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.156 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[5]/Q
                         net (fo=3, routed)           0.239     0.395    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt_reg[5][5]
    SLICE_X36Y179        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.186     0.581 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_gmem2_WVALID_INST_0_i_1/O
                         net (fo=5, routed)           0.120     0.700    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/data_en__4
    SLICE_X36Y180        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.196     0.896 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_gmem2_WVALID_INST_0/O
                         net (fo=0)                   0.037     0.933    m_axi_gmem2_wvalid
                                                                      r  m_axi_gmem2_wvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X38Y110        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[33]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[33]
                                                                      r  m_axi_gmem0_araddr[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[108]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X25Y229        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y229        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[108]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[108]
                                                                      r  m_axi_gmem2_wdata[108] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[116]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X25Y232        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y232        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[116]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[116]
                                                                      r  m_axi_gmem2_wdata[116] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[146]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[146]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X53Y192        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y192        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[146]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[146]
                                                                      r  m_axi_gmem2_wdata[146] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[152]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[152]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X54Y191        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[152]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y191        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[152]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[152]
                                                                      r  m_axi_gmem2_wdata[152] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[157]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[157]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X53Y197        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y197        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[157]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[157]
                                                                      r  m_axi_gmem2_wdata[157] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[162]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[162]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X53Y193        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y193        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[162]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[162]
                                                                      r  m_axi_gmem2_wdata[162] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[180]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[180]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X53Y192        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y192        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[180]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[180]
                                                                      r  m_axi_gmem2_wdata[180] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[181]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[181]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X53Y197        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y197        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[181]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[181]
                                                                      r  m_axi_gmem2_wdata[181] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X38Y110        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[34]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[34]
                                                                      r  m_axi_gmem0_araddr[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X31Y143        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y143        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[10]
                                                                      r  m_axi_gmem2_awaddr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X31Y145        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y145        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[23]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[23]
                                                                      r  m_axi_gmem2_awaddr[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X32Y143        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[26]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[26]
                                                                      r  m_axi_gmem2_awaddr[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X31Y146        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[28]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[28]
                                                                      r  m_axi_gmem2_awaddr[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X32Y143        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[31]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[31]
                                                                      r  m_axi_gmem2_awaddr[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X32Y144        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y144        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[34]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[34]
                                                                      r  m_axi_gmem2_awaddr[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X32Y144        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y144        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[37]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[37]
                                                                      r  m_axi_gmem2_awaddr[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X31Y146        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[40]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[40]
                                                                      r  m_axi_gmem2_awaddr[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X34Y153        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y153        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[46]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[46]
                                                                      r  m_axi_gmem2_awaddr[46] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          9851 Endpoints
Min Delay          9851 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_gmem1_rvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[304]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.468ns  (logic 0.232ns (4.243%)  route 5.236ns (95.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem1_rvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/m_axi_gmem1_RVALID
    SLICE_X45Y29         LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.232     0.232 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2[512]_i_1__0/O
                         net (fo=513, routed)         5.236     5.468    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[304]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[304]/C

Slack:                    inf
  Source:                 m_axi_gmem1_rvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[308]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.468ns  (logic 0.232ns (4.243%)  route 5.236ns (95.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem1_rvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/m_axi_gmem1_RVALID
    SLICE_X45Y29         LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.232     0.232 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2[512]_i_1__0/O
                         net (fo=513, routed)         5.236     5.468    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[308]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[308]/C

Slack:                    inf
  Source:                 m_axi_gmem1_rvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[358]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.468ns  (logic 0.232ns (4.243%)  route 5.236ns (95.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem1_rvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/m_axi_gmem1_RVALID
    SLICE_X45Y29         LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.232     0.232 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2[512]_i_1__0/O
                         net (fo=513, routed)         5.236     5.468    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[358]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[358]/C

Slack:                    inf
  Source:                 m_axi_gmem1_rvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[310]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.437ns  (logic 0.232ns (4.267%)  route 5.205ns (95.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem1_rvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/m_axi_gmem1_RVALID
    SLICE_X45Y29         LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.232     0.232 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2[512]_i_1__0/O
                         net (fo=513, routed)         5.205     5.437    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[310]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[310]/C

Slack:                    inf
  Source:                 m_axi_gmem1_rvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[320]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.437ns  (logic 0.232ns (4.267%)  route 5.205ns (95.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem1_rvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/m_axi_gmem1_RVALID
    SLICE_X45Y29         LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.232     0.232 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2[512]_i_1__0/O
                         net (fo=513, routed)         5.205     5.437    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[320]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[320]/C

Slack:                    inf
  Source:                 m_axi_gmem1_rvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[322]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.437ns  (logic 0.232ns (4.267%)  route 5.205ns (95.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem1_rvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/m_axi_gmem1_RVALID
    SLICE_X45Y29         LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.232     0.232 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2[512]_i_1__0/O
                         net (fo=513, routed)         5.205     5.437    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[322]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[322]/C

Slack:                    inf
  Source:                 m_axi_gmem1_rvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[326]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.437ns  (logic 0.232ns (4.267%)  route 5.205ns (95.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem1_rvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/m_axi_gmem1_RVALID
    SLICE_X45Y29         LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.232     0.232 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2[512]_i_1__0/O
                         net (fo=513, routed)         5.205     5.437    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[326]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[326]/C

Slack:                    inf
  Source:                 m_axi_gmem1_rvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[316]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 0.232ns (4.292%)  route 5.173ns (95.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem1_rvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/m_axi_gmem1_RVALID
    SLICE_X45Y29         LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.232     0.232 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2[512]_i_1__0/O
                         net (fo=513, routed)         5.173     5.405    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2
    SLICE_X52Y51         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[316]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y51         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[316]/C

Slack:                    inf
  Source:                 m_axi_gmem1_rvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[328]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 0.232ns (4.292%)  route 5.173ns (95.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem1_rvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/m_axi_gmem1_RVALID
    SLICE_X45Y29         LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.232     0.232 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2[512]_i_1__0/O
                         net (fo=513, routed)         5.173     5.405    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2
    SLICE_X52Y51         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[328]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y51         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[328]/C

Slack:                    inf
  Source:                 m_axi_gmem1_rvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[352]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 0.232ns (4.292%)  route 5.173ns (95.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem1_rvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/m_axi_gmem1_RVALID
    SLICE_X45Y29         LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.232     0.232 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2[512]_i_1__0/O
                         net (fo=513, routed)         5.173     5.405    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2
    SLICE_X52Y51         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[352]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y51         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[352]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[3] (IN)
                         net (fo=0)                   0.008     0.008    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[3]
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[5] (IN)
                         net (fo=0)                   0.008     0.008    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[5]
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[100]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[100] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[100]
    SLICE_X47Y110        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y110        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[101]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[101] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[101]
    SLICE_X47Y114        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y114        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[102]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[102] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[102]
    SLICE_X47Y112        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y112        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[103]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[103] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[103]
    SLICE_X46Y112        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X46Y112        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[103]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[104]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[104] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[104]
    SLICE_X47Y108        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y108        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[105]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[105] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[105]
    SLICE_X46Y112        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X46Y112        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[105]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[106]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[106] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[106]
    SLICE_X47Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[106]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[107]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[107] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[107]
    SLICE_X47Y113        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y113        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[107]/C





