Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id C9F79587755
	for <lists+qemu-devel@lfdr.de>; Tue,  2 Aug 2022 08:57:15 +0200 (CEST)
Received: from localhost ([::1]:54264 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1oIlq6-0001NR-ST
	for lists+qemu-devel@lfdr.de; Tue, 02 Aug 2022 02:57:14 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:44764)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <philippe.mathieu.daude@gmail.com>)
 id 1oIlhw-0003vs-8G
 for qemu-devel@nongnu.org; Tue, 02 Aug 2022 02:48:50 -0400
Received: from mail-pl1-x629.google.com ([2607:f8b0:4864:20::629]:42511)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <philippe.mathieu.daude@gmail.com>)
 id 1oIlht-0007jT-AH
 for qemu-devel@nongnu.org; Tue, 02 Aug 2022 02:48:47 -0400
Received: by mail-pl1-x629.google.com with SMTP id q22so4439457plr.9
 for <qemu-devel@nongnu.org>; Mon, 01 Aug 2022 23:48:41 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=content-transfer-encoding:in-reply-to:from:references:to
 :content-language:subject:user-agent:mime-version:date:message-id
 :sender:from:to:cc;
 bh=/pCcGwZ7QglHvsZDnxmRgZVsBHFKTSUAjWpLLui4elk=;
 b=jLBDn4oD+0ES2g0LKNIHG31EaMg3Dv01WPAZ57HcBP0y6vLW9+Y8F9TI5GNPniLTlj
 pPOYWTqdhO3MeeGd+uvqcy5UudWPIWcmUnu0anDgxDs5PCE63fKixYM9126aX+NbhwhP
 NiMKe0og41cgxuyJzsggZ9+X6ftIxKY/6HgbJ3wRLEBs7CH1GLgyfpZKmRArSrpIUYsZ
 OeJZURMH723wd0ql5+mXGhhcs4xbew+XZtY5qLoqphj/KgVO6R0tkHVHvLEXQTB4DUsC
 kkk8nR/LOhyIc2htjGvLW54/ImpVBTLzJjJg6/+ZiduW+nh0JtTPp36ytBrcaz8/cqtC
 JDDg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=content-transfer-encoding:in-reply-to:from:references:to
 :content-language:subject:user-agent:mime-version:date:message-id
 :sender:x-gm-message-state:from:to:cc;
 bh=/pCcGwZ7QglHvsZDnxmRgZVsBHFKTSUAjWpLLui4elk=;
 b=kWy4DmBWBZwxD6eDAXPd+P/HX2dg+BeNoF6P3YDa+EO3iFrB/6RfxUSIiZl2r4Svbd
 G44OSJpubi9mwcqGA3g53h/aE8pvboCqvP/xwdkWD0pFWgvd+IwrPJGA0bUSfkDo0HaP
 bFg7CiZBEySrmMgr6tFAYYGQ44Fka0mjJdwZVtR1r5I5HH2k3qLo0Y0noq4ah/YmGX1h
 AGrXSvD/9OXlENlXESw4icwybXxwQCsZ1hi1swOvj5Qro8cUbbdTun3rVRtgdC2hyveJ
 DyF9c8ytvcX9MZCo1LFfUvEK1yKke+pmQVn6RWmKXiCjB5bBfOLcDcqZrsIbG/pRs9CM
 w+GA==
X-Gm-Message-State: ACgBeo1tusNIyMr1W5rfWkptFyF7cqZ5VTVV7a9jfVKPTFXrX3G8/0Sj
 sxpMLoWCHVipbiHR+ASPurs=
X-Google-Smtp-Source: AA6agR7iLm4UCiNIihakZEPAK/UeGY6EPHusHTHygzEEN8+ZOouPK/FzFP/G5qKZSwZwZtBCOrBLSA==
X-Received: by 2002:a17:902:7807:b0:16b:e3d5:b2ce with SMTP id
 p7-20020a170902780700b0016be3d5b2cemr19664662pll.18.1659422920059; 
 Mon, 01 Aug 2022 23:48:40 -0700 (PDT)
Received: from [192.168.1.115] ([185.126.107.38])
 by smtp.gmail.com with ESMTPSA id
 13-20020a63114d000000b0041c7519002csm208758pgr.79.2022.08.01.23.48.38
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Mon, 01 Aug 2022 23:48:39 -0700 (PDT)
Message-ID: <7fb76578-6cf0-3b25-63ea-2e9dce7b3716@amsat.org>
Date: Tue, 2 Aug 2022 08:48:35 +0200
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (Macintosh; Intel Mac OS X 10.15; rv:91.0)
 Gecko/20100101 Thunderbird/91.11.0
Subject: Re: [PATCH] target/mips: Advance pc after semihosting exception
Content-Language: en-US
To: Richard Henderson <richard.henderson@linaro.org>, qemu-devel@nongnu.org
References: <20220730021844.124503-1-richard.henderson@linaro.org>
In-Reply-To: <20220730021844.124503-1-richard.henderson@linaro.org>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::629;
 envelope-from=philippe.mathieu.daude@gmail.com; helo=mail-pl1-x629.google.com
X-Spam_score_int: -14
X-Spam_score: -1.5
X-Spam_bar: -
X-Spam_report: (-1.5 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FORGED_FROMDOMAIN=0.249,
 FREEMAIL_FROM=0.001, HEADER_FROM_DIFFERENT_DOMAINS=0.249, NICE_REPLY_A=-0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 T_SCC_BODY_TEXT_LINE=-0.01 autolearn=no autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
Reply-to:  =?UTF-8?Q?Philippe_Mathieu-Daud=c3=a9?= <f4bug@amsat.org>
From:  =?UTF-8?Q?Philippe_Mathieu-Daud=c3=a9?= via <qemu-devel@nongnu.org>

Hi Richard,

On 30/7/22 04:18, Richard Henderson wrote:
> Delay generating the exception until after we know the
> insn length, and record that length in env->error_code.
> 
> Fixes: 8ec7e3c53d4 ("target/mips: Use an exception for semihosting")
> Resolves: https://gitlab.com/qemu-project/qemu/-/issues/1126
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---
>   target/mips/tcg/translate.h               |  4 ++++
>   target/mips/tcg/sysemu/tlb_helper.c       |  1 +
>   target/mips/tcg/translate.c               | 10 +++++-----
>   target/mips/tcg/micromips_translate.c.inc |  6 +++---
>   target/mips/tcg/mips16e_translate.c.inc   |  2 +-
>   target/mips/tcg/nanomips_translate.c.inc  |  4 ++--
>   6 files changed, 16 insertions(+), 11 deletions(-)
> 
> diff --git a/target/mips/tcg/translate.h b/target/mips/tcg/translate.h
> index 55053226ae..69f85841d2 100644
> --- a/target/mips/tcg/translate.h
> +++ b/target/mips/tcg/translate.h
> @@ -51,6 +51,10 @@ typedef struct DisasContext {
>       int gi;
>   } DisasContext;
>   
> +#define DISAS_STOP       DISAS_TARGET_0
> +#define DISAS_EXIT       DISAS_TARGET_1
> +#define DISAS_SEMIHOST   DISAS_TARGET_2
> +
>   /* MIPS major opcodes */
>   #define MASK_OP_MAJOR(op)   (op & (0x3F << 26))
>   
> diff --git a/target/mips/tcg/sysemu/tlb_helper.c b/target/mips/tcg/sysemu/tlb_helper.c
> index 57ffad2902..9d16859c0a 100644
> --- a/target/mips/tcg/sysemu/tlb_helper.c
> +++ b/target/mips/tcg/sysemu/tlb_helper.c
> @@ -1056,6 +1056,7 @@ void mips_cpu_do_interrupt(CPUState *cs)
>       case EXCP_SEMIHOST:
>           cs->exception_index = EXCP_NONE;
>           mips_semihosting(env);
> +        env->active_tc.PC += env->error_code;
>           return;
>       case EXCP_DSS:
>           env->CP0_Debug |= 1 << CP0DB_DSS;
> diff --git a/target/mips/tcg/translate.c b/target/mips/tcg/translate.c
> index 1f6a779808..de1511baaf 100644
> --- a/target/mips/tcg/translate.c
> +++ b/target/mips/tcg/translate.c
> @@ -1213,9 +1213,6 @@ TCGv_i64 fpu_f64[32];
>   
>   #include "exec/gen-icount.h"
>   
> -#define DISAS_STOP       DISAS_TARGET_0
> -#define DISAS_EXIT       DISAS_TARGET_1
> -
>   static const char regnames_HI[][4] = {
>       "HI0", "HI1", "HI2", "HI3",
>   };
> @@ -13902,7 +13899,7 @@ static void decode_opc_special_r6(CPUMIPSState *env, DisasContext *ctx)
>           break;
>       case R6_OPC_SDBBP:
>           if (is_uhi(extract32(ctx->opcode, 6, 20))) {
> -            generate_exception_end(ctx, EXCP_SEMIHOST);
> +            ctx->base.is_jmp = DISAS_SEMIHOST;
>           } else {
>               if (ctx->hflags & MIPS_HFLAG_SBRI) {
>                   gen_reserved_instruction(ctx);
> @@ -14314,7 +14311,7 @@ static void decode_opc_special2_legacy(CPUMIPSState *env, DisasContext *ctx)
>           break;
>       case OPC_SDBBP:
>           if (is_uhi(extract32(ctx->opcode, 6, 20))) {
> -            generate_exception_end(ctx, EXCP_SEMIHOST);
> +            ctx->base.is_jmp = DISAS_SEMIHOST;
>           } else {
>               /*
>                * XXX: not clear which exception should be raised
> @@ -16098,6 +16095,9 @@ static void mips_tr_translate_insn(DisasContextBase *dcbase, CPUState *cs)
>       if (is_slot) {
>           gen_branch(ctx, insn_bytes);
>       }
> +    if (ctx->base.is_jmp == DISAS_SEMIHOST) {
> +        generate_exception_err(ctx, EXCP_SEMIHOST, insn_bytes);

Hmm this API takes an error_code argument:

   int error_code;
   #define EXCP_TLB_NOMATCH   0x1
   #define EXCP_INST_NOTAVAIL 0x2 /* No valid instruction word for 
BadInstr */

Now we pass bytes. What about adding an extra helper?

   void generate_exception_err_displace(DisasContext *ctx,
                                        int excp, int err,
                                        target_long displacement);

Otherwise LGTM.

Reviewed-by: Philippe Mathieu-Daud√© <f4bug@amsat.org>

> +    }
>       ctx->base.pc_next += insn_bytes;
>   
>       if (ctx->base.is_jmp != DISAS_NEXT) {
> diff --git a/target/mips/tcg/micromips_translate.c.inc b/target/mips/tcg/micromips_translate.c.inc
> index 274caf2c3c..b2c696f891 100644
> --- a/target/mips/tcg/micromips_translate.c.inc
> +++ b/target/mips/tcg/micromips_translate.c.inc
> @@ -826,7 +826,7 @@ static void gen_pool16c_insn(DisasContext *ctx)
>           break;
>       case SDBBP16:
>           if (is_uhi(extract32(ctx->opcode, 0, 4))) {
> -            generate_exception_end(ctx, EXCP_SEMIHOST);
> +            ctx->base.is_jmp = DISAS_SEMIHOST;
>           } else {
>               /*
>                * XXX: not clear which exception should be raised
> @@ -942,7 +942,7 @@ static void gen_pool16c_r6_insn(DisasContext *ctx)
>           case R6_SDBBP16:
>               /* SDBBP16 */
>               if (is_uhi(extract32(ctx->opcode, 6, 4))) {
> -                generate_exception_end(ctx, EXCP_SEMIHOST);
> +                ctx->base.is_jmp = DISAS_SEMIHOST;
>               } else {
>                   if (ctx->hflags & MIPS_HFLAG_SBRI) {
>                       generate_exception(ctx, EXCP_RI);
> @@ -1311,7 +1311,7 @@ static void gen_pool32axf(CPUMIPSState *env, DisasContext *ctx, int rt, int rs)
>               break;
>           case SDBBP:
>               if (is_uhi(extract32(ctx->opcode, 16, 10))) {
> -                generate_exception_end(ctx, EXCP_SEMIHOST);
> +                ctx->base.is_jmp = DISAS_SEMIHOST;
>               } else {
>                   check_insn(ctx, ISA_MIPS_R1);
>                   if (ctx->hflags & MIPS_HFLAG_SBRI) {
> diff --git a/target/mips/tcg/mips16e_translate.c.inc b/target/mips/tcg/mips16e_translate.c.inc
> index 0a3ba252e4..7568933e23 100644
> --- a/target/mips/tcg/mips16e_translate.c.inc
> +++ b/target/mips/tcg/mips16e_translate.c.inc
> @@ -952,7 +952,7 @@ static int decode_ase_mips16e(CPUMIPSState *env, DisasContext *ctx)
>               break;
>           case RR_SDBBP:
>               if (is_uhi(extract32(ctx->opcode, 5, 6))) {
> -                generate_exception_end(ctx, EXCP_SEMIHOST);
> +                ctx->base.is_jmp = DISAS_SEMIHOST;
>               } else {
>                   /*
>                    * XXX: not clear which exception should be raised
> diff --git a/target/mips/tcg/nanomips_translate.c.inc b/target/mips/tcg/nanomips_translate.c.inc
> index ecb0ebed57..b3aff22c18 100644
> --- a/target/mips/tcg/nanomips_translate.c.inc
> +++ b/target/mips/tcg/nanomips_translate.c.inc
> @@ -3695,7 +3695,7 @@ static int decode_nanomips_32_48_opc(CPUMIPSState *env, DisasContext *ctx)
>                   break;
>               case NM_SDBBP:
>                   if (is_uhi(extract32(ctx->opcode, 0, 19))) {
> -                    generate_exception_end(ctx, EXCP_SEMIHOST);
> +                    ctx->base.is_jmp = DISAS_SEMIHOST;
>                   } else {
>                       if (ctx->hflags & MIPS_HFLAG_SBRI) {
>                           gen_reserved_instruction(ctx);
> @@ -4634,7 +4634,7 @@ static int decode_isa_nanomips(CPUMIPSState *env, DisasContext *ctx)
>                   break;
>               case NM_SDBBP16:
>                   if (is_uhi(extract32(ctx->opcode, 0, 3))) {
> -                    generate_exception_end(ctx, EXCP_SEMIHOST);
> +                    ctx->base.is_jmp = DISAS_SEMIHOST;
>                   } else {
>                       if (ctx->hflags & MIPS_HFLAG_SBRI) {
>                           gen_reserved_instruction(ctx);


