# Project 3 â€“ Seven Segment Decoder (OpenLane Ready)

This project implements a 7-segment display decoder for digits 0 to 5, written in Verilog and structured for ASIC synthesis using OpenLane.

## ğŸ“ Structure

```
project3/
â”œâ”€â”€ config.json
â”œâ”€â”€ pin_order.cfg
â”œâ”€â”€ README.md
â”œâ”€â”€ .gitignore
â””â”€â”€ src/
    â””â”€â”€ seven_segment_decoder.v
```

## ğŸ”§ Module: SevenSegmentDecoder

### Inputs
- `digit [3:0]`: 4-bit input digit

### Outputs
- `seg [6:0]`: Output to 7-segment display (active-low)

## ğŸ›  Tools
- OpenLane
- Sky130 PDK

## ğŸ“ Notes
- Use `flow.tcl -design project3` inside OpenLane terminal
