
l2_old_v3_5_home.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08003800  08003800  00000800  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c494  08003910  08003910  00000910  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800fda4  0800fda4  0000cda4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fde4  0800fde4  0000d06c  2**0
                  CONTENTS
  4 .ARM          00000008  0800fde4  0800fde4  0000cde4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fdec  0800fdec  0000d06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fdec  0800fdec  0000cdec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fdf0  0800fdf0  0000cdf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  0800fdf4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001770  20000070  0800fe60  0000d070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200017e0  0800fe60  0000d7e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d1f2  00000000  00000000  0000d095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005068  00000000  00000000  0002a287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a18  00000000  00000000  0002f2f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001420  00000000  00000000  00030d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d721  00000000  00000000  00032128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000208ee  00000000  00000000  0004f849  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099184  00000000  00000000  00070137  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001092bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ed0  00000000  00000000  00109300  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  001101d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08003910 <__do_global_dtors_aux>:
 8003910:	b510      	push	{r4, lr}
 8003912:	4c05      	ldr	r4, [pc, #20]	@ (8003928 <__do_global_dtors_aux+0x18>)
 8003914:	7823      	ldrb	r3, [r4, #0]
 8003916:	b933      	cbnz	r3, 8003926 <__do_global_dtors_aux+0x16>
 8003918:	4b04      	ldr	r3, [pc, #16]	@ (800392c <__do_global_dtors_aux+0x1c>)
 800391a:	b113      	cbz	r3, 8003922 <__do_global_dtors_aux+0x12>
 800391c:	4804      	ldr	r0, [pc, #16]	@ (8003930 <__do_global_dtors_aux+0x20>)
 800391e:	f3af 8000 	nop.w
 8003922:	2301      	movs	r3, #1
 8003924:	7023      	strb	r3, [r4, #0]
 8003926:	bd10      	pop	{r4, pc}
 8003928:	20000070 	.word	0x20000070
 800392c:	00000000 	.word	0x00000000
 8003930:	0800fd8c 	.word	0x0800fd8c

08003934 <frame_dummy>:
 8003934:	b508      	push	{r3, lr}
 8003936:	4b03      	ldr	r3, [pc, #12]	@ (8003944 <frame_dummy+0x10>)
 8003938:	b11b      	cbz	r3, 8003942 <frame_dummy+0xe>
 800393a:	4903      	ldr	r1, [pc, #12]	@ (8003948 <frame_dummy+0x14>)
 800393c:	4803      	ldr	r0, [pc, #12]	@ (800394c <frame_dummy+0x18>)
 800393e:	f3af 8000 	nop.w
 8003942:	bd08      	pop	{r3, pc}
 8003944:	00000000 	.word	0x00000000
 8003948:	20000074 	.word	0x20000074
 800394c:	0800fd8c 	.word	0x0800fd8c

08003950 <__aeabi_drsub>:
 8003950:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8003954:	e002      	b.n	800395c <__adddf3>
 8003956:	bf00      	nop

08003958 <__aeabi_dsub>:
 8003958:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800395c <__adddf3>:
 800395c:	b530      	push	{r4, r5, lr}
 800395e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8003962:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8003966:	ea94 0f05 	teq	r4, r5
 800396a:	bf08      	it	eq
 800396c:	ea90 0f02 	teqeq	r0, r2
 8003970:	bf1f      	itttt	ne
 8003972:	ea54 0c00 	orrsne.w	ip, r4, r0
 8003976:	ea55 0c02 	orrsne.w	ip, r5, r2
 800397a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800397e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003982:	f000 80e2 	beq.w	8003b4a <__adddf3+0x1ee>
 8003986:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800398a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800398e:	bfb8      	it	lt
 8003990:	426d      	neglt	r5, r5
 8003992:	dd0c      	ble.n	80039ae <__adddf3+0x52>
 8003994:	442c      	add	r4, r5
 8003996:	ea80 0202 	eor.w	r2, r0, r2
 800399a:	ea81 0303 	eor.w	r3, r1, r3
 800399e:	ea82 0000 	eor.w	r0, r2, r0
 80039a2:	ea83 0101 	eor.w	r1, r3, r1
 80039a6:	ea80 0202 	eor.w	r2, r0, r2
 80039aa:	ea81 0303 	eor.w	r3, r1, r3
 80039ae:	2d36      	cmp	r5, #54	@ 0x36
 80039b0:	bf88      	it	hi
 80039b2:	bd30      	pophi	{r4, r5, pc}
 80039b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80039b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80039bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80039c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80039c4:	d002      	beq.n	80039cc <__adddf3+0x70>
 80039c6:	4240      	negs	r0, r0
 80039c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80039cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80039d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80039d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80039d8:	d002      	beq.n	80039e0 <__adddf3+0x84>
 80039da:	4252      	negs	r2, r2
 80039dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80039e0:	ea94 0f05 	teq	r4, r5
 80039e4:	f000 80a7 	beq.w	8003b36 <__adddf3+0x1da>
 80039e8:	f1a4 0401 	sub.w	r4, r4, #1
 80039ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80039f0:	db0d      	blt.n	8003a0e <__adddf3+0xb2>
 80039f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80039f6:	fa22 f205 	lsr.w	r2, r2, r5
 80039fa:	1880      	adds	r0, r0, r2
 80039fc:	f141 0100 	adc.w	r1, r1, #0
 8003a00:	fa03 f20e 	lsl.w	r2, r3, lr
 8003a04:	1880      	adds	r0, r0, r2
 8003a06:	fa43 f305 	asr.w	r3, r3, r5
 8003a0a:	4159      	adcs	r1, r3
 8003a0c:	e00e      	b.n	8003a2c <__adddf3+0xd0>
 8003a0e:	f1a5 0520 	sub.w	r5, r5, #32
 8003a12:	f10e 0e20 	add.w	lr, lr, #32
 8003a16:	2a01      	cmp	r2, #1
 8003a18:	fa03 fc0e 	lsl.w	ip, r3, lr
 8003a1c:	bf28      	it	cs
 8003a1e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8003a22:	fa43 f305 	asr.w	r3, r3, r5
 8003a26:	18c0      	adds	r0, r0, r3
 8003a28:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8003a2c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8003a30:	d507      	bpl.n	8003a42 <__adddf3+0xe6>
 8003a32:	f04f 0e00 	mov.w	lr, #0
 8003a36:	f1dc 0c00 	rsbs	ip, ip, #0
 8003a3a:	eb7e 0000 	sbcs.w	r0, lr, r0
 8003a3e:	eb6e 0101 	sbc.w	r1, lr, r1
 8003a42:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8003a46:	d31b      	bcc.n	8003a80 <__adddf3+0x124>
 8003a48:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8003a4c:	d30c      	bcc.n	8003a68 <__adddf3+0x10c>
 8003a4e:	0849      	lsrs	r1, r1, #1
 8003a50:	ea5f 0030 	movs.w	r0, r0, rrx
 8003a54:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8003a58:	f104 0401 	add.w	r4, r4, #1
 8003a5c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8003a60:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8003a64:	f080 809a 	bcs.w	8003b9c <__adddf3+0x240>
 8003a68:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8003a6c:	bf08      	it	eq
 8003a6e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8003a72:	f150 0000 	adcs.w	r0, r0, #0
 8003a76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003a7a:	ea41 0105 	orr.w	r1, r1, r5
 8003a7e:	bd30      	pop	{r4, r5, pc}
 8003a80:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8003a84:	4140      	adcs	r0, r0
 8003a86:	eb41 0101 	adc.w	r1, r1, r1
 8003a8a:	3c01      	subs	r4, #1
 8003a8c:	bf28      	it	cs
 8003a8e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8003a92:	d2e9      	bcs.n	8003a68 <__adddf3+0x10c>
 8003a94:	f091 0f00 	teq	r1, #0
 8003a98:	bf04      	itt	eq
 8003a9a:	4601      	moveq	r1, r0
 8003a9c:	2000      	moveq	r0, #0
 8003a9e:	fab1 f381 	clz	r3, r1
 8003aa2:	bf08      	it	eq
 8003aa4:	3320      	addeq	r3, #32
 8003aa6:	f1a3 030b 	sub.w	r3, r3, #11
 8003aaa:	f1b3 0220 	subs.w	r2, r3, #32
 8003aae:	da0c      	bge.n	8003aca <__adddf3+0x16e>
 8003ab0:	320c      	adds	r2, #12
 8003ab2:	dd08      	ble.n	8003ac6 <__adddf3+0x16a>
 8003ab4:	f102 0c14 	add.w	ip, r2, #20
 8003ab8:	f1c2 020c 	rsb	r2, r2, #12
 8003abc:	fa01 f00c 	lsl.w	r0, r1, ip
 8003ac0:	fa21 f102 	lsr.w	r1, r1, r2
 8003ac4:	e00c      	b.n	8003ae0 <__adddf3+0x184>
 8003ac6:	f102 0214 	add.w	r2, r2, #20
 8003aca:	bfd8      	it	le
 8003acc:	f1c2 0c20 	rsble	ip, r2, #32
 8003ad0:	fa01 f102 	lsl.w	r1, r1, r2
 8003ad4:	fa20 fc0c 	lsr.w	ip, r0, ip
 8003ad8:	bfdc      	itt	le
 8003ada:	ea41 010c 	orrle.w	r1, r1, ip
 8003ade:	4090      	lslle	r0, r2
 8003ae0:	1ae4      	subs	r4, r4, r3
 8003ae2:	bfa2      	ittt	ge
 8003ae4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8003ae8:	4329      	orrge	r1, r5
 8003aea:	bd30      	popge	{r4, r5, pc}
 8003aec:	ea6f 0404 	mvn.w	r4, r4
 8003af0:	3c1f      	subs	r4, #31
 8003af2:	da1c      	bge.n	8003b2e <__adddf3+0x1d2>
 8003af4:	340c      	adds	r4, #12
 8003af6:	dc0e      	bgt.n	8003b16 <__adddf3+0x1ba>
 8003af8:	f104 0414 	add.w	r4, r4, #20
 8003afc:	f1c4 0220 	rsb	r2, r4, #32
 8003b00:	fa20 f004 	lsr.w	r0, r0, r4
 8003b04:	fa01 f302 	lsl.w	r3, r1, r2
 8003b08:	ea40 0003 	orr.w	r0, r0, r3
 8003b0c:	fa21 f304 	lsr.w	r3, r1, r4
 8003b10:	ea45 0103 	orr.w	r1, r5, r3
 8003b14:	bd30      	pop	{r4, r5, pc}
 8003b16:	f1c4 040c 	rsb	r4, r4, #12
 8003b1a:	f1c4 0220 	rsb	r2, r4, #32
 8003b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8003b22:	fa01 f304 	lsl.w	r3, r1, r4
 8003b26:	ea40 0003 	orr.w	r0, r0, r3
 8003b2a:	4629      	mov	r1, r5
 8003b2c:	bd30      	pop	{r4, r5, pc}
 8003b2e:	fa21 f004 	lsr.w	r0, r1, r4
 8003b32:	4629      	mov	r1, r5
 8003b34:	bd30      	pop	{r4, r5, pc}
 8003b36:	f094 0f00 	teq	r4, #0
 8003b3a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8003b3e:	bf06      	itte	eq
 8003b40:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8003b44:	3401      	addeq	r4, #1
 8003b46:	3d01      	subne	r5, #1
 8003b48:	e74e      	b.n	80039e8 <__adddf3+0x8c>
 8003b4a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003b4e:	bf18      	it	ne
 8003b50:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003b54:	d029      	beq.n	8003baa <__adddf3+0x24e>
 8003b56:	ea94 0f05 	teq	r4, r5
 8003b5a:	bf08      	it	eq
 8003b5c:	ea90 0f02 	teqeq	r0, r2
 8003b60:	d005      	beq.n	8003b6e <__adddf3+0x212>
 8003b62:	ea54 0c00 	orrs.w	ip, r4, r0
 8003b66:	bf04      	itt	eq
 8003b68:	4619      	moveq	r1, r3
 8003b6a:	4610      	moveq	r0, r2
 8003b6c:	bd30      	pop	{r4, r5, pc}
 8003b6e:	ea91 0f03 	teq	r1, r3
 8003b72:	bf1e      	ittt	ne
 8003b74:	2100      	movne	r1, #0
 8003b76:	2000      	movne	r0, #0
 8003b78:	bd30      	popne	{r4, r5, pc}
 8003b7a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8003b7e:	d105      	bne.n	8003b8c <__adddf3+0x230>
 8003b80:	0040      	lsls	r0, r0, #1
 8003b82:	4149      	adcs	r1, r1
 8003b84:	bf28      	it	cs
 8003b86:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8003b8a:	bd30      	pop	{r4, r5, pc}
 8003b8c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8003b90:	bf3c      	itt	cc
 8003b92:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8003b96:	bd30      	popcc	{r4, r5, pc}
 8003b98:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8003b9c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8003ba0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003ba4:	f04f 0000 	mov.w	r0, #0
 8003ba8:	bd30      	pop	{r4, r5, pc}
 8003baa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003bae:	bf1a      	itte	ne
 8003bb0:	4619      	movne	r1, r3
 8003bb2:	4610      	movne	r0, r2
 8003bb4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8003bb8:	bf1c      	itt	ne
 8003bba:	460b      	movne	r3, r1
 8003bbc:	4602      	movne	r2, r0
 8003bbe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003bc2:	bf06      	itte	eq
 8003bc4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8003bc8:	ea91 0f03 	teqeq	r1, r3
 8003bcc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8003bd0:	bd30      	pop	{r4, r5, pc}
 8003bd2:	bf00      	nop

08003bd4 <__aeabi_ui2d>:
 8003bd4:	f090 0f00 	teq	r0, #0
 8003bd8:	bf04      	itt	eq
 8003bda:	2100      	moveq	r1, #0
 8003bdc:	4770      	bxeq	lr
 8003bde:	b530      	push	{r4, r5, lr}
 8003be0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8003be4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8003be8:	f04f 0500 	mov.w	r5, #0
 8003bec:	f04f 0100 	mov.w	r1, #0
 8003bf0:	e750      	b.n	8003a94 <__adddf3+0x138>
 8003bf2:	bf00      	nop

08003bf4 <__aeabi_i2d>:
 8003bf4:	f090 0f00 	teq	r0, #0
 8003bf8:	bf04      	itt	eq
 8003bfa:	2100      	moveq	r1, #0
 8003bfc:	4770      	bxeq	lr
 8003bfe:	b530      	push	{r4, r5, lr}
 8003c00:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8003c04:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8003c08:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8003c0c:	bf48      	it	mi
 8003c0e:	4240      	negmi	r0, r0
 8003c10:	f04f 0100 	mov.w	r1, #0
 8003c14:	e73e      	b.n	8003a94 <__adddf3+0x138>
 8003c16:	bf00      	nop

08003c18 <__aeabi_f2d>:
 8003c18:	0042      	lsls	r2, r0, #1
 8003c1a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8003c1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8003c22:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8003c26:	bf1f      	itttt	ne
 8003c28:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8003c2c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8003c30:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8003c34:	4770      	bxne	lr
 8003c36:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8003c3a:	bf08      	it	eq
 8003c3c:	4770      	bxeq	lr
 8003c3e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8003c42:	bf04      	itt	eq
 8003c44:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8003c48:	4770      	bxeq	lr
 8003c4a:	b530      	push	{r4, r5, lr}
 8003c4c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8003c50:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8003c54:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8003c58:	e71c      	b.n	8003a94 <__adddf3+0x138>
 8003c5a:	bf00      	nop

08003c5c <__aeabi_ul2d>:
 8003c5c:	ea50 0201 	orrs.w	r2, r0, r1
 8003c60:	bf08      	it	eq
 8003c62:	4770      	bxeq	lr
 8003c64:	b530      	push	{r4, r5, lr}
 8003c66:	f04f 0500 	mov.w	r5, #0
 8003c6a:	e00a      	b.n	8003c82 <__aeabi_l2d+0x16>

08003c6c <__aeabi_l2d>:
 8003c6c:	ea50 0201 	orrs.w	r2, r0, r1
 8003c70:	bf08      	it	eq
 8003c72:	4770      	bxeq	lr
 8003c74:	b530      	push	{r4, r5, lr}
 8003c76:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8003c7a:	d502      	bpl.n	8003c82 <__aeabi_l2d+0x16>
 8003c7c:	4240      	negs	r0, r0
 8003c7e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003c82:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8003c86:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8003c8a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8003c8e:	f43f aed8 	beq.w	8003a42 <__adddf3+0xe6>
 8003c92:	f04f 0203 	mov.w	r2, #3
 8003c96:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003c9a:	bf18      	it	ne
 8003c9c:	3203      	addne	r2, #3
 8003c9e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003ca2:	bf18      	it	ne
 8003ca4:	3203      	addne	r2, #3
 8003ca6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8003caa:	f1c2 0320 	rsb	r3, r2, #32
 8003cae:	fa00 fc03 	lsl.w	ip, r0, r3
 8003cb2:	fa20 f002 	lsr.w	r0, r0, r2
 8003cb6:	fa01 fe03 	lsl.w	lr, r1, r3
 8003cba:	ea40 000e 	orr.w	r0, r0, lr
 8003cbe:	fa21 f102 	lsr.w	r1, r1, r2
 8003cc2:	4414      	add	r4, r2
 8003cc4:	e6bd      	b.n	8003a42 <__adddf3+0xe6>
 8003cc6:	bf00      	nop

08003cc8 <__aeabi_dmul>:
 8003cc8:	b570      	push	{r4, r5, r6, lr}
 8003cca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8003cce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8003cd2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003cd6:	bf1d      	ittte	ne
 8003cd8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003cdc:	ea94 0f0c 	teqne	r4, ip
 8003ce0:	ea95 0f0c 	teqne	r5, ip
 8003ce4:	f000 f8de 	bleq	8003ea4 <__aeabi_dmul+0x1dc>
 8003ce8:	442c      	add	r4, r5
 8003cea:	ea81 0603 	eor.w	r6, r1, r3
 8003cee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8003cf2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8003cf6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8003cfa:	bf18      	it	ne
 8003cfc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8003d00:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8003d04:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d08:	d038      	beq.n	8003d7c <__aeabi_dmul+0xb4>
 8003d0a:	fba0 ce02 	umull	ip, lr, r0, r2
 8003d0e:	f04f 0500 	mov.w	r5, #0
 8003d12:	fbe1 e502 	umlal	lr, r5, r1, r2
 8003d16:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8003d1a:	fbe0 e503 	umlal	lr, r5, r0, r3
 8003d1e:	f04f 0600 	mov.w	r6, #0
 8003d22:	fbe1 5603 	umlal	r5, r6, r1, r3
 8003d26:	f09c 0f00 	teq	ip, #0
 8003d2a:	bf18      	it	ne
 8003d2c:	f04e 0e01 	orrne.w	lr, lr, #1
 8003d30:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8003d34:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8003d38:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8003d3c:	d204      	bcs.n	8003d48 <__aeabi_dmul+0x80>
 8003d3e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8003d42:	416d      	adcs	r5, r5
 8003d44:	eb46 0606 	adc.w	r6, r6, r6
 8003d48:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8003d4c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8003d50:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8003d54:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8003d58:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8003d5c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8003d60:	bf88      	it	hi
 8003d62:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8003d66:	d81e      	bhi.n	8003da6 <__aeabi_dmul+0xde>
 8003d68:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8003d6c:	bf08      	it	eq
 8003d6e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8003d72:	f150 0000 	adcs.w	r0, r0, #0
 8003d76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003d7a:	bd70      	pop	{r4, r5, r6, pc}
 8003d7c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8003d80:	ea46 0101 	orr.w	r1, r6, r1
 8003d84:	ea40 0002 	orr.w	r0, r0, r2
 8003d88:	ea81 0103 	eor.w	r1, r1, r3
 8003d8c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8003d90:	bfc2      	ittt	gt
 8003d92:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003d96:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8003d9a:	bd70      	popgt	{r4, r5, r6, pc}
 8003d9c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8003da0:	f04f 0e00 	mov.w	lr, #0
 8003da4:	3c01      	subs	r4, #1
 8003da6:	f300 80ab 	bgt.w	8003f00 <__aeabi_dmul+0x238>
 8003daa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8003dae:	bfde      	ittt	le
 8003db0:	2000      	movle	r0, #0
 8003db2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8003db6:	bd70      	pople	{r4, r5, r6, pc}
 8003db8:	f1c4 0400 	rsb	r4, r4, #0
 8003dbc:	3c20      	subs	r4, #32
 8003dbe:	da35      	bge.n	8003e2c <__aeabi_dmul+0x164>
 8003dc0:	340c      	adds	r4, #12
 8003dc2:	dc1b      	bgt.n	8003dfc <__aeabi_dmul+0x134>
 8003dc4:	f104 0414 	add.w	r4, r4, #20
 8003dc8:	f1c4 0520 	rsb	r5, r4, #32
 8003dcc:	fa00 f305 	lsl.w	r3, r0, r5
 8003dd0:	fa20 f004 	lsr.w	r0, r0, r4
 8003dd4:	fa01 f205 	lsl.w	r2, r1, r5
 8003dd8:	ea40 0002 	orr.w	r0, r0, r2
 8003ddc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8003de0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8003de4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003de8:	fa21 f604 	lsr.w	r6, r1, r4
 8003dec:	eb42 0106 	adc.w	r1, r2, r6
 8003df0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003df4:	bf08      	it	eq
 8003df6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003dfa:	bd70      	pop	{r4, r5, r6, pc}
 8003dfc:	f1c4 040c 	rsb	r4, r4, #12
 8003e00:	f1c4 0520 	rsb	r5, r4, #32
 8003e04:	fa00 f304 	lsl.w	r3, r0, r4
 8003e08:	fa20 f005 	lsr.w	r0, r0, r5
 8003e0c:	fa01 f204 	lsl.w	r2, r1, r4
 8003e10:	ea40 0002 	orr.w	r0, r0, r2
 8003e14:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003e18:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003e1c:	f141 0100 	adc.w	r1, r1, #0
 8003e20:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003e24:	bf08      	it	eq
 8003e26:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003e2a:	bd70      	pop	{r4, r5, r6, pc}
 8003e2c:	f1c4 0520 	rsb	r5, r4, #32
 8003e30:	fa00 f205 	lsl.w	r2, r0, r5
 8003e34:	ea4e 0e02 	orr.w	lr, lr, r2
 8003e38:	fa20 f304 	lsr.w	r3, r0, r4
 8003e3c:	fa01 f205 	lsl.w	r2, r1, r5
 8003e40:	ea43 0302 	orr.w	r3, r3, r2
 8003e44:	fa21 f004 	lsr.w	r0, r1, r4
 8003e48:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003e4c:	fa21 f204 	lsr.w	r2, r1, r4
 8003e50:	ea20 0002 	bic.w	r0, r0, r2
 8003e54:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8003e58:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003e5c:	bf08      	it	eq
 8003e5e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003e62:	bd70      	pop	{r4, r5, r6, pc}
 8003e64:	f094 0f00 	teq	r4, #0
 8003e68:	d10f      	bne.n	8003e8a <__aeabi_dmul+0x1c2>
 8003e6a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8003e6e:	0040      	lsls	r0, r0, #1
 8003e70:	eb41 0101 	adc.w	r1, r1, r1
 8003e74:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8003e78:	bf08      	it	eq
 8003e7a:	3c01      	subeq	r4, #1
 8003e7c:	d0f7      	beq.n	8003e6e <__aeabi_dmul+0x1a6>
 8003e7e:	ea41 0106 	orr.w	r1, r1, r6
 8003e82:	f095 0f00 	teq	r5, #0
 8003e86:	bf18      	it	ne
 8003e88:	4770      	bxne	lr
 8003e8a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8003e8e:	0052      	lsls	r2, r2, #1
 8003e90:	eb43 0303 	adc.w	r3, r3, r3
 8003e94:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8003e98:	bf08      	it	eq
 8003e9a:	3d01      	subeq	r5, #1
 8003e9c:	d0f7      	beq.n	8003e8e <__aeabi_dmul+0x1c6>
 8003e9e:	ea43 0306 	orr.w	r3, r3, r6
 8003ea2:	4770      	bx	lr
 8003ea4:	ea94 0f0c 	teq	r4, ip
 8003ea8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8003eac:	bf18      	it	ne
 8003eae:	ea95 0f0c 	teqne	r5, ip
 8003eb2:	d00c      	beq.n	8003ece <__aeabi_dmul+0x206>
 8003eb4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003eb8:	bf18      	it	ne
 8003eba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003ebe:	d1d1      	bne.n	8003e64 <__aeabi_dmul+0x19c>
 8003ec0:	ea81 0103 	eor.w	r1, r1, r3
 8003ec4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003ec8:	f04f 0000 	mov.w	r0, #0
 8003ecc:	bd70      	pop	{r4, r5, r6, pc}
 8003ece:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003ed2:	bf06      	itte	eq
 8003ed4:	4610      	moveq	r0, r2
 8003ed6:	4619      	moveq	r1, r3
 8003ed8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003edc:	d019      	beq.n	8003f12 <__aeabi_dmul+0x24a>
 8003ede:	ea94 0f0c 	teq	r4, ip
 8003ee2:	d102      	bne.n	8003eea <__aeabi_dmul+0x222>
 8003ee4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8003ee8:	d113      	bne.n	8003f12 <__aeabi_dmul+0x24a>
 8003eea:	ea95 0f0c 	teq	r5, ip
 8003eee:	d105      	bne.n	8003efc <__aeabi_dmul+0x234>
 8003ef0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8003ef4:	bf1c      	itt	ne
 8003ef6:	4610      	movne	r0, r2
 8003ef8:	4619      	movne	r1, r3
 8003efa:	d10a      	bne.n	8003f12 <__aeabi_dmul+0x24a>
 8003efc:	ea81 0103 	eor.w	r1, r1, r3
 8003f00:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003f04:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8003f08:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003f0c:	f04f 0000 	mov.w	r0, #0
 8003f10:	bd70      	pop	{r4, r5, r6, pc}
 8003f12:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8003f16:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8003f1a:	bd70      	pop	{r4, r5, r6, pc}

08003f1c <__aeabi_ddiv>:
 8003f1c:	b570      	push	{r4, r5, r6, lr}
 8003f1e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8003f22:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8003f26:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003f2a:	bf1d      	ittte	ne
 8003f2c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003f30:	ea94 0f0c 	teqne	r4, ip
 8003f34:	ea95 0f0c 	teqne	r5, ip
 8003f38:	f000 f8a7 	bleq	800408a <__aeabi_ddiv+0x16e>
 8003f3c:	eba4 0405 	sub.w	r4, r4, r5
 8003f40:	ea81 0e03 	eor.w	lr, r1, r3
 8003f44:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003f48:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8003f4c:	f000 8088 	beq.w	8004060 <__aeabi_ddiv+0x144>
 8003f50:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003f54:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8003f58:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8003f5c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8003f60:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003f64:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8003f68:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8003f6c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8003f70:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8003f74:	429d      	cmp	r5, r3
 8003f76:	bf08      	it	eq
 8003f78:	4296      	cmpeq	r6, r2
 8003f7a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8003f7e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8003f82:	d202      	bcs.n	8003f8a <__aeabi_ddiv+0x6e>
 8003f84:	085b      	lsrs	r3, r3, #1
 8003f86:	ea4f 0232 	mov.w	r2, r2, rrx
 8003f8a:	1ab6      	subs	r6, r6, r2
 8003f8c:	eb65 0503 	sbc.w	r5, r5, r3
 8003f90:	085b      	lsrs	r3, r3, #1
 8003f92:	ea4f 0232 	mov.w	r2, r2, rrx
 8003f96:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8003f9a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8003f9e:	ebb6 0e02 	subs.w	lr, r6, r2
 8003fa2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003fa6:	bf22      	ittt	cs
 8003fa8:	1ab6      	subcs	r6, r6, r2
 8003faa:	4675      	movcs	r5, lr
 8003fac:	ea40 000c 	orrcs.w	r0, r0, ip
 8003fb0:	085b      	lsrs	r3, r3, #1
 8003fb2:	ea4f 0232 	mov.w	r2, r2, rrx
 8003fb6:	ebb6 0e02 	subs.w	lr, r6, r2
 8003fba:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003fbe:	bf22      	ittt	cs
 8003fc0:	1ab6      	subcs	r6, r6, r2
 8003fc2:	4675      	movcs	r5, lr
 8003fc4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8003fc8:	085b      	lsrs	r3, r3, #1
 8003fca:	ea4f 0232 	mov.w	r2, r2, rrx
 8003fce:	ebb6 0e02 	subs.w	lr, r6, r2
 8003fd2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003fd6:	bf22      	ittt	cs
 8003fd8:	1ab6      	subcs	r6, r6, r2
 8003fda:	4675      	movcs	r5, lr
 8003fdc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8003fe0:	085b      	lsrs	r3, r3, #1
 8003fe2:	ea4f 0232 	mov.w	r2, r2, rrx
 8003fe6:	ebb6 0e02 	subs.w	lr, r6, r2
 8003fea:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003fee:	bf22      	ittt	cs
 8003ff0:	1ab6      	subcs	r6, r6, r2
 8003ff2:	4675      	movcs	r5, lr
 8003ff4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8003ff8:	ea55 0e06 	orrs.w	lr, r5, r6
 8003ffc:	d018      	beq.n	8004030 <__aeabi_ddiv+0x114>
 8003ffe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8004002:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8004006:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800400a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800400e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8004012:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004016:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800401a:	d1c0      	bne.n	8003f9e <__aeabi_ddiv+0x82>
 800401c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004020:	d10b      	bne.n	800403a <__aeabi_ddiv+0x11e>
 8004022:	ea41 0100 	orr.w	r1, r1, r0
 8004026:	f04f 0000 	mov.w	r0, #0
 800402a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800402e:	e7b6      	b.n	8003f9e <__aeabi_ddiv+0x82>
 8004030:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004034:	bf04      	itt	eq
 8004036:	4301      	orreq	r1, r0
 8004038:	2000      	moveq	r0, #0
 800403a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800403e:	bf88      	it	hi
 8004040:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8004044:	f63f aeaf 	bhi.w	8003da6 <__aeabi_dmul+0xde>
 8004048:	ebb5 0c03 	subs.w	ip, r5, r3
 800404c:	bf04      	itt	eq
 800404e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8004052:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004056:	f150 0000 	adcs.w	r0, r0, #0
 800405a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800405e:	bd70      	pop	{r4, r5, r6, pc}
 8004060:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8004064:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8004068:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800406c:	bfc2      	ittt	gt
 800406e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004072:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004076:	bd70      	popgt	{r4, r5, r6, pc}
 8004078:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800407c:	f04f 0e00 	mov.w	lr, #0
 8004080:	3c01      	subs	r4, #1
 8004082:	e690      	b.n	8003da6 <__aeabi_dmul+0xde>
 8004084:	ea45 0e06 	orr.w	lr, r5, r6
 8004088:	e68d      	b.n	8003da6 <__aeabi_dmul+0xde>
 800408a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800408e:	ea94 0f0c 	teq	r4, ip
 8004092:	bf08      	it	eq
 8004094:	ea95 0f0c 	teqeq	r5, ip
 8004098:	f43f af3b 	beq.w	8003f12 <__aeabi_dmul+0x24a>
 800409c:	ea94 0f0c 	teq	r4, ip
 80040a0:	d10a      	bne.n	80040b8 <__aeabi_ddiv+0x19c>
 80040a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80040a6:	f47f af34 	bne.w	8003f12 <__aeabi_dmul+0x24a>
 80040aa:	ea95 0f0c 	teq	r5, ip
 80040ae:	f47f af25 	bne.w	8003efc <__aeabi_dmul+0x234>
 80040b2:	4610      	mov	r0, r2
 80040b4:	4619      	mov	r1, r3
 80040b6:	e72c      	b.n	8003f12 <__aeabi_dmul+0x24a>
 80040b8:	ea95 0f0c 	teq	r5, ip
 80040bc:	d106      	bne.n	80040cc <__aeabi_ddiv+0x1b0>
 80040be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80040c2:	f43f aefd 	beq.w	8003ec0 <__aeabi_dmul+0x1f8>
 80040c6:	4610      	mov	r0, r2
 80040c8:	4619      	mov	r1, r3
 80040ca:	e722      	b.n	8003f12 <__aeabi_dmul+0x24a>
 80040cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80040d0:	bf18      	it	ne
 80040d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80040d6:	f47f aec5 	bne.w	8003e64 <__aeabi_dmul+0x19c>
 80040da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80040de:	f47f af0d 	bne.w	8003efc <__aeabi_dmul+0x234>
 80040e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80040e6:	f47f aeeb 	bne.w	8003ec0 <__aeabi_dmul+0x1f8>
 80040ea:	e712      	b.n	8003f12 <__aeabi_dmul+0x24a>

080040ec <__gedf2>:
 80040ec:	f04f 3cff 	mov.w	ip, #4294967295
 80040f0:	e006      	b.n	8004100 <__cmpdf2+0x4>
 80040f2:	bf00      	nop

080040f4 <__ledf2>:
 80040f4:	f04f 0c01 	mov.w	ip, #1
 80040f8:	e002      	b.n	8004100 <__cmpdf2+0x4>
 80040fa:	bf00      	nop

080040fc <__cmpdf2>:
 80040fc:	f04f 0c01 	mov.w	ip, #1
 8004100:	f84d cd04 	str.w	ip, [sp, #-4]!
 8004104:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004108:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800410c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004110:	bf18      	it	ne
 8004112:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8004116:	d01b      	beq.n	8004150 <__cmpdf2+0x54>
 8004118:	b001      	add	sp, #4
 800411a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800411e:	bf0c      	ite	eq
 8004120:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8004124:	ea91 0f03 	teqne	r1, r3
 8004128:	bf02      	ittt	eq
 800412a:	ea90 0f02 	teqeq	r0, r2
 800412e:	2000      	moveq	r0, #0
 8004130:	4770      	bxeq	lr
 8004132:	f110 0f00 	cmn.w	r0, #0
 8004136:	ea91 0f03 	teq	r1, r3
 800413a:	bf58      	it	pl
 800413c:	4299      	cmppl	r1, r3
 800413e:	bf08      	it	eq
 8004140:	4290      	cmpeq	r0, r2
 8004142:	bf2c      	ite	cs
 8004144:	17d8      	asrcs	r0, r3, #31
 8004146:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800414a:	f040 0001 	orr.w	r0, r0, #1
 800414e:	4770      	bx	lr
 8004150:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004154:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004158:	d102      	bne.n	8004160 <__cmpdf2+0x64>
 800415a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800415e:	d107      	bne.n	8004170 <__cmpdf2+0x74>
 8004160:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004164:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004168:	d1d6      	bne.n	8004118 <__cmpdf2+0x1c>
 800416a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800416e:	d0d3      	beq.n	8004118 <__cmpdf2+0x1c>
 8004170:	f85d 0b04 	ldr.w	r0, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop

08004178 <__aeabi_cdrcmple>:
 8004178:	4684      	mov	ip, r0
 800417a:	4610      	mov	r0, r2
 800417c:	4662      	mov	r2, ip
 800417e:	468c      	mov	ip, r1
 8004180:	4619      	mov	r1, r3
 8004182:	4663      	mov	r3, ip
 8004184:	e000      	b.n	8004188 <__aeabi_cdcmpeq>
 8004186:	bf00      	nop

08004188 <__aeabi_cdcmpeq>:
 8004188:	b501      	push	{r0, lr}
 800418a:	f7ff ffb7 	bl	80040fc <__cmpdf2>
 800418e:	2800      	cmp	r0, #0
 8004190:	bf48      	it	mi
 8004192:	f110 0f00 	cmnmi.w	r0, #0
 8004196:	bd01      	pop	{r0, pc}

08004198 <__aeabi_dcmpeq>:
 8004198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800419c:	f7ff fff4 	bl	8004188 <__aeabi_cdcmpeq>
 80041a0:	bf0c      	ite	eq
 80041a2:	2001      	moveq	r0, #1
 80041a4:	2000      	movne	r0, #0
 80041a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80041aa:	bf00      	nop

080041ac <__aeabi_dcmplt>:
 80041ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80041b0:	f7ff ffea 	bl	8004188 <__aeabi_cdcmpeq>
 80041b4:	bf34      	ite	cc
 80041b6:	2001      	movcc	r0, #1
 80041b8:	2000      	movcs	r0, #0
 80041ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80041be:	bf00      	nop

080041c0 <__aeabi_dcmple>:
 80041c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80041c4:	f7ff ffe0 	bl	8004188 <__aeabi_cdcmpeq>
 80041c8:	bf94      	ite	ls
 80041ca:	2001      	movls	r0, #1
 80041cc:	2000      	movhi	r0, #0
 80041ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80041d2:	bf00      	nop

080041d4 <__aeabi_dcmpge>:
 80041d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80041d8:	f7ff ffce 	bl	8004178 <__aeabi_cdrcmple>
 80041dc:	bf94      	ite	ls
 80041de:	2001      	movls	r0, #1
 80041e0:	2000      	movhi	r0, #0
 80041e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80041e6:	bf00      	nop

080041e8 <__aeabi_dcmpgt>:
 80041e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80041ec:	f7ff ffc4 	bl	8004178 <__aeabi_cdrcmple>
 80041f0:	bf34      	ite	cc
 80041f2:	2001      	movcc	r0, #1
 80041f4:	2000      	movcs	r0, #0
 80041f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80041fa:	bf00      	nop

080041fc <__aeabi_dcmpun>:
 80041fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004200:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004204:	d102      	bne.n	800420c <__aeabi_dcmpun+0x10>
 8004206:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800420a:	d10a      	bne.n	8004222 <__aeabi_dcmpun+0x26>
 800420c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004210:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004214:	d102      	bne.n	800421c <__aeabi_dcmpun+0x20>
 8004216:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800421a:	d102      	bne.n	8004222 <__aeabi_dcmpun+0x26>
 800421c:	f04f 0000 	mov.w	r0, #0
 8004220:	4770      	bx	lr
 8004222:	f04f 0001 	mov.w	r0, #1
 8004226:	4770      	bx	lr

08004228 <__aeabi_d2iz>:
 8004228:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800422c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8004230:	d215      	bcs.n	800425e <__aeabi_d2iz+0x36>
 8004232:	d511      	bpl.n	8004258 <__aeabi_d2iz+0x30>
 8004234:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8004238:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800423c:	d912      	bls.n	8004264 <__aeabi_d2iz+0x3c>
 800423e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004242:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004246:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800424a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800424e:	fa23 f002 	lsr.w	r0, r3, r2
 8004252:	bf18      	it	ne
 8004254:	4240      	negne	r0, r0
 8004256:	4770      	bx	lr
 8004258:	f04f 0000 	mov.w	r0, #0
 800425c:	4770      	bx	lr
 800425e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8004262:	d105      	bne.n	8004270 <__aeabi_d2iz+0x48>
 8004264:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8004268:	bf08      	it	eq
 800426a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800426e:	4770      	bx	lr
 8004270:	f04f 0000 	mov.w	r0, #0
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop

08004278 <__aeabi_d2uiz>:
 8004278:	004a      	lsls	r2, r1, #1
 800427a:	d211      	bcs.n	80042a0 <__aeabi_d2uiz+0x28>
 800427c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8004280:	d211      	bcs.n	80042a6 <__aeabi_d2uiz+0x2e>
 8004282:	d50d      	bpl.n	80042a0 <__aeabi_d2uiz+0x28>
 8004284:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8004288:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800428c:	d40e      	bmi.n	80042ac <__aeabi_d2uiz+0x34>
 800428e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004292:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004296:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800429a:	fa23 f002 	lsr.w	r0, r3, r2
 800429e:	4770      	bx	lr
 80042a0:	f04f 0000 	mov.w	r0, #0
 80042a4:	4770      	bx	lr
 80042a6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80042aa:	d102      	bne.n	80042b2 <__aeabi_d2uiz+0x3a>
 80042ac:	f04f 30ff 	mov.w	r0, #4294967295
 80042b0:	4770      	bx	lr
 80042b2:	f04f 0000 	mov.w	r0, #0
 80042b6:	4770      	bx	lr

080042b8 <__aeabi_d2f>:
 80042b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80042bc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80042c0:	bf24      	itt	cs
 80042c2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80042c6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80042ca:	d90d      	bls.n	80042e8 <__aeabi_d2f+0x30>
 80042cc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80042d0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80042d4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80042d8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80042dc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80042e0:	bf08      	it	eq
 80042e2:	f020 0001 	biceq.w	r0, r0, #1
 80042e6:	4770      	bx	lr
 80042e8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80042ec:	d121      	bne.n	8004332 <__aeabi_d2f+0x7a>
 80042ee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80042f2:	bfbc      	itt	lt
 80042f4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80042f8:	4770      	bxlt	lr
 80042fa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80042fe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8004302:	f1c2 0218 	rsb	r2, r2, #24
 8004306:	f1c2 0c20 	rsb	ip, r2, #32
 800430a:	fa10 f30c 	lsls.w	r3, r0, ip
 800430e:	fa20 f002 	lsr.w	r0, r0, r2
 8004312:	bf18      	it	ne
 8004314:	f040 0001 	orrne.w	r0, r0, #1
 8004318:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800431c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004320:	fa03 fc0c 	lsl.w	ip, r3, ip
 8004324:	ea40 000c 	orr.w	r0, r0, ip
 8004328:	fa23 f302 	lsr.w	r3, r3, r2
 800432c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004330:	e7cc      	b.n	80042cc <__aeabi_d2f+0x14>
 8004332:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8004336:	d107      	bne.n	8004348 <__aeabi_d2f+0x90>
 8004338:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800433c:	bf1e      	ittt	ne
 800433e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8004342:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8004346:	4770      	bxne	lr
 8004348:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 800434c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8004350:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop

08004358 <__aeabi_frsub>:
 8004358:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 800435c:	e002      	b.n	8004364 <__addsf3>
 800435e:	bf00      	nop

08004360 <__aeabi_fsub>:
 8004360:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08004364 <__addsf3>:
 8004364:	0042      	lsls	r2, r0, #1
 8004366:	bf1f      	itttt	ne
 8004368:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800436c:	ea92 0f03 	teqne	r2, r3
 8004370:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8004374:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8004378:	d06a      	beq.n	8004450 <__addsf3+0xec>
 800437a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800437e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8004382:	bfc1      	itttt	gt
 8004384:	18d2      	addgt	r2, r2, r3
 8004386:	4041      	eorgt	r1, r0
 8004388:	4048      	eorgt	r0, r1
 800438a:	4041      	eorgt	r1, r0
 800438c:	bfb8      	it	lt
 800438e:	425b      	neglt	r3, r3
 8004390:	2b19      	cmp	r3, #25
 8004392:	bf88      	it	hi
 8004394:	4770      	bxhi	lr
 8004396:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800439a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800439e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80043a2:	bf18      	it	ne
 80043a4:	4240      	negne	r0, r0
 80043a6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80043aa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80043ae:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80043b2:	bf18      	it	ne
 80043b4:	4249      	negne	r1, r1
 80043b6:	ea92 0f03 	teq	r2, r3
 80043ba:	d03f      	beq.n	800443c <__addsf3+0xd8>
 80043bc:	f1a2 0201 	sub.w	r2, r2, #1
 80043c0:	fa41 fc03 	asr.w	ip, r1, r3
 80043c4:	eb10 000c 	adds.w	r0, r0, ip
 80043c8:	f1c3 0320 	rsb	r3, r3, #32
 80043cc:	fa01 f103 	lsl.w	r1, r1, r3
 80043d0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80043d4:	d502      	bpl.n	80043dc <__addsf3+0x78>
 80043d6:	4249      	negs	r1, r1
 80043d8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80043dc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80043e0:	d313      	bcc.n	800440a <__addsf3+0xa6>
 80043e2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80043e6:	d306      	bcc.n	80043f6 <__addsf3+0x92>
 80043e8:	0840      	lsrs	r0, r0, #1
 80043ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80043ee:	f102 0201 	add.w	r2, r2, #1
 80043f2:	2afe      	cmp	r2, #254	@ 0xfe
 80043f4:	d251      	bcs.n	800449a <__addsf3+0x136>
 80043f6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80043fa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80043fe:	bf08      	it	eq
 8004400:	f020 0001 	biceq.w	r0, r0, #1
 8004404:	ea40 0003 	orr.w	r0, r0, r3
 8004408:	4770      	bx	lr
 800440a:	0049      	lsls	r1, r1, #1
 800440c:	eb40 0000 	adc.w	r0, r0, r0
 8004410:	3a01      	subs	r2, #1
 8004412:	bf28      	it	cs
 8004414:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8004418:	d2ed      	bcs.n	80043f6 <__addsf3+0x92>
 800441a:	fab0 fc80 	clz	ip, r0
 800441e:	f1ac 0c08 	sub.w	ip, ip, #8
 8004422:	ebb2 020c 	subs.w	r2, r2, ip
 8004426:	fa00 f00c 	lsl.w	r0, r0, ip
 800442a:	bfaa      	itet	ge
 800442c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8004430:	4252      	neglt	r2, r2
 8004432:	4318      	orrge	r0, r3
 8004434:	bfbc      	itt	lt
 8004436:	40d0      	lsrlt	r0, r2
 8004438:	4318      	orrlt	r0, r3
 800443a:	4770      	bx	lr
 800443c:	f092 0f00 	teq	r2, #0
 8004440:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8004444:	bf06      	itte	eq
 8004446:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800444a:	3201      	addeq	r2, #1
 800444c:	3b01      	subne	r3, #1
 800444e:	e7b5      	b.n	80043bc <__addsf3+0x58>
 8004450:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8004454:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8004458:	bf18      	it	ne
 800445a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800445e:	d021      	beq.n	80044a4 <__addsf3+0x140>
 8004460:	ea92 0f03 	teq	r2, r3
 8004464:	d004      	beq.n	8004470 <__addsf3+0x10c>
 8004466:	f092 0f00 	teq	r2, #0
 800446a:	bf08      	it	eq
 800446c:	4608      	moveq	r0, r1
 800446e:	4770      	bx	lr
 8004470:	ea90 0f01 	teq	r0, r1
 8004474:	bf1c      	itt	ne
 8004476:	2000      	movne	r0, #0
 8004478:	4770      	bxne	lr
 800447a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800447e:	d104      	bne.n	800448a <__addsf3+0x126>
 8004480:	0040      	lsls	r0, r0, #1
 8004482:	bf28      	it	cs
 8004484:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8004488:	4770      	bx	lr
 800448a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800448e:	bf3c      	itt	cc
 8004490:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8004494:	4770      	bxcc	lr
 8004496:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800449a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800449e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80044a2:	4770      	bx	lr
 80044a4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80044a8:	bf16      	itet	ne
 80044aa:	4608      	movne	r0, r1
 80044ac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80044b0:	4601      	movne	r1, r0
 80044b2:	0242      	lsls	r2, r0, #9
 80044b4:	bf06      	itte	eq
 80044b6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80044ba:	ea90 0f01 	teqeq	r0, r1
 80044be:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80044c2:	4770      	bx	lr

080044c4 <__aeabi_ui2f>:
 80044c4:	f04f 0300 	mov.w	r3, #0
 80044c8:	e004      	b.n	80044d4 <__aeabi_i2f+0x8>
 80044ca:	bf00      	nop

080044cc <__aeabi_i2f>:
 80044cc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80044d0:	bf48      	it	mi
 80044d2:	4240      	negmi	r0, r0
 80044d4:	ea5f 0c00 	movs.w	ip, r0
 80044d8:	bf08      	it	eq
 80044da:	4770      	bxeq	lr
 80044dc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80044e0:	4601      	mov	r1, r0
 80044e2:	f04f 0000 	mov.w	r0, #0
 80044e6:	e01c      	b.n	8004522 <__aeabi_l2f+0x2a>

080044e8 <__aeabi_ul2f>:
 80044e8:	ea50 0201 	orrs.w	r2, r0, r1
 80044ec:	bf08      	it	eq
 80044ee:	4770      	bxeq	lr
 80044f0:	f04f 0300 	mov.w	r3, #0
 80044f4:	e00a      	b.n	800450c <__aeabi_l2f+0x14>
 80044f6:	bf00      	nop

080044f8 <__aeabi_l2f>:
 80044f8:	ea50 0201 	orrs.w	r2, r0, r1
 80044fc:	bf08      	it	eq
 80044fe:	4770      	bxeq	lr
 8004500:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8004504:	d502      	bpl.n	800450c <__aeabi_l2f+0x14>
 8004506:	4240      	negs	r0, r0
 8004508:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800450c:	ea5f 0c01 	movs.w	ip, r1
 8004510:	bf02      	ittt	eq
 8004512:	4684      	moveq	ip, r0
 8004514:	4601      	moveq	r1, r0
 8004516:	2000      	moveq	r0, #0
 8004518:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 800451c:	bf08      	it	eq
 800451e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8004522:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8004526:	fabc f28c 	clz	r2, ip
 800452a:	3a08      	subs	r2, #8
 800452c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8004530:	db10      	blt.n	8004554 <__aeabi_l2f+0x5c>
 8004532:	fa01 fc02 	lsl.w	ip, r1, r2
 8004536:	4463      	add	r3, ip
 8004538:	fa00 fc02 	lsl.w	ip, r0, r2
 800453c:	f1c2 0220 	rsb	r2, r2, #32
 8004540:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8004544:	fa20 f202 	lsr.w	r2, r0, r2
 8004548:	eb43 0002 	adc.w	r0, r3, r2
 800454c:	bf08      	it	eq
 800454e:	f020 0001 	biceq.w	r0, r0, #1
 8004552:	4770      	bx	lr
 8004554:	f102 0220 	add.w	r2, r2, #32
 8004558:	fa01 fc02 	lsl.w	ip, r1, r2
 800455c:	f1c2 0220 	rsb	r2, r2, #32
 8004560:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8004564:	fa21 f202 	lsr.w	r2, r1, r2
 8004568:	eb43 0002 	adc.w	r0, r3, r2
 800456c:	bf08      	it	eq
 800456e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8004572:	4770      	bx	lr

08004574 <__aeabi_fmul>:
 8004574:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8004578:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800457c:	bf1e      	ittt	ne
 800457e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8004582:	ea92 0f0c 	teqne	r2, ip
 8004586:	ea93 0f0c 	teqne	r3, ip
 800458a:	d06f      	beq.n	800466c <__aeabi_fmul+0xf8>
 800458c:	441a      	add	r2, r3
 800458e:	ea80 0c01 	eor.w	ip, r0, r1
 8004592:	0240      	lsls	r0, r0, #9
 8004594:	bf18      	it	ne
 8004596:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800459a:	d01e      	beq.n	80045da <__aeabi_fmul+0x66>
 800459c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80045a0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80045a4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80045a8:	fba0 3101 	umull	r3, r1, r0, r1
 80045ac:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80045b0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80045b4:	bf3e      	ittt	cc
 80045b6:	0049      	lslcc	r1, r1, #1
 80045b8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80045bc:	005b      	lslcc	r3, r3, #1
 80045be:	ea40 0001 	orr.w	r0, r0, r1
 80045c2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80045c6:	2afd      	cmp	r2, #253	@ 0xfd
 80045c8:	d81d      	bhi.n	8004606 <__aeabi_fmul+0x92>
 80045ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045ce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80045d2:	bf08      	it	eq
 80045d4:	f020 0001 	biceq.w	r0, r0, #1
 80045d8:	4770      	bx	lr
 80045da:	f090 0f00 	teq	r0, #0
 80045de:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80045e2:	bf08      	it	eq
 80045e4:	0249      	lsleq	r1, r1, #9
 80045e6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80045ea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80045ee:	3a7f      	subs	r2, #127	@ 0x7f
 80045f0:	bfc2      	ittt	gt
 80045f2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80045f6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80045fa:	4770      	bxgt	lr
 80045fc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8004600:	f04f 0300 	mov.w	r3, #0
 8004604:	3a01      	subs	r2, #1
 8004606:	dc5d      	bgt.n	80046c4 <__aeabi_fmul+0x150>
 8004608:	f112 0f19 	cmn.w	r2, #25
 800460c:	bfdc      	itt	le
 800460e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8004612:	4770      	bxle	lr
 8004614:	f1c2 0200 	rsb	r2, r2, #0
 8004618:	0041      	lsls	r1, r0, #1
 800461a:	fa21 f102 	lsr.w	r1, r1, r2
 800461e:	f1c2 0220 	rsb	r2, r2, #32
 8004622:	fa00 fc02 	lsl.w	ip, r0, r2
 8004626:	ea5f 0031 	movs.w	r0, r1, rrx
 800462a:	f140 0000 	adc.w	r0, r0, #0
 800462e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8004632:	bf08      	it	eq
 8004634:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8004638:	4770      	bx	lr
 800463a:	f092 0f00 	teq	r2, #0
 800463e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8004642:	bf02      	ittt	eq
 8004644:	0040      	lsleq	r0, r0, #1
 8004646:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800464a:	3a01      	subeq	r2, #1
 800464c:	d0f9      	beq.n	8004642 <__aeabi_fmul+0xce>
 800464e:	ea40 000c 	orr.w	r0, r0, ip
 8004652:	f093 0f00 	teq	r3, #0
 8004656:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800465a:	bf02      	ittt	eq
 800465c:	0049      	lsleq	r1, r1, #1
 800465e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8004662:	3b01      	subeq	r3, #1
 8004664:	d0f9      	beq.n	800465a <__aeabi_fmul+0xe6>
 8004666:	ea41 010c 	orr.w	r1, r1, ip
 800466a:	e78f      	b.n	800458c <__aeabi_fmul+0x18>
 800466c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8004670:	ea92 0f0c 	teq	r2, ip
 8004674:	bf18      	it	ne
 8004676:	ea93 0f0c 	teqne	r3, ip
 800467a:	d00a      	beq.n	8004692 <__aeabi_fmul+0x11e>
 800467c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8004680:	bf18      	it	ne
 8004682:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8004686:	d1d8      	bne.n	800463a <__aeabi_fmul+0xc6>
 8004688:	ea80 0001 	eor.w	r0, r0, r1
 800468c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8004690:	4770      	bx	lr
 8004692:	f090 0f00 	teq	r0, #0
 8004696:	bf17      	itett	ne
 8004698:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 800469c:	4608      	moveq	r0, r1
 800469e:	f091 0f00 	teqne	r1, #0
 80046a2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80046a6:	d014      	beq.n	80046d2 <__aeabi_fmul+0x15e>
 80046a8:	ea92 0f0c 	teq	r2, ip
 80046ac:	d101      	bne.n	80046b2 <__aeabi_fmul+0x13e>
 80046ae:	0242      	lsls	r2, r0, #9
 80046b0:	d10f      	bne.n	80046d2 <__aeabi_fmul+0x15e>
 80046b2:	ea93 0f0c 	teq	r3, ip
 80046b6:	d103      	bne.n	80046c0 <__aeabi_fmul+0x14c>
 80046b8:	024b      	lsls	r3, r1, #9
 80046ba:	bf18      	it	ne
 80046bc:	4608      	movne	r0, r1
 80046be:	d108      	bne.n	80046d2 <__aeabi_fmul+0x15e>
 80046c0:	ea80 0001 	eor.w	r0, r0, r1
 80046c4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80046c8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80046cc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80046d0:	4770      	bx	lr
 80046d2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80046d6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80046da:	4770      	bx	lr

080046dc <__aeabi_fdiv>:
 80046dc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80046e0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80046e4:	bf1e      	ittt	ne
 80046e6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80046ea:	ea92 0f0c 	teqne	r2, ip
 80046ee:	ea93 0f0c 	teqne	r3, ip
 80046f2:	d069      	beq.n	80047c8 <__aeabi_fdiv+0xec>
 80046f4:	eba2 0203 	sub.w	r2, r2, r3
 80046f8:	ea80 0c01 	eor.w	ip, r0, r1
 80046fc:	0249      	lsls	r1, r1, #9
 80046fe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8004702:	d037      	beq.n	8004774 <__aeabi_fdiv+0x98>
 8004704:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004708:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800470c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8004710:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8004714:	428b      	cmp	r3, r1
 8004716:	bf38      	it	cc
 8004718:	005b      	lslcc	r3, r3, #1
 800471a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800471e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8004722:	428b      	cmp	r3, r1
 8004724:	bf24      	itt	cs
 8004726:	1a5b      	subcs	r3, r3, r1
 8004728:	ea40 000c 	orrcs.w	r0, r0, ip
 800472c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8004730:	bf24      	itt	cs
 8004732:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8004736:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800473a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800473e:	bf24      	itt	cs
 8004740:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8004744:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8004748:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800474c:	bf24      	itt	cs
 800474e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8004752:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8004756:	011b      	lsls	r3, r3, #4
 8004758:	bf18      	it	ne
 800475a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800475e:	d1e0      	bne.n	8004722 <__aeabi_fdiv+0x46>
 8004760:	2afd      	cmp	r2, #253	@ 0xfd
 8004762:	f63f af50 	bhi.w	8004606 <__aeabi_fmul+0x92>
 8004766:	428b      	cmp	r3, r1
 8004768:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800476c:	bf08      	it	eq
 800476e:	f020 0001 	biceq.w	r0, r0, #1
 8004772:	4770      	bx	lr
 8004774:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8004778:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800477c:	327f      	adds	r2, #127	@ 0x7f
 800477e:	bfc2      	ittt	gt
 8004780:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8004784:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8004788:	4770      	bxgt	lr
 800478a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800478e:	f04f 0300 	mov.w	r3, #0
 8004792:	3a01      	subs	r2, #1
 8004794:	e737      	b.n	8004606 <__aeabi_fmul+0x92>
 8004796:	f092 0f00 	teq	r2, #0
 800479a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800479e:	bf02      	ittt	eq
 80047a0:	0040      	lsleq	r0, r0, #1
 80047a2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80047a6:	3a01      	subeq	r2, #1
 80047a8:	d0f9      	beq.n	800479e <__aeabi_fdiv+0xc2>
 80047aa:	ea40 000c 	orr.w	r0, r0, ip
 80047ae:	f093 0f00 	teq	r3, #0
 80047b2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80047b6:	bf02      	ittt	eq
 80047b8:	0049      	lsleq	r1, r1, #1
 80047ba:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80047be:	3b01      	subeq	r3, #1
 80047c0:	d0f9      	beq.n	80047b6 <__aeabi_fdiv+0xda>
 80047c2:	ea41 010c 	orr.w	r1, r1, ip
 80047c6:	e795      	b.n	80046f4 <__aeabi_fdiv+0x18>
 80047c8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80047cc:	ea92 0f0c 	teq	r2, ip
 80047d0:	d108      	bne.n	80047e4 <__aeabi_fdiv+0x108>
 80047d2:	0242      	lsls	r2, r0, #9
 80047d4:	f47f af7d 	bne.w	80046d2 <__aeabi_fmul+0x15e>
 80047d8:	ea93 0f0c 	teq	r3, ip
 80047dc:	f47f af70 	bne.w	80046c0 <__aeabi_fmul+0x14c>
 80047e0:	4608      	mov	r0, r1
 80047e2:	e776      	b.n	80046d2 <__aeabi_fmul+0x15e>
 80047e4:	ea93 0f0c 	teq	r3, ip
 80047e8:	d104      	bne.n	80047f4 <__aeabi_fdiv+0x118>
 80047ea:	024b      	lsls	r3, r1, #9
 80047ec:	f43f af4c 	beq.w	8004688 <__aeabi_fmul+0x114>
 80047f0:	4608      	mov	r0, r1
 80047f2:	e76e      	b.n	80046d2 <__aeabi_fmul+0x15e>
 80047f4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80047f8:	bf18      	it	ne
 80047fa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80047fe:	d1ca      	bne.n	8004796 <__aeabi_fdiv+0xba>
 8004800:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8004804:	f47f af5c 	bne.w	80046c0 <__aeabi_fmul+0x14c>
 8004808:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800480c:	f47f af3c 	bne.w	8004688 <__aeabi_fmul+0x114>
 8004810:	e75f      	b.n	80046d2 <__aeabi_fmul+0x15e>
 8004812:	bf00      	nop

08004814 <__aeabi_f2iz>:
 8004814:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8004818:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800481c:	d30f      	bcc.n	800483e <__aeabi_f2iz+0x2a>
 800481e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8004822:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8004826:	d90d      	bls.n	8004844 <__aeabi_f2iz+0x30>
 8004828:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800482c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004830:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8004834:	fa23 f002 	lsr.w	r0, r3, r2
 8004838:	bf18      	it	ne
 800483a:	4240      	negne	r0, r0
 800483c:	4770      	bx	lr
 800483e:	f04f 0000 	mov.w	r0, #0
 8004842:	4770      	bx	lr
 8004844:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8004848:	d101      	bne.n	800484e <__aeabi_f2iz+0x3a>
 800484a:	0242      	lsls	r2, r0, #9
 800484c:	d105      	bne.n	800485a <__aeabi_f2iz+0x46>
 800484e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8004852:	bf08      	it	eq
 8004854:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8004858:	4770      	bx	lr
 800485a:	f04f 0000 	mov.w	r0, #0
 800485e:	4770      	bx	lr

08004860 <__aeabi_f2uiz>:
 8004860:	0042      	lsls	r2, r0, #1
 8004862:	d20e      	bcs.n	8004882 <__aeabi_f2uiz+0x22>
 8004864:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8004868:	d30b      	bcc.n	8004882 <__aeabi_f2uiz+0x22>
 800486a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800486e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8004872:	d409      	bmi.n	8004888 <__aeabi_f2uiz+0x28>
 8004874:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8004878:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800487c:	fa23 f002 	lsr.w	r0, r3, r2
 8004880:	4770      	bx	lr
 8004882:	f04f 0000 	mov.w	r0, #0
 8004886:	4770      	bx	lr
 8004888:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800488c:	d101      	bne.n	8004892 <__aeabi_f2uiz+0x32>
 800488e:	0242      	lsls	r2, r0, #9
 8004890:	d102      	bne.n	8004898 <__aeabi_f2uiz+0x38>
 8004892:	f04f 30ff 	mov.w	r0, #4294967295
 8004896:	4770      	bx	lr
 8004898:	f04f 0000 	mov.w	r0, #0
 800489c:	4770      	bx	lr
 800489e:	bf00      	nop

080048a0 <__aeabi_uldivmod>:
 80048a0:	b953      	cbnz	r3, 80048b8 <__aeabi_uldivmod+0x18>
 80048a2:	b94a      	cbnz	r2, 80048b8 <__aeabi_uldivmod+0x18>
 80048a4:	2900      	cmp	r1, #0
 80048a6:	bf08      	it	eq
 80048a8:	2800      	cmpeq	r0, #0
 80048aa:	bf1c      	itt	ne
 80048ac:	f04f 31ff 	movne.w	r1, #4294967295
 80048b0:	f04f 30ff 	movne.w	r0, #4294967295
 80048b4:	f000 b98c 	b.w	8004bd0 <__aeabi_idiv0>
 80048b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80048bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80048c0:	f000 f806 	bl	80048d0 <__udivmoddi4>
 80048c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80048c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80048cc:	b004      	add	sp, #16
 80048ce:	4770      	bx	lr

080048d0 <__udivmoddi4>:
 80048d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048d4:	9d08      	ldr	r5, [sp, #32]
 80048d6:	468e      	mov	lr, r1
 80048d8:	4604      	mov	r4, r0
 80048da:	4688      	mov	r8, r1
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d14a      	bne.n	8004976 <__udivmoddi4+0xa6>
 80048e0:	428a      	cmp	r2, r1
 80048e2:	4617      	mov	r7, r2
 80048e4:	d962      	bls.n	80049ac <__udivmoddi4+0xdc>
 80048e6:	fab2 f682 	clz	r6, r2
 80048ea:	b14e      	cbz	r6, 8004900 <__udivmoddi4+0x30>
 80048ec:	f1c6 0320 	rsb	r3, r6, #32
 80048f0:	fa01 f806 	lsl.w	r8, r1, r6
 80048f4:	fa20 f303 	lsr.w	r3, r0, r3
 80048f8:	40b7      	lsls	r7, r6
 80048fa:	ea43 0808 	orr.w	r8, r3, r8
 80048fe:	40b4      	lsls	r4, r6
 8004900:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8004904:	fbb8 f1fe 	udiv	r1, r8, lr
 8004908:	fa1f fc87 	uxth.w	ip, r7
 800490c:	fb0e 8811 	mls	r8, lr, r1, r8
 8004910:	fb01 f20c 	mul.w	r2, r1, ip
 8004914:	0c23      	lsrs	r3, r4, #16
 8004916:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800491a:	429a      	cmp	r2, r3
 800491c:	d909      	bls.n	8004932 <__udivmoddi4+0x62>
 800491e:	18fb      	adds	r3, r7, r3
 8004920:	f101 30ff 	add.w	r0, r1, #4294967295
 8004924:	f080 80eb 	bcs.w	8004afe <__udivmoddi4+0x22e>
 8004928:	429a      	cmp	r2, r3
 800492a:	f240 80e8 	bls.w	8004afe <__udivmoddi4+0x22e>
 800492e:	3902      	subs	r1, #2
 8004930:	443b      	add	r3, r7
 8004932:	1a9a      	subs	r2, r3, r2
 8004934:	fbb2 f0fe 	udiv	r0, r2, lr
 8004938:	fb0e 2210 	mls	r2, lr, r0, r2
 800493c:	fb00 fc0c 	mul.w	ip, r0, ip
 8004940:	b2a3      	uxth	r3, r4
 8004942:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004946:	459c      	cmp	ip, r3
 8004948:	d909      	bls.n	800495e <__udivmoddi4+0x8e>
 800494a:	18fb      	adds	r3, r7, r3
 800494c:	f100 32ff 	add.w	r2, r0, #4294967295
 8004950:	f080 80d7 	bcs.w	8004b02 <__udivmoddi4+0x232>
 8004954:	459c      	cmp	ip, r3
 8004956:	f240 80d4 	bls.w	8004b02 <__udivmoddi4+0x232>
 800495a:	443b      	add	r3, r7
 800495c:	3802      	subs	r0, #2
 800495e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8004962:	2100      	movs	r1, #0
 8004964:	eba3 030c 	sub.w	r3, r3, ip
 8004968:	b11d      	cbz	r5, 8004972 <__udivmoddi4+0xa2>
 800496a:	2200      	movs	r2, #0
 800496c:	40f3      	lsrs	r3, r6
 800496e:	e9c5 3200 	strd	r3, r2, [r5]
 8004972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004976:	428b      	cmp	r3, r1
 8004978:	d905      	bls.n	8004986 <__udivmoddi4+0xb6>
 800497a:	b10d      	cbz	r5, 8004980 <__udivmoddi4+0xb0>
 800497c:	e9c5 0100 	strd	r0, r1, [r5]
 8004980:	2100      	movs	r1, #0
 8004982:	4608      	mov	r0, r1
 8004984:	e7f5      	b.n	8004972 <__udivmoddi4+0xa2>
 8004986:	fab3 f183 	clz	r1, r3
 800498a:	2900      	cmp	r1, #0
 800498c:	d146      	bne.n	8004a1c <__udivmoddi4+0x14c>
 800498e:	4573      	cmp	r3, lr
 8004990:	d302      	bcc.n	8004998 <__udivmoddi4+0xc8>
 8004992:	4282      	cmp	r2, r0
 8004994:	f200 8108 	bhi.w	8004ba8 <__udivmoddi4+0x2d8>
 8004998:	1a84      	subs	r4, r0, r2
 800499a:	eb6e 0203 	sbc.w	r2, lr, r3
 800499e:	2001      	movs	r0, #1
 80049a0:	4690      	mov	r8, r2
 80049a2:	2d00      	cmp	r5, #0
 80049a4:	d0e5      	beq.n	8004972 <__udivmoddi4+0xa2>
 80049a6:	e9c5 4800 	strd	r4, r8, [r5]
 80049aa:	e7e2      	b.n	8004972 <__udivmoddi4+0xa2>
 80049ac:	2a00      	cmp	r2, #0
 80049ae:	f000 8091 	beq.w	8004ad4 <__udivmoddi4+0x204>
 80049b2:	fab2 f682 	clz	r6, r2
 80049b6:	2e00      	cmp	r6, #0
 80049b8:	f040 80a5 	bne.w	8004b06 <__udivmoddi4+0x236>
 80049bc:	1a8a      	subs	r2, r1, r2
 80049be:	2101      	movs	r1, #1
 80049c0:	0c03      	lsrs	r3, r0, #16
 80049c2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80049c6:	b280      	uxth	r0, r0
 80049c8:	b2bc      	uxth	r4, r7
 80049ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80049ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80049d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049d6:	fb04 f20c 	mul.w	r2, r4, ip
 80049da:	429a      	cmp	r2, r3
 80049dc:	d907      	bls.n	80049ee <__udivmoddi4+0x11e>
 80049de:	18fb      	adds	r3, r7, r3
 80049e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80049e4:	d202      	bcs.n	80049ec <__udivmoddi4+0x11c>
 80049e6:	429a      	cmp	r2, r3
 80049e8:	f200 80e3 	bhi.w	8004bb2 <__udivmoddi4+0x2e2>
 80049ec:	46c4      	mov	ip, r8
 80049ee:	1a9b      	subs	r3, r3, r2
 80049f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80049f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80049f8:	fb02 f404 	mul.w	r4, r2, r4
 80049fc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8004a00:	429c      	cmp	r4, r3
 8004a02:	d907      	bls.n	8004a14 <__udivmoddi4+0x144>
 8004a04:	18fb      	adds	r3, r7, r3
 8004a06:	f102 30ff 	add.w	r0, r2, #4294967295
 8004a0a:	d202      	bcs.n	8004a12 <__udivmoddi4+0x142>
 8004a0c:	429c      	cmp	r4, r3
 8004a0e:	f200 80cd 	bhi.w	8004bac <__udivmoddi4+0x2dc>
 8004a12:	4602      	mov	r2, r0
 8004a14:	1b1b      	subs	r3, r3, r4
 8004a16:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8004a1a:	e7a5      	b.n	8004968 <__udivmoddi4+0x98>
 8004a1c:	f1c1 0620 	rsb	r6, r1, #32
 8004a20:	408b      	lsls	r3, r1
 8004a22:	fa22 f706 	lsr.w	r7, r2, r6
 8004a26:	431f      	orrs	r7, r3
 8004a28:	fa2e fa06 	lsr.w	sl, lr, r6
 8004a2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8004a30:	fbba f8f9 	udiv	r8, sl, r9
 8004a34:	fa0e fe01 	lsl.w	lr, lr, r1
 8004a38:	fa20 f306 	lsr.w	r3, r0, r6
 8004a3c:	fb09 aa18 	mls	sl, r9, r8, sl
 8004a40:	fa1f fc87 	uxth.w	ip, r7
 8004a44:	ea43 030e 	orr.w	r3, r3, lr
 8004a48:	fa00 fe01 	lsl.w	lr, r0, r1
 8004a4c:	fb08 f00c 	mul.w	r0, r8, ip
 8004a50:	0c1c      	lsrs	r4, r3, #16
 8004a52:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004a56:	42a0      	cmp	r0, r4
 8004a58:	fa02 f201 	lsl.w	r2, r2, r1
 8004a5c:	d90a      	bls.n	8004a74 <__udivmoddi4+0x1a4>
 8004a5e:	193c      	adds	r4, r7, r4
 8004a60:	f108 3aff 	add.w	sl, r8, #4294967295
 8004a64:	f080 809e 	bcs.w	8004ba4 <__udivmoddi4+0x2d4>
 8004a68:	42a0      	cmp	r0, r4
 8004a6a:	f240 809b 	bls.w	8004ba4 <__udivmoddi4+0x2d4>
 8004a6e:	f1a8 0802 	sub.w	r8, r8, #2
 8004a72:	443c      	add	r4, r7
 8004a74:	1a24      	subs	r4, r4, r0
 8004a76:	b298      	uxth	r0, r3
 8004a78:	fbb4 f3f9 	udiv	r3, r4, r9
 8004a7c:	fb09 4413 	mls	r4, r9, r3, r4
 8004a80:	fb03 fc0c 	mul.w	ip, r3, ip
 8004a84:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8004a88:	45a4      	cmp	ip, r4
 8004a8a:	d909      	bls.n	8004aa0 <__udivmoddi4+0x1d0>
 8004a8c:	193c      	adds	r4, r7, r4
 8004a8e:	f103 30ff 	add.w	r0, r3, #4294967295
 8004a92:	f080 8085 	bcs.w	8004ba0 <__udivmoddi4+0x2d0>
 8004a96:	45a4      	cmp	ip, r4
 8004a98:	f240 8082 	bls.w	8004ba0 <__udivmoddi4+0x2d0>
 8004a9c:	3b02      	subs	r3, #2
 8004a9e:	443c      	add	r4, r7
 8004aa0:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8004aa4:	eba4 040c 	sub.w	r4, r4, ip
 8004aa8:	fba0 8c02 	umull	r8, ip, r0, r2
 8004aac:	4564      	cmp	r4, ip
 8004aae:	4643      	mov	r3, r8
 8004ab0:	46e1      	mov	r9, ip
 8004ab2:	d364      	bcc.n	8004b7e <__udivmoddi4+0x2ae>
 8004ab4:	d061      	beq.n	8004b7a <__udivmoddi4+0x2aa>
 8004ab6:	b15d      	cbz	r5, 8004ad0 <__udivmoddi4+0x200>
 8004ab8:	ebbe 0203 	subs.w	r2, lr, r3
 8004abc:	eb64 0409 	sbc.w	r4, r4, r9
 8004ac0:	fa04 f606 	lsl.w	r6, r4, r6
 8004ac4:	fa22 f301 	lsr.w	r3, r2, r1
 8004ac8:	431e      	orrs	r6, r3
 8004aca:	40cc      	lsrs	r4, r1
 8004acc:	e9c5 6400 	strd	r6, r4, [r5]
 8004ad0:	2100      	movs	r1, #0
 8004ad2:	e74e      	b.n	8004972 <__udivmoddi4+0xa2>
 8004ad4:	fbb1 fcf2 	udiv	ip, r1, r2
 8004ad8:	0c01      	lsrs	r1, r0, #16
 8004ada:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8004ade:	b280      	uxth	r0, r0
 8004ae0:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8004ae4:	463b      	mov	r3, r7
 8004ae6:	fbb1 f1f7 	udiv	r1, r1, r7
 8004aea:	4638      	mov	r0, r7
 8004aec:	463c      	mov	r4, r7
 8004aee:	46b8      	mov	r8, r7
 8004af0:	46be      	mov	lr, r7
 8004af2:	2620      	movs	r6, #32
 8004af4:	eba2 0208 	sub.w	r2, r2, r8
 8004af8:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8004afc:	e765      	b.n	80049ca <__udivmoddi4+0xfa>
 8004afe:	4601      	mov	r1, r0
 8004b00:	e717      	b.n	8004932 <__udivmoddi4+0x62>
 8004b02:	4610      	mov	r0, r2
 8004b04:	e72b      	b.n	800495e <__udivmoddi4+0x8e>
 8004b06:	f1c6 0120 	rsb	r1, r6, #32
 8004b0a:	fa2e fc01 	lsr.w	ip, lr, r1
 8004b0e:	40b7      	lsls	r7, r6
 8004b10:	fa0e fe06 	lsl.w	lr, lr, r6
 8004b14:	fa20 f101 	lsr.w	r1, r0, r1
 8004b18:	ea41 010e 	orr.w	r1, r1, lr
 8004b1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8004b20:	fbbc f8fe 	udiv	r8, ip, lr
 8004b24:	b2bc      	uxth	r4, r7
 8004b26:	fb0e cc18 	mls	ip, lr, r8, ip
 8004b2a:	fb08 f904 	mul.w	r9, r8, r4
 8004b2e:	0c0a      	lsrs	r2, r1, #16
 8004b30:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8004b34:	40b0      	lsls	r0, r6
 8004b36:	4591      	cmp	r9, r2
 8004b38:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8004b3c:	b280      	uxth	r0, r0
 8004b3e:	d93e      	bls.n	8004bbe <__udivmoddi4+0x2ee>
 8004b40:	18ba      	adds	r2, r7, r2
 8004b42:	f108 3cff 	add.w	ip, r8, #4294967295
 8004b46:	d201      	bcs.n	8004b4c <__udivmoddi4+0x27c>
 8004b48:	4591      	cmp	r9, r2
 8004b4a:	d81f      	bhi.n	8004b8c <__udivmoddi4+0x2bc>
 8004b4c:	eba2 0209 	sub.w	r2, r2, r9
 8004b50:	fbb2 f9fe 	udiv	r9, r2, lr
 8004b54:	fb09 f804 	mul.w	r8, r9, r4
 8004b58:	fb0e 2a19 	mls	sl, lr, r9, r2
 8004b5c:	b28a      	uxth	r2, r1
 8004b5e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8004b62:	4542      	cmp	r2, r8
 8004b64:	d229      	bcs.n	8004bba <__udivmoddi4+0x2ea>
 8004b66:	18ba      	adds	r2, r7, r2
 8004b68:	f109 31ff 	add.w	r1, r9, #4294967295
 8004b6c:	d2c2      	bcs.n	8004af4 <__udivmoddi4+0x224>
 8004b6e:	4542      	cmp	r2, r8
 8004b70:	d2c0      	bcs.n	8004af4 <__udivmoddi4+0x224>
 8004b72:	f1a9 0102 	sub.w	r1, r9, #2
 8004b76:	443a      	add	r2, r7
 8004b78:	e7bc      	b.n	8004af4 <__udivmoddi4+0x224>
 8004b7a:	45c6      	cmp	lr, r8
 8004b7c:	d29b      	bcs.n	8004ab6 <__udivmoddi4+0x1e6>
 8004b7e:	ebb8 0302 	subs.w	r3, r8, r2
 8004b82:	eb6c 0c07 	sbc.w	ip, ip, r7
 8004b86:	3801      	subs	r0, #1
 8004b88:	46e1      	mov	r9, ip
 8004b8a:	e794      	b.n	8004ab6 <__udivmoddi4+0x1e6>
 8004b8c:	eba7 0909 	sub.w	r9, r7, r9
 8004b90:	444a      	add	r2, r9
 8004b92:	fbb2 f9fe 	udiv	r9, r2, lr
 8004b96:	f1a8 0c02 	sub.w	ip, r8, #2
 8004b9a:	fb09 f804 	mul.w	r8, r9, r4
 8004b9e:	e7db      	b.n	8004b58 <__udivmoddi4+0x288>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	e77d      	b.n	8004aa0 <__udivmoddi4+0x1d0>
 8004ba4:	46d0      	mov	r8, sl
 8004ba6:	e765      	b.n	8004a74 <__udivmoddi4+0x1a4>
 8004ba8:	4608      	mov	r0, r1
 8004baa:	e6fa      	b.n	80049a2 <__udivmoddi4+0xd2>
 8004bac:	443b      	add	r3, r7
 8004bae:	3a02      	subs	r2, #2
 8004bb0:	e730      	b.n	8004a14 <__udivmoddi4+0x144>
 8004bb2:	f1ac 0c02 	sub.w	ip, ip, #2
 8004bb6:	443b      	add	r3, r7
 8004bb8:	e719      	b.n	80049ee <__udivmoddi4+0x11e>
 8004bba:	4649      	mov	r1, r9
 8004bbc:	e79a      	b.n	8004af4 <__udivmoddi4+0x224>
 8004bbe:	eba2 0209 	sub.w	r2, r2, r9
 8004bc2:	fbb2 f9fe 	udiv	r9, r2, lr
 8004bc6:	46c4      	mov	ip, r8
 8004bc8:	fb09 f804 	mul.w	r8, r9, r4
 8004bcc:	e7c4      	b.n	8004b58 <__udivmoddi4+0x288>
 8004bce:	bf00      	nop

08004bd0 <__aeabi_idiv0>:
 8004bd0:	4770      	bx	lr
 8004bd2:	bf00      	nop

08004bd4 <CSMS_Intick>:
/*----------------------------------------------------------------------------
 * Timer Function
 *----------------------------------------------------------------------------*/

void CSMS_Intick(void) // period in milliseconds
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	af00      	add	r7, sp, #0
	switch(CSMS_TICK_TIME)
	{
		case 1:

		case 10:
            RxBusTimeout++;
 8004bd8:	4b07      	ldr	r3, [pc, #28]	@ (8004bf8 <CSMS_Intick+0x24>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	3301      	adds	r3, #1
 8004bde:	4a06      	ldr	r2, [pc, #24]	@ (8004bf8 <CSMS_Intick+0x24>)
 8004be0:	6013      	str	r3, [r2, #0]

		case 30:

		case 100:
            RxSerialFaultTimeout++;
 8004be2:	4b06      	ldr	r3, [pc, #24]	@ (8004bfc <CSMS_Intick+0x28>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	3301      	adds	r3, #1
 8004be8:	4a04      	ldr	r2, [pc, #16]	@ (8004bfc <CSMS_Intick+0x28>)
 8004bea:	6013      	str	r3, [r2, #0]
		case 500:

		case 1000:

		default:
			break;
 8004bec:	bf00      	nop
	}
}
 8004bee:	bf00      	nop
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bc80      	pop	{r7}
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	20000780 	.word	0x20000780
 8004bfc:	20000784 	.word	0x20000784

08004c00 <CSMS_queueSerial>:
/*----------------------------------------------------------------------------
 * Send / Receive Functions
 *----------------------------------------------------------------------------*/

static void CSMS_queueSerial(const char* restrict data, const uint8_t* length, uint8_t id)
{
 8004c00:	b490      	push	{r4, r7}
 8004c02:	b086      	sub	sp, #24
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	71fb      	strb	r3, [r7, #7]
	static uint8_t index = 0;

	for(uint8_t i = 0; i < CSMS_QUEUE_SIZE; i++)
 8004c0e:	2300      	movs	r3, #0
 8004c10:	75fb      	strb	r3, [r7, #23]
 8004c12:	e01d      	b.n	8004c50 <CSMS_queueSerial+0x50>
	{
		if((CSMS_Queue.ID[i] == id) && (((CSMS_Queue.ActiveMask >> i) & 0x0001) == 1))
 8004c14:	7dfb      	ldrb	r3, [r7, #23]
 8004c16:	4a3e      	ldr	r2, [pc, #248]	@ (8004d10 <CSMS_queueSerial+0x110>)
 8004c18:	4413      	add	r3, r2
 8004c1a:	7c9b      	ldrb	r3, [r3, #18]
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	79fa      	ldrb	r2, [r7, #7]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d10a      	bne.n	8004c3a <CSMS_queueSerial+0x3a>
 8004c24:	4b3a      	ldr	r3, [pc, #232]	@ (8004d10 <CSMS_queueSerial+0x110>)
 8004c26:	881b      	ldrh	r3, [r3, #0]
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	7dfb      	ldrb	r3, [r7, #23]
 8004c2e:	fa42 f303 	asr.w	r3, r2, r3
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d064      	beq.n	8004d04 <CSMS_queueSerial+0x104>
		{
			return; // change this to current index i if found to update earliest command with new information
		}

		if(CSMS_Queue.ActiveMask == 0)
 8004c3a:	4b35      	ldr	r3, [pc, #212]	@ (8004d10 <CSMS_queueSerial+0x110>)
 8004c3c:	881b      	ldrh	r3, [r3, #0]
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d102      	bne.n	8004c4a <CSMS_queueSerial+0x4a>
		{
			index = 0;
 8004c44:	4b33      	ldr	r3, [pc, #204]	@ (8004d14 <CSMS_queueSerial+0x114>)
 8004c46:	2200      	movs	r2, #0
 8004c48:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < CSMS_QUEUE_SIZE; i++)
 8004c4a:	7dfb      	ldrb	r3, [r7, #23]
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	75fb      	strb	r3, [r7, #23]
 8004c50:	7dfb      	ldrb	r3, [r7, #23]
 8004c52:	2b0f      	cmp	r3, #15
 8004c54:	d9de      	bls.n	8004c14 <CSMS_queueSerial+0x14>
		}
	}

	CSMS_Queue.ActiveMask |= (1 << index);
 8004c56:	4b2e      	ldr	r3, [pc, #184]	@ (8004d10 <CSMS_queueSerial+0x110>)
 8004c58:	881b      	ldrh	r3, [r3, #0]
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	b21a      	sxth	r2, r3
 8004c5e:	4b2d      	ldr	r3, [pc, #180]	@ (8004d14 <CSMS_queueSerial+0x114>)
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	4619      	mov	r1, r3
 8004c64:	2301      	movs	r3, #1
 8004c66:	408b      	lsls	r3, r1
 8004c68:	b21b      	sxth	r3, r3
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	b21b      	sxth	r3, r3
 8004c6e:	b29a      	uxth	r2, r3
 8004c70:	4b27      	ldr	r3, [pc, #156]	@ (8004d10 <CSMS_queueSerial+0x110>)
 8004c72:	801a      	strh	r2, [r3, #0]
	CSMS_Queue.ID[index] = id;
 8004c74:	4b27      	ldr	r3, [pc, #156]	@ (8004d14 <CSMS_queueSerial+0x114>)
 8004c76:	781b      	ldrb	r3, [r3, #0]
 8004c78:	461a      	mov	r2, r3
 8004c7a:	4b25      	ldr	r3, [pc, #148]	@ (8004d10 <CSMS_queueSerial+0x110>)
 8004c7c:	4413      	add	r3, r2
 8004c7e:	79fa      	ldrb	r2, [r7, #7]
 8004c80:	749a      	strb	r2, [r3, #18]

	for(uint8_t i = 0; i < *length; i++) // fill data
 8004c82:	2300      	movs	r3, #0
 8004c84:	75bb      	strb	r3, [r7, #22]
 8004c86:	e02a      	b.n	8004cde <CSMS_queueSerial+0xde>
	{
		CSMS_Queue.TxData[index][i] = data[i];
 8004c88:	7dbb      	ldrb	r3, [r7, #22]
 8004c8a:	68fa      	ldr	r2, [r7, #12]
 8004c8c:	441a      	add	r2, r3
 8004c8e:	4b21      	ldr	r3, [pc, #132]	@ (8004d14 <CSMS_queueSerial+0x114>)
 8004c90:	781b      	ldrb	r3, [r3, #0]
 8004c92:	461c      	mov	r4, r3
 8004c94:	7dbb      	ldrb	r3, [r7, #22]
 8004c96:	7810      	ldrb	r0, [r2, #0]
 8004c98:	491d      	ldr	r1, [pc, #116]	@ (8004d10 <CSMS_queueSerial+0x110>)
 8004c9a:	2264      	movs	r2, #100	@ 0x64
 8004c9c:	fb04 f202 	mul.w	r2, r4, r2
 8004ca0:	440a      	add	r2, r1
 8004ca2:	4413      	add	r3, r2
 8004ca4:	3322      	adds	r3, #34	@ 0x22
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	701a      	strb	r2, [r3, #0]

		if((data[i-1] == '*') && (data[i] == '\n'))
 8004caa:	7dbb      	ldrb	r3, [r7, #22]
 8004cac:	3b01      	subs	r3, #1
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	4413      	add	r3, r2
 8004cb2:	781b      	ldrb	r3, [r3, #0]
 8004cb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cb6:	d10f      	bne.n	8004cd8 <CSMS_queueSerial+0xd8>
 8004cb8:	7dbb      	ldrb	r3, [r7, #22]
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	781b      	ldrb	r3, [r3, #0]
 8004cc0:	2b0a      	cmp	r3, #10
 8004cc2:	d109      	bne.n	8004cd8 <CSMS_queueSerial+0xd8>
		{
			CSMS_Queue.Length[index] = (i + 1);
 8004cc4:	4b13      	ldr	r3, [pc, #76]	@ (8004d14 <CSMS_queueSerial+0x114>)
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	4619      	mov	r1, r3
 8004cca:	7dbb      	ldrb	r3, [r7, #22]
 8004ccc:	3301      	adds	r3, #1
 8004cce:	b2da      	uxtb	r2, r3
 8004cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8004d10 <CSMS_queueSerial+0x110>)
 8004cd2:	440b      	add	r3, r1
 8004cd4:	709a      	strb	r2, [r3, #2]
			break;
 8004cd6:	e007      	b.n	8004ce8 <CSMS_queueSerial+0xe8>
	for(uint8_t i = 0; i < *length; i++) // fill data
 8004cd8:	7dbb      	ldrb	r3, [r7, #22]
 8004cda:	3301      	adds	r3, #1
 8004cdc:	75bb      	strb	r3, [r7, #22]
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	781b      	ldrb	r3, [r3, #0]
 8004ce2:	7dba      	ldrb	r2, [r7, #22]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d3cf      	bcc.n	8004c88 <CSMS_queueSerial+0x88>
		}
	}

	index++;
 8004ce8:	4b0a      	ldr	r3, [pc, #40]	@ (8004d14 <CSMS_queueSerial+0x114>)
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	3301      	adds	r3, #1
 8004cee:	b2da      	uxtb	r2, r3
 8004cf0:	4b08      	ldr	r3, [pc, #32]	@ (8004d14 <CSMS_queueSerial+0x114>)
 8004cf2:	701a      	strb	r2, [r3, #0]

	if((index >= CSMS_QUEUE_SIZE))
 8004cf4:	4b07      	ldr	r3, [pc, #28]	@ (8004d14 <CSMS_queueSerial+0x114>)
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	2b0f      	cmp	r3, #15
 8004cfa:	d904      	bls.n	8004d06 <CSMS_queueSerial+0x106>
	{
		index = 0;
 8004cfc:	4b05      	ldr	r3, [pc, #20]	@ (8004d14 <CSMS_queueSerial+0x114>)
 8004cfe:	2200      	movs	r2, #0
 8004d00:	701a      	strb	r2, [r3, #0]
 8004d02:	e000      	b.n	8004d06 <CSMS_queueSerial+0x106>
			return; // change this to current index i if found to update earliest command with new information
 8004d04:	bf00      	nop
	}
}
 8004d06:	3718      	adds	r7, #24
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bc90      	pop	{r4, r7}
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	200000ac 	.word	0x200000ac
 8004d14:	20000788 	.word	0x20000788

08004d18 <CSMS_transmitSerial>:


void CSMS_transmitSerial(void (*TransmitFunction)(uint8_t*, uint16_t))
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
	if(1)
	{
//		TxIntervalFlag = false;
		static uint8_t instruction = 0;

		if ((CSMS_Queue.ActiveMask & (1 << instruction)) != 0x0)        // check whether activation mask not zero
 8004d20:	4b23      	ldr	r3, [pc, #140]	@ (8004db0 <CSMS_transmitSerial+0x98>)
 8004d22:	881b      	ldrh	r3, [r3, #0]
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	461a      	mov	r2, r3
 8004d28:	4b22      	ldr	r3, [pc, #136]	@ (8004db4 <CSMS_transmitSerial+0x9c>)
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	fa42 f303 	asr.w	r3, r2, r3
 8004d30:	f003 0301 	and.w	r3, r3, #1
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d037      	beq.n	8004da8 <CSMS_transmitSerial+0x90>
		{
			TransmitFunction((uint8_t*)CSMS_Queue.TxData[instruction], CSMS_Queue.Length[instruction]);
 8004d38:	4b1e      	ldr	r3, [pc, #120]	@ (8004db4 <CSMS_transmitSerial+0x9c>)
 8004d3a:	781b      	ldrb	r3, [r3, #0]
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	2364      	movs	r3, #100	@ 0x64
 8004d40:	fb02 f303 	mul.w	r3, r2, r3
 8004d44:	3320      	adds	r3, #32
 8004d46:	4a1a      	ldr	r2, [pc, #104]	@ (8004db0 <CSMS_transmitSerial+0x98>)
 8004d48:	4413      	add	r3, r2
 8004d4a:	1c9a      	adds	r2, r3, #2
 8004d4c:	4b19      	ldr	r3, [pc, #100]	@ (8004db4 <CSMS_transmitSerial+0x9c>)
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	4619      	mov	r1, r3
 8004d52:	4b17      	ldr	r3, [pc, #92]	@ (8004db0 <CSMS_transmitSerial+0x98>)
 8004d54:	440b      	add	r3, r1
 8004d56:	789b      	ldrb	r3, [r3, #2]
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4610      	mov	r0, r2
 8004d60:	4798      	blx	r3
			CSMS_Queue.ActiveMask &= ~(1 << instruction);               // reset activation for instruction
 8004d62:	4b13      	ldr	r3, [pc, #76]	@ (8004db0 <CSMS_transmitSerial+0x98>)
 8004d64:	881b      	ldrh	r3, [r3, #0]
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	b21a      	sxth	r2, r3
 8004d6a:	4b12      	ldr	r3, [pc, #72]	@ (8004db4 <CSMS_transmitSerial+0x9c>)
 8004d6c:	781b      	ldrb	r3, [r3, #0]
 8004d6e:	4619      	mov	r1, r3
 8004d70:	2301      	movs	r3, #1
 8004d72:	408b      	lsls	r3, r1
 8004d74:	b21b      	sxth	r3, r3
 8004d76:	43db      	mvns	r3, r3
 8004d78:	b21b      	sxth	r3, r3
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	b21b      	sxth	r3, r3
 8004d7e:	b29a      	uxth	r2, r3
 8004d80:	4b0b      	ldr	r3, [pc, #44]	@ (8004db0 <CSMS_transmitSerial+0x98>)
 8004d82:	801a      	strh	r2, [r3, #0]
			instruction++;                                              // update instruction starting point
 8004d84:	4b0b      	ldr	r3, [pc, #44]	@ (8004db4 <CSMS_transmitSerial+0x9c>)
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	3301      	adds	r3, #1
 8004d8a:	b2da      	uxtb	r2, r3
 8004d8c:	4b09      	ldr	r3, [pc, #36]	@ (8004db4 <CSMS_transmitSerial+0x9c>)
 8004d8e:	701a      	strb	r2, [r3, #0]

			if((instruction == CSMS_QUEUE_SIZE) || (CSMS_Queue.ActiveMask == 0))
 8004d90:	4b08      	ldr	r3, [pc, #32]	@ (8004db4 <CSMS_transmitSerial+0x9c>)
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	2b10      	cmp	r3, #16
 8004d96:	d004      	beq.n	8004da2 <CSMS_transmitSerial+0x8a>
 8004d98:	4b05      	ldr	r3, [pc, #20]	@ (8004db0 <CSMS_transmitSerial+0x98>)
 8004d9a:	881b      	ldrh	r3, [r3, #0]
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d102      	bne.n	8004da8 <CSMS_transmitSerial+0x90>
			{
				instruction = 0;
 8004da2:	4b04      	ldr	r3, [pc, #16]	@ (8004db4 <CSMS_transmitSerial+0x9c>)
 8004da4:	2200      	movs	r2, #0
 8004da6:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 8004da8:	bf00      	nop
 8004daa:	3708      	adds	r7, #8
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	200000ac 	.word	0x200000ac
 8004db4:	20000789 	.word	0x20000789

08004db8 <CSMS_receiveSerial>:


void CSMS_receiveSerial(const char* restrict data)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b082      	sub	sp, #8
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
	static uint8_t RxCount = 0;
	static bool RxBufferFlush = false;

    if(RxBusTimeout >= CSMS_RX_DEAD_TIME_INTERVAL) // dead time monitor
 8004dc0:	4b65      	ldr	r3, [pc, #404]	@ (8004f58 <CSMS_receiveSerial+0x1a0>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2b31      	cmp	r3, #49	@ 0x31
 8004dc6:	d915      	bls.n	8004df4 <CSMS_receiveSerial+0x3c>
    {
        if(RxSerialState != RxIdle)
 8004dc8:	4b64      	ldr	r3, [pc, #400]	@ (8004f5c <CSMS_receiveSerial+0x1a4>)
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d010      	beq.n	8004df4 <CSMS_receiveSerial+0x3c>
        {
            memset(RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 8004dd2:	2264      	movs	r2, #100	@ 0x64
 8004dd4:	2100      	movs	r1, #0
 8004dd6:	4862      	ldr	r0, [pc, #392]	@ (8004f60 <CSMS_receiveSerial+0x1a8>)
 8004dd8:	f00a fdba 	bl	800f950 <memset>
            RxBufferPos = 0;
 8004ddc:	4b61      	ldr	r3, [pc, #388]	@ (8004f64 <CSMS_receiveSerial+0x1ac>)
 8004dde:	2200      	movs	r2, #0
 8004de0:	701a      	strb	r2, [r3, #0]
            RxSerialState = RxSoF;
 8004de2:	4b5e      	ldr	r3, [pc, #376]	@ (8004f5c <CSMS_receiveSerial+0x1a4>)
 8004de4:	2202      	movs	r2, #2
 8004de6:	701a      	strb	r2, [r3, #0]
            RxBufferFlush = false;
 8004de8:	4b5f      	ldr	r3, [pc, #380]	@ (8004f68 <CSMS_receiveSerial+0x1b0>)
 8004dea:	2200      	movs	r2, #0
 8004dec:	701a      	strb	r2, [r3, #0]
            RxCount = 0;
 8004dee:	4b5f      	ldr	r3, [pc, #380]	@ (8004f6c <CSMS_receiveSerial+0x1b4>)
 8004df0:	2200      	movs	r2, #0
 8004df2:	701a      	strb	r2, [r3, #0]
        }
    }

    RxBusTimeout = 0;
 8004df4:	4b58      	ldr	r3, [pc, #352]	@ (8004f58 <CSMS_receiveSerial+0x1a0>)
 8004df6:	2200      	movs	r2, #0
 8004df8:	601a      	str	r2, [r3, #0]

	switch(RxSerialState)
 8004dfa:	4b58      	ldr	r3, [pc, #352]	@ (8004f5c <CSMS_receiveSerial+0x1a4>)
 8004dfc:	781b      	ldrb	r3, [r3, #0]
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	2b04      	cmp	r3, #4
 8004e02:	f200 8087 	bhi.w	8004f14 <CSMS_receiveSerial+0x15c>
 8004e06:	a201      	add	r2, pc, #4	@ (adr r2, 8004e0c <CSMS_receiveSerial+0x54>)
 8004e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e0c:	08004f15 	.word	0x08004f15
 8004e10:	08004e21 	.word	0x08004e21
 8004e14:	08004e29 	.word	0x08004e29
 8004e18:	08004e89 	.word	0x08004e89
 8004e1c:	08004eaf 	.word	0x08004eaf
	{
		case RxError:
			break;

		case RxIdle:
			RxCount = 0;
 8004e20:	4b52      	ldr	r3, [pc, #328]	@ (8004f6c <CSMS_receiveSerial+0x1b4>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	701a      	strb	r2, [r3, #0]
			break;
 8004e26:	e078      	b.n	8004f1a <CSMS_receiveSerial+0x162>

		case RxSoF: 									// Start of Frame
			if((*data == '#') && (RxCount == 0))
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	2b23      	cmp	r3, #35	@ 0x23
 8004e2e:	d10f      	bne.n	8004e50 <CSMS_receiveSerial+0x98>
 8004e30:	4b4e      	ldr	r3, [pc, #312]	@ (8004f6c <CSMS_receiveSerial+0x1b4>)
 8004e32:	781b      	ldrb	r3, [r3, #0]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d10b      	bne.n	8004e50 <CSMS_receiveSerial+0x98>
			{
				RxBuffer[RxBufferPos++] = *data;
 8004e38:	4b4a      	ldr	r3, [pc, #296]	@ (8004f64 <CSMS_receiveSerial+0x1ac>)
 8004e3a:	781b      	ldrb	r3, [r3, #0]
 8004e3c:	1c5a      	adds	r2, r3, #1
 8004e3e:	b2d1      	uxtb	r1, r2
 8004e40:	4a48      	ldr	r2, [pc, #288]	@ (8004f64 <CSMS_receiveSerial+0x1ac>)
 8004e42:	7011      	strb	r1, [r2, #0]
 8004e44:	461a      	mov	r2, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	7819      	ldrb	r1, [r3, #0]
 8004e4a:	4b45      	ldr	r3, [pc, #276]	@ (8004f60 <CSMS_receiveSerial+0x1a8>)
 8004e4c:	5499      	strb	r1, [r3, r2]
 8004e4e:	e01a      	b.n	8004e86 <CSMS_receiveSerial+0xce>
			}
			else if((*data == 'M') && (RxCount == 1))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	781b      	ldrb	r3, [r3, #0]
 8004e54:	2b4d      	cmp	r3, #77	@ 0x4d
 8004e56:	d112      	bne.n	8004e7e <CSMS_receiveSerial+0xc6>
 8004e58:	4b44      	ldr	r3, [pc, #272]	@ (8004f6c <CSMS_receiveSerial+0x1b4>)
 8004e5a:	781b      	ldrb	r3, [r3, #0]
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d10e      	bne.n	8004e7e <CSMS_receiveSerial+0xc6>
			{
				RxBuffer[RxBufferPos++] = *data;
 8004e60:	4b40      	ldr	r3, [pc, #256]	@ (8004f64 <CSMS_receiveSerial+0x1ac>)
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	1c5a      	adds	r2, r3, #1
 8004e66:	b2d1      	uxtb	r1, r2
 8004e68:	4a3e      	ldr	r2, [pc, #248]	@ (8004f64 <CSMS_receiveSerial+0x1ac>)
 8004e6a:	7011      	strb	r1, [r2, #0]
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	7819      	ldrb	r1, [r3, #0]
 8004e72:	4b3b      	ldr	r3, [pc, #236]	@ (8004f60 <CSMS_receiveSerial+0x1a8>)
 8004e74:	5499      	strb	r1, [r3, r2]
				RxSerialState = RxData;
 8004e76:	4b39      	ldr	r3, [pc, #228]	@ (8004f5c <CSMS_receiveSerial+0x1a4>)
 8004e78:	2203      	movs	r2, #3
 8004e7a:	701a      	strb	r2, [r3, #0]
 8004e7c:	e003      	b.n	8004e86 <CSMS_receiveSerial+0xce>
			}
			else
			{
				RxBufferFlush = true;
 8004e7e:	4b3a      	ldr	r3, [pc, #232]	@ (8004f68 <CSMS_receiveSerial+0x1b0>)
 8004e80:	2201      	movs	r2, #1
 8004e82:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004e84:	e049      	b.n	8004f1a <CSMS_receiveSerial+0x162>
 8004e86:	e048      	b.n	8004f1a <CSMS_receiveSerial+0x162>

		case RxData:
			RxBuffer[RxBufferPos++] = *data;
 8004e88:	4b36      	ldr	r3, [pc, #216]	@ (8004f64 <CSMS_receiveSerial+0x1ac>)
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	1c5a      	adds	r2, r3, #1
 8004e8e:	b2d1      	uxtb	r1, r2
 8004e90:	4a34      	ldr	r2, [pc, #208]	@ (8004f64 <CSMS_receiveSerial+0x1ac>)
 8004e92:	7011      	strb	r1, [r2, #0]
 8004e94:	461a      	mov	r2, r3
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	7819      	ldrb	r1, [r3, #0]
 8004e9a:	4b31      	ldr	r3, [pc, #196]	@ (8004f60 <CSMS_receiveSerial+0x1a8>)
 8004e9c:	5499      	strb	r1, [r3, r2]

			if(RxCount == 17)
 8004e9e:	4b33      	ldr	r3, [pc, #204]	@ (8004f6c <CSMS_receiveSerial+0x1b4>)
 8004ea0:	781b      	ldrb	r3, [r3, #0]
 8004ea2:	2b11      	cmp	r3, #17
 8004ea4:	d138      	bne.n	8004f18 <CSMS_receiveSerial+0x160>
			{
				RxSerialState = RxEoF;
 8004ea6:	4b2d      	ldr	r3, [pc, #180]	@ (8004f5c <CSMS_receiveSerial+0x1a4>)
 8004ea8:	2204      	movs	r2, #4
 8004eaa:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004eac:	e034      	b.n	8004f18 <CSMS_receiveSerial+0x160>

		case RxEoF:										// End of Frame
			if((*data == '*') && (RxCount == 18))
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004eb4:	d10f      	bne.n	8004ed6 <CSMS_receiveSerial+0x11e>
 8004eb6:	4b2d      	ldr	r3, [pc, #180]	@ (8004f6c <CSMS_receiveSerial+0x1b4>)
 8004eb8:	781b      	ldrb	r3, [r3, #0]
 8004eba:	2b12      	cmp	r3, #18
 8004ebc:	d10b      	bne.n	8004ed6 <CSMS_receiveSerial+0x11e>
			{
				RxBuffer[RxBufferPos++] = *data;
 8004ebe:	4b29      	ldr	r3, [pc, #164]	@ (8004f64 <CSMS_receiveSerial+0x1ac>)
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	1c5a      	adds	r2, r3, #1
 8004ec4:	b2d1      	uxtb	r1, r2
 8004ec6:	4a27      	ldr	r2, [pc, #156]	@ (8004f64 <CSMS_receiveSerial+0x1ac>)
 8004ec8:	7011      	strb	r1, [r2, #0]
 8004eca:	461a      	mov	r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	7819      	ldrb	r1, [r3, #0]
 8004ed0:	4b23      	ldr	r3, [pc, #140]	@ (8004f60 <CSMS_receiveSerial+0x1a8>)
 8004ed2:	5499      	strb	r1, [r3, r2]
 8004ed4:	e01d      	b.n	8004f12 <CSMS_receiveSerial+0x15a>
			}
			else if((*data == '\n') && (RxCount == 19))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	2b0a      	cmp	r3, #10
 8004edc:	d115      	bne.n	8004f0a <CSMS_receiveSerial+0x152>
 8004ede:	4b23      	ldr	r3, [pc, #140]	@ (8004f6c <CSMS_receiveSerial+0x1b4>)
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	2b13      	cmp	r3, #19
 8004ee4:	d111      	bne.n	8004f0a <CSMS_receiveSerial+0x152>
			{
				RxBuffer[RxBufferPos++] = *data;
 8004ee6:	4b1f      	ldr	r3, [pc, #124]	@ (8004f64 <CSMS_receiveSerial+0x1ac>)
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	1c5a      	adds	r2, r3, #1
 8004eec:	b2d1      	uxtb	r1, r2
 8004eee:	4a1d      	ldr	r2, [pc, #116]	@ (8004f64 <CSMS_receiveSerial+0x1ac>)
 8004ef0:	7011      	strb	r1, [r2, #0]
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	7819      	ldrb	r1, [r3, #0]
 8004ef8:	4b19      	ldr	r3, [pc, #100]	@ (8004f60 <CSMS_receiveSerial+0x1a8>)
 8004efa:	5499      	strb	r1, [r3, r2]
				RxPcktCpltFlag = true;
 8004efc:	4b1c      	ldr	r3, [pc, #112]	@ (8004f70 <CSMS_receiveSerial+0x1b8>)
 8004efe:	2201      	movs	r2, #1
 8004f00:	701a      	strb	r2, [r3, #0]
				RxSerialState = RxIdle;
 8004f02:	4b16      	ldr	r3, [pc, #88]	@ (8004f5c <CSMS_receiveSerial+0x1a4>)
 8004f04:	2201      	movs	r2, #1
 8004f06:	701a      	strb	r2, [r3, #0]
 8004f08:	e003      	b.n	8004f12 <CSMS_receiveSerial+0x15a>
			}
			else
			{
				RxBufferFlush = true;
 8004f0a:	4b17      	ldr	r3, [pc, #92]	@ (8004f68 <CSMS_receiveSerial+0x1b0>)
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004f10:	e003      	b.n	8004f1a <CSMS_receiveSerial+0x162>
 8004f12:	e002      	b.n	8004f1a <CSMS_receiveSerial+0x162>

		default:
			break;
 8004f14:	bf00      	nop
 8004f16:	e000      	b.n	8004f1a <CSMS_receiveSerial+0x162>
			break;
 8004f18:	bf00      	nop
	}

	RxCount++;
 8004f1a:	4b14      	ldr	r3, [pc, #80]	@ (8004f6c <CSMS_receiveSerial+0x1b4>)
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	3301      	adds	r3, #1
 8004f20:	b2da      	uxtb	r2, r3
 8004f22:	4b12      	ldr	r3, [pc, #72]	@ (8004f6c <CSMS_receiveSerial+0x1b4>)
 8004f24:	701a      	strb	r2, [r3, #0]

	if(RxBufferFlush)
 8004f26:	4b10      	ldr	r3, [pc, #64]	@ (8004f68 <CSMS_receiveSerial+0x1b0>)
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d010      	beq.n	8004f50 <CSMS_receiveSerial+0x198>
	{
		memset(RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 8004f2e:	2264      	movs	r2, #100	@ 0x64
 8004f30:	2100      	movs	r1, #0
 8004f32:	480b      	ldr	r0, [pc, #44]	@ (8004f60 <CSMS_receiveSerial+0x1a8>)
 8004f34:	f00a fd0c 	bl	800f950 <memset>
		RxBufferPos = 0;
 8004f38:	4b0a      	ldr	r3, [pc, #40]	@ (8004f64 <CSMS_receiveSerial+0x1ac>)
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	701a      	strb	r2, [r3, #0]
		RxSerialState = RxSoF;
 8004f3e:	4b07      	ldr	r3, [pc, #28]	@ (8004f5c <CSMS_receiveSerial+0x1a4>)
 8004f40:	2202      	movs	r2, #2
 8004f42:	701a      	strb	r2, [r3, #0]
		RxBufferFlush = false;
 8004f44:	4b08      	ldr	r3, [pc, #32]	@ (8004f68 <CSMS_receiveSerial+0x1b0>)
 8004f46:	2200      	movs	r2, #0
 8004f48:	701a      	strb	r2, [r3, #0]
		RxCount = 0;
 8004f4a:	4b08      	ldr	r3, [pc, #32]	@ (8004f6c <CSMS_receiveSerial+0x1b4>)
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	701a      	strb	r2, [r3, #0]
	}
}
 8004f50:	bf00      	nop
 8004f52:	3708      	adds	r7, #8
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	20000780 	.word	0x20000780
 8004f5c:	20000000 	.word	0x20000000
 8004f60:	20000710 	.word	0x20000710
 8004f64:	20000774 	.word	0x20000774
 8004f68:	2000078a 	.word	0x2000078a
 8004f6c:	2000078b 	.word	0x2000078b
 8004f70:	20000775 	.word	0x20000775

08004f74 <CSMS_modbusCRC>:
/*----------------------------------------------------------------------------
 * Functions
 *----------------------------------------------------------------------------*/

static uint16_t CSMS_modbusCRC(const char* restrict data, uint8_t length)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b085      	sub	sp, #20
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	70fb      	strb	r3, [r7, #3]
    uint16_t crc = 0xFFFF;
 8004f80:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004f84:	81fb      	strh	r3, [r7, #14]

    while (length--)
 8004f86:	e01f      	b.n	8004fc8 <CSMS_modbusCRC+0x54>
    {
        crc ^= *data++;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	1c5a      	adds	r2, r3, #1
 8004f8c:	607a      	str	r2, [r7, #4]
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	461a      	mov	r2, r3
 8004f92:	89fb      	ldrh	r3, [r7, #14]
 8004f94:	4053      	eors	r3, r2
 8004f96:	81fb      	strh	r3, [r7, #14]

        for (int i = 0; i < 8; ++i)
 8004f98:	2300      	movs	r3, #0
 8004f9a:	60bb      	str	r3, [r7, #8]
 8004f9c:	e011      	b.n	8004fc2 <CSMS_modbusCRC+0x4e>
        {
            if (crc & 0x0001)
 8004f9e:	89fb      	ldrh	r3, [r7, #14]
 8004fa0:	f003 0301 	and.w	r3, r3, #1
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d006      	beq.n	8004fb6 <CSMS_modbusCRC+0x42>
                crc = (crc >> 1) ^ 0xA001;
 8004fa8:	89fb      	ldrh	r3, [r7, #14]
 8004faa:	085b      	lsrs	r3, r3, #1
 8004fac:	b29a      	uxth	r2, r3
 8004fae:	4b0c      	ldr	r3, [pc, #48]	@ (8004fe0 <CSMS_modbusCRC+0x6c>)
 8004fb0:	4053      	eors	r3, r2
 8004fb2:	81fb      	strh	r3, [r7, #14]
 8004fb4:	e002      	b.n	8004fbc <CSMS_modbusCRC+0x48>
            else
                crc >>= 1;
 8004fb6:	89fb      	ldrh	r3, [r7, #14]
 8004fb8:	085b      	lsrs	r3, r3, #1
 8004fba:	81fb      	strh	r3, [r7, #14]
        for (int i = 0; i < 8; ++i)
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	3301      	adds	r3, #1
 8004fc0:	60bb      	str	r3, [r7, #8]
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	2b07      	cmp	r3, #7
 8004fc6:	ddea      	ble.n	8004f9e <CSMS_modbusCRC+0x2a>
    while (length--)
 8004fc8:	78fb      	ldrb	r3, [r7, #3]
 8004fca:	1e5a      	subs	r2, r3, #1
 8004fcc:	70fa      	strb	r2, [r7, #3]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1da      	bne.n	8004f88 <CSMS_modbusCRC+0x14>
        }
    }
    return crc;
 8004fd2:	89fb      	ldrh	r3, [r7, #14]
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bc80      	pop	{r7}
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	ffffa001 	.word	0xffffa001

08004fe4 <CSMS_checksum>:

static bool CSMS_checksum(const char* restrict data, uint8_t length)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	460b      	mov	r3, r1
 8004fee:	70fb      	strb	r3, [r7, #3]
	uint16_t crc_calc = CSMS_modbusCRC(data, (length - 2));
 8004ff0:	78fb      	ldrb	r3, [r7, #3]
 8004ff2:	3b02      	subs	r3, #2
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f7ff ffbb 	bl	8004f74 <CSMS_modbusCRC>
 8004ffe:	4603      	mov	r3, r0
 8005000:	81fb      	strh	r3, [r7, #14]
	uint16_t crc_rx = (data[length - 1] << 8) | (data[length - 2]);
 8005002:	78fb      	ldrb	r3, [r7, #3]
 8005004:	3b01      	subs	r3, #1
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	4413      	add	r3, r2
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	b21b      	sxth	r3, r3
 800500e:	021b      	lsls	r3, r3, #8
 8005010:	b21a      	sxth	r2, r3
 8005012:	78fb      	ldrb	r3, [r7, #3]
 8005014:	3b02      	subs	r3, #2
 8005016:	6879      	ldr	r1, [r7, #4]
 8005018:	440b      	add	r3, r1
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	b21b      	sxth	r3, r3
 800501e:	4313      	orrs	r3, r2
 8005020:	b21b      	sxth	r3, r3
 8005022:	81bb      	strh	r3, [r7, #12]
	if ((crc_calc == crc_rx) && (crc_calc != 0) && (crc_rx != 0))
 8005024:	89fa      	ldrh	r2, [r7, #14]
 8005026:	89bb      	ldrh	r3, [r7, #12]
 8005028:	429a      	cmp	r2, r3
 800502a:	d107      	bne.n	800503c <CSMS_checksum+0x58>
 800502c:	89fb      	ldrh	r3, [r7, #14]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d004      	beq.n	800503c <CSMS_checksum+0x58>
 8005032:	89bb      	ldrh	r3, [r7, #12]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d001      	beq.n	800503c <CSMS_checksum+0x58>
	{
		return true;
 8005038:	2301      	movs	r3, #1
 800503a:	e00c      	b.n	8005056 <CSMS_checksum+0x72>
	}
	else if ((crc_calc != crc_rx) && (crc_calc != 0) && (crc_rx != 0))
 800503c:	89fa      	ldrh	r2, [r7, #14]
 800503e:	89bb      	ldrh	r3, [r7, #12]
 8005040:	429a      	cmp	r2, r3
 8005042:	d007      	beq.n	8005054 <CSMS_checksum+0x70>
 8005044:	89fb      	ldrh	r3, [r7, #14]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d004      	beq.n	8005054 <CSMS_checksum+0x70>
 800504a:	89bb      	ldrh	r3, [r7, #12]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d001      	beq.n	8005054 <CSMS_checksum+0x70>
	{
		return false;
 8005050:	2300      	movs	r3, #0
 8005052:	e000      	b.n	8005056 <CSMS_checksum+0x72>
	}
	else
	{
		return false;
 8005054:	2300      	movs	r3, #0
	}
}
 8005056:	4618      	mov	r0, r3
 8005058:	3710      	adds	r7, #16
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
	...

08005060 <CSMS_setmSerial>:

static void CSMS_setmSerial(void)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b08c      	sub	sp, #48	@ 0x30
 8005064:	af00      	add	r7, sp, #0
	uint8_t length = 30;
 8005066:	231e      	movs	r3, #30
 8005068:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	char data[30] =
 800506c:	1d3b      	adds	r3, r7, #4
 800506e:	221e      	movs	r2, #30
 8005070:	2100      	movs	r1, #0
 8005072:	4618      	mov	r0, r3
 8005074:	f00a fc6c 	bl	800f950 <memset>
	{ 0 };

	data[0] = '#';
 8005078:	2323      	movs	r3, #35	@ 0x23
 800507a:	713b      	strb	r3, [r7, #4]
	data[1] = 'C';
 800507c:	2343      	movs	r3, #67	@ 0x43
 800507e:	717b      	strb	r3, [r7, #5]
	data[2] = controlSide_data.status.all;
 8005080:	4ba9      	ldr	r3, [pc, #676]	@ (8005328 <CSMS_setmSerial+0x2c8>)
 8005082:	781b      	ldrb	r3, [r3, #0]
 8005084:	b2db      	uxtb	r3, r3
 8005086:	71bb      	strb	r3, [r7, #6]
	data[3] = powerSide_data.status.all;
 8005088:	4ba8      	ldr	r3, [pc, #672]	@ (800532c <CSMS_setmSerial+0x2cc>)
 800508a:	781b      	ldrb	r3, [r3, #0]
 800508c:	b2db      	uxtb	r3, r3
 800508e:	71fb      	strb	r3, [r7, #7]
	data[4] = controlSide_data.networkSide_request.all;
 8005090:	4ba5      	ldr	r3, [pc, #660]	@ (8005328 <CSMS_setmSerial+0x2c8>)
 8005092:	7d5b      	ldrb	r3, [r3, #21]
 8005094:	b2db      	uxtb	r3, r3
 8005096:	723b      	strb	r3, [r7, #8]
	data[5] = (controlSide_data.errorStatus.all & 0xFF);
 8005098:	4ba3      	ldr	r3, [pc, #652]	@ (8005328 <CSMS_setmSerial+0x2c8>)
 800509a:	785b      	ldrb	r3, [r3, #1]
 800509c:	b2db      	uxtb	r3, r3
 800509e:	727b      	strb	r3, [r7, #9]
	data[6] = controlSide_data.errorReport;
 80050a0:	4ba1      	ldr	r3, [pc, #644]	@ (8005328 <CSMS_setmSerial+0x2c8>)
 80050a2:	7ddb      	ldrb	r3, [r3, #23]
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	72bb      	strb	r3, [r7, #10]
	data[7] = powerSide_data.tripStatus.all;
 80050a8:	4ba0      	ldr	r3, [pc, #640]	@ (800532c <CSMS_setmSerial+0x2cc>)
 80050aa:	789b      	ldrb	r3, [r3, #2]
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	72fb      	strb	r3, [r7, #11]
	data[8] = powerSide_data.errorStatus.all;
 80050b0:	4b9e      	ldr	r3, [pc, #632]	@ (800532c <CSMS_setmSerial+0x2cc>)
 80050b2:	785b      	ldrb	r3, [r3, #1]
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	733b      	strb	r3, [r7, #12]
	data[9] = CSMS.request.msgID;
 80050b8:	4b9d      	ldr	r3, [pc, #628]	@ (8005330 <CSMS_setmSerial+0x2d0>)
 80050ba:	78db      	ldrb	r3, [r3, #3]
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	737b      	strb	r3, [r7, #13]

	default:
		break;
	}
#else
	switch (CSMS.request.msgID)
 80050c0:	4b9b      	ldr	r3, [pc, #620]	@ (8005330 <CSMS_setmSerial+0x2d0>)
 80050c2:	78db      	ldrb	r3, [r3, #3]
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	2b30      	cmp	r3, #48	@ 0x30
 80050c8:	f200 81f1 	bhi.w	80054ae <CSMS_setmSerial+0x44e>
 80050cc:	a201      	add	r2, pc, #4	@ (adr r2, 80050d4 <CSMS_setmSerial+0x74>)
 80050ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d2:	bf00      	nop
 80050d4:	08005199 	.word	0x08005199
 80050d8:	080051c5 	.word	0x080051c5
 80050dc:	080051f1 	.word	0x080051f1
 80050e0:	08005239 	.word	0x08005239
 80050e4:	0800527b 	.word	0x0800527b
 80050e8:	08005295 	.word	0x08005295
 80050ec:	080054af 	.word	0x080054af
 80050f0:	080054af 	.word	0x080054af
 80050f4:	080054af 	.word	0x080054af
 80050f8:	080054af 	.word	0x080054af
 80050fc:	080054af 	.word	0x080054af
 8005100:	080054af 	.word	0x080054af
 8005104:	080054af 	.word	0x080054af
 8005108:	080054af 	.word	0x080054af
 800510c:	080054af 	.word	0x080054af
 8005110:	080054af 	.word	0x080054af
 8005114:	080054af 	.word	0x080054af
 8005118:	080054af 	.word	0x080054af
 800511c:	080054af 	.word	0x080054af
 8005120:	080054af 	.word	0x080054af
 8005124:	080054af 	.word	0x080054af
 8005128:	080054af 	.word	0x080054af
 800512c:	080054af 	.word	0x080054af
 8005130:	080054af 	.word	0x080054af
 8005134:	080054af 	.word	0x080054af
 8005138:	080054af 	.word	0x080054af
 800513c:	080054af 	.word	0x080054af
 8005140:	080054af 	.word	0x080054af
 8005144:	080054af 	.word	0x080054af
 8005148:	080054af 	.word	0x080054af
 800514c:	080054af 	.word	0x080054af
 8005150:	080054af 	.word	0x080054af
 8005154:	080054af 	.word	0x080054af
 8005158:	080054af 	.word	0x080054af
 800515c:	080054af 	.word	0x080054af
 8005160:	080054af 	.word	0x080054af
 8005164:	080054af 	.word	0x080054af
 8005168:	080054af 	.word	0x080054af
 800516c:	080054af 	.word	0x080054af
 8005170:	080054af 	.word	0x080054af
 8005174:	080054af 	.word	0x080054af
 8005178:	080054af 	.word	0x080054af
 800517c:	080054af 	.word	0x080054af
 8005180:	080054af 	.word	0x080054af
 8005184:	080054af 	.word	0x080054af
 8005188:	080052bb 	.word	0x080052bb
 800518c:	080052d5 	.word	0x080052d5
 8005190:	0800538b 	.word	0x0800538b
 8005194:	08005429 	.word	0x08005429
	{
	case 0:
		temp = 0;
 8005198:	2300      	movs	r3, #0
 800519a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		temp = (uint16_t) (powerSide_data.voltage.VA);
 800519c:	4b63      	ldr	r3, [pc, #396]	@ (800532c <CSMS_setmSerial+0x2cc>)
 800519e:	8a9b      	ldrh	r3, [r3, #20]
 80051a0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		data[10] = (temp & 0xFF); 			// LB
 80051a2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	73bb      	strb	r3, [r7, #14]
		data[11] = ((temp >> 8) & 0xFF);	// HB
 80051a8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80051aa:	0a1b      	lsrs	r3, r3, #8
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	73fb      	strb	r3, [r7, #15]
		data[12] = 0; 			// LB
 80051b2:	2300      	movs	r3, #0
 80051b4:	743b      	strb	r3, [r7, #16]
		data[13] = 0;	// HB
 80051b6:	2300      	movs	r3, #0
 80051b8:	747b      	strb	r3, [r7, #17]
		data[14] = 0; 	// LB
 80051ba:	2300      	movs	r3, #0
 80051bc:	74bb      	strb	r3, [r7, #18]
		data[15] = 0;	// HB
 80051be:	2300      	movs	r3, #0
 80051c0:	74fb      	strb	r3, [r7, #19]
		break;
 80051c2:	e175      	b.n	80054b0 <CSMS_setmSerial+0x450>

	case 1:
		temp = 0;
 80051c4:	2300      	movs	r3, #0
 80051c6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		temp = (uint16_t) (powerSide_data.current.IA);
 80051c8:	4b58      	ldr	r3, [pc, #352]	@ (800532c <CSMS_setmSerial+0x2cc>)
 80051ca:	8b5b      	ldrh	r3, [r3, #26]
 80051cc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		data[10] = (temp & 0xFF); 			// LB
 80051ce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	73bb      	strb	r3, [r7, #14]
		data[11] = ((temp >> 8) & 0xFF);	// HB
 80051d4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80051d6:	0a1b      	lsrs	r3, r3, #8
 80051d8:	b29b      	uxth	r3, r3
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	73fb      	strb	r3, [r7, #15]
		data[12] = 0; 	// LB
 80051de:	2300      	movs	r3, #0
 80051e0:	743b      	strb	r3, [r7, #16]
		data[13] = 0;	// HB
 80051e2:	2300      	movs	r3, #0
 80051e4:	747b      	strb	r3, [r7, #17]
		data[14] = 0; 	// LB
 80051e6:	2300      	movs	r3, #0
 80051e8:	74bb      	strb	r3, [r7, #18]
		data[15] = 0;	// HB
 80051ea:	2300      	movs	r3, #0
 80051ec:	74fb      	strb	r3, [r7, #19]
		break;
 80051ee:	e15f      	b.n	80054b0 <CSMS_setmSerial+0x450>

	case 2:
		data[10] = powerSide_data.powerEnergy.power;
 80051f0:	4b4e      	ldr	r3, [pc, #312]	@ (800532c <CSMS_setmSerial+0x2cc>)
 80051f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	73bb      	strb	r3, [r7, #14]
		temp2 = 0;
 80051fa:	2300      	movs	r3, #0
 80051fc:	62bb      	str	r3, [r7, #40]	@ 0x28
		temp2 = (uint32_t) powerSide_data.powerEnergy.kWh;
 80051fe:	4b4b      	ldr	r3, [pc, #300]	@ (800532c <CSMS_setmSerial+0x2cc>)
 8005200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005202:	62bb      	str	r3, [r7, #40]	@ 0x28
		data[11] = (uint8_t) (temp2 & 0xFF);
 8005204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005206:	b2db      	uxtb	r3, r3
 8005208:	73fb      	strb	r3, [r7, #15]
		data[12] = (uint8_t) (temp2 >> 8); 		// LB
 800520a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520c:	0a1b      	lsrs	r3, r3, #8
 800520e:	b2db      	uxtb	r3, r3
 8005210:	743b      	strb	r3, [r7, #16]
		data[13] = (uint8_t) ((temp2 >> 16));	// HB
 8005212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005214:	0c1b      	lsrs	r3, r3, #16
 8005216:	b2db      	uxtb	r3, r3
 8005218:	747b      	strb	r3, [r7, #17]
		data[14] = (int8_t) powerSide_data.tempSensors.T1;
 800521a:	4b44      	ldr	r3, [pc, #272]	@ (800532c <CSMS_setmSerial+0x2cc>)
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	4618      	mov	r0, r3
 8005220:	f7ff faf8 	bl	8004814 <__aeabi_f2iz>
 8005224:	4603      	mov	r3, r0
 8005226:	b25b      	sxtb	r3, r3
 8005228:	b2db      	uxtb	r3, r3
 800522a:	74bb      	strb	r3, [r7, #18]
		data[15] = (uint8_t) powerSide_data.frequency;
 800522c:	4b3f      	ldr	r3, [pc, #252]	@ (800532c <CSMS_setmSerial+0x2cc>)
 800522e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005230:	b29b      	uxth	r3, r3
 8005232:	b2db      	uxtb	r3, r3
 8005234:	74fb      	strb	r3, [r7, #19]
		break;
 8005236:	e13b      	b.n	80054b0 <CSMS_setmSerial+0x450>

	/*---------------------------------------------------
	 Actual energy meter reading - message ID = 3 (Dec)
	 ---------------------------------------------------*/
	case 3:
		temp = 0;
 8005238:	2300      	movs	r3, #0
 800523a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		temp = (uint16_t) (controlSide_data.controlPilot.cp_max);
 800523c:	4b3a      	ldr	r3, [pc, #232]	@ (8005328 <CSMS_setmSerial+0x2c8>)
 800523e:	89db      	ldrh	r3, [r3, #14]
 8005240:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		data[10] = (temp & 0xFF); 			// LB
 8005242:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005244:	b2db      	uxtb	r3, r3
 8005246:	73bb      	strb	r3, [r7, #14]
		data[11] = ((temp >> 8) & 0xFF);	// HB
 8005248:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800524a:	0a1b      	lsrs	r3, r3, #8
 800524c:	b29b      	uxth	r3, r3
 800524e:	b2db      	uxtb	r3, r3
 8005250:	73fb      	strb	r3, [r7, #15]
		data[12] = (ADL.data.activeEnergy & 0xFF);
 8005252:	4b38      	ldr	r3, [pc, #224]	@ (8005334 <CSMS_setmSerial+0x2d4>)
 8005254:	6a1b      	ldr	r3, [r3, #32]
 8005256:	b2db      	uxtb	r3, r3
 8005258:	743b      	strb	r3, [r7, #16]
		data[13] = ((ADL.data.activeEnergy >> 8) & 0xFF);
 800525a:	4b36      	ldr	r3, [pc, #216]	@ (8005334 <CSMS_setmSerial+0x2d4>)
 800525c:	6a1b      	ldr	r3, [r3, #32]
 800525e:	0a1b      	lsrs	r3, r3, #8
 8005260:	b2db      	uxtb	r3, r3
 8005262:	747b      	strb	r3, [r7, #17]
		data[14] = ((ADL.data.activeEnergy >> 16) & 0xFF);
 8005264:	4b33      	ldr	r3, [pc, #204]	@ (8005334 <CSMS_setmSerial+0x2d4>)
 8005266:	6a1b      	ldr	r3, [r3, #32]
 8005268:	0c1b      	lsrs	r3, r3, #16
 800526a:	b2db      	uxtb	r3, r3
 800526c:	74bb      	strb	r3, [r7, #18]
		data[15] = ((ADL.data.activeEnergy >> 24) & 0xFF);
 800526e:	4b31      	ldr	r3, [pc, #196]	@ (8005334 <CSMS_setmSerial+0x2d4>)
 8005270:	6a1b      	ldr	r3, [r3, #32]
 8005272:	0e1b      	lsrs	r3, r3, #24
 8005274:	b2db      	uxtb	r3, r3
 8005276:	74fb      	strb	r3, [r7, #19]
		break;
 8005278:	e11a      	b.n	80054b0 <CSMS_setmSerial+0x450>
	/*---------------------------------------------------
	 SW version - message ID = 4 (Dec)
	 ---------------------------------------------------*/
	case 4:
		data[10] = 3;
 800527a:	2303      	movs	r3, #3
 800527c:	73bb      	strb	r3, [r7, #14]
		data[11] = 0;
 800527e:	2300      	movs	r3, #0
 8005280:	73fb      	strb	r3, [r7, #15]
		data[12] = 2;//1;
 8005282:	2302      	movs	r3, #2
 8005284:	743b      	strb	r3, [r7, #16]
		data[13] = 0xFF;
 8005286:	23ff      	movs	r3, #255	@ 0xff
 8005288:	747b      	strb	r3, [r7, #17]
		data[14] = 0xFF;
 800528a:	23ff      	movs	r3, #255	@ 0xff
 800528c:	74bb      	strb	r3, [r7, #18]
		data[15] = 0xFF;
 800528e:	23ff      	movs	r3, #255	@ 0xff
 8005290:	74fb      	strb	r3, [r7, #19]
		break;
 8005292:	e10d      	b.n	80054b0 <CSMS_setmSerial+0x450>
	/*---------------------------------------------------
	 HW version - message ID = 5 (Dec)
	 ---------------------------------------------------*/
	case 5:
		data[10] = hw_version.v1;
 8005294:	4b28      	ldr	r3, [pc, #160]	@ (8005338 <CSMS_setmSerial+0x2d8>)
 8005296:	781b      	ldrb	r3, [r3, #0]
 8005298:	b2db      	uxtb	r3, r3
 800529a:	73bb      	strb	r3, [r7, #14]
		data[11] = hw_version.v2;
 800529c:	4b26      	ldr	r3, [pc, #152]	@ (8005338 <CSMS_setmSerial+0x2d8>)
 800529e:	785b      	ldrb	r3, [r3, #1]
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	73fb      	strb	r3, [r7, #15]
		data[12] = hw_version.v3;
 80052a4:	4b24      	ldr	r3, [pc, #144]	@ (8005338 <CSMS_setmSerial+0x2d8>)
 80052a6:	789b      	ldrb	r3, [r3, #2]
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	743b      	strb	r3, [r7, #16]
		data[13] = 0xFF;
 80052ac:	23ff      	movs	r3, #255	@ 0xff
 80052ae:	747b      	strb	r3, [r7, #17]
		data[14] = 0xFF;
 80052b0:	23ff      	movs	r3, #255	@ 0xff
 80052b2:	74bb      	strb	r3, [r7, #18]
		data[15] = 0xFF;
 80052b4:	23ff      	movs	r3, #255	@ 0xff
 80052b6:	74fb      	strb	r3, [r7, #19]
		break;
 80052b8:	e0fa      	b.n	80054b0 <CSMS_setmSerial+0x450>
	*/
	/*---------------------------------------------------
	 Config command 0 reply - message ID = 45 (Dec)
	 ---------------------------------------------------*/
	case 45:
		data[10] = 0xFF;
 80052ba:	23ff      	movs	r3, #255	@ 0xff
 80052bc:	73bb      	strb	r3, [r7, #14]
		data[11] = 0xFF;
 80052be:	23ff      	movs	r3, #255	@ 0xff
 80052c0:	73fb      	strb	r3, [r7, #15]
		data[12] = 0xFF;
 80052c2:	23ff      	movs	r3, #255	@ 0xff
 80052c4:	743b      	strb	r3, [r7, #16]
		data[13] = 0xFF;
 80052c6:	23ff      	movs	r3, #255	@ 0xff
 80052c8:	747b      	strb	r3, [r7, #17]
		data[14] = 0xFF;
 80052ca:	23ff      	movs	r3, #255	@ 0xff
 80052cc:	74bb      	strb	r3, [r7, #18]
		data[15] = 0xFF;
 80052ce:	23ff      	movs	r3, #255	@ 0xff
 80052d0:	74fb      	strb	r3, [r7, #19]
		break;
 80052d2:	e0ed      	b.n	80054b0 <CSMS_setmSerial+0x450>
	/*---------------------------------------------------
	 Config command 1 reply - message ID = 46 (Dec)
	 ---------------------------------------------------*/
	case 46:
		if (charger_configSet.config_counter >= 10)
 80052d4:	4b19      	ldr	r3, [pc, #100]	@ (800533c <CSMS_setmSerial+0x2dc>)
 80052d6:	7c9b      	ldrb	r3, [r3, #18]
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	2b09      	cmp	r3, #9
 80052dc:	d930      	bls.n	8005340 <CSMS_setmSerial+0x2e0>
		{
			data[10] = (charger_configSet.en_1.all & 0xFF);
 80052de:	4b17      	ldr	r3, [pc, #92]	@ (800533c <CSMS_setmSerial+0x2dc>)
 80052e0:	881b      	ldrh	r3, [r3, #0]
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	73bb      	strb	r3, [r7, #14]
			data[11] = ((charger_configSet.en_1.all >> 8) & 0xFF);
 80052e8:	4b14      	ldr	r3, [pc, #80]	@ (800533c <CSMS_setmSerial+0x2dc>)
 80052ea:	881b      	ldrh	r3, [r3, #0]
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	0a1b      	lsrs	r3, r3, #8
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	73fb      	strb	r3, [r7, #15]
			data[12] = (charger_configSet.en_2.all & 0xFF);
 80052f6:	4b11      	ldr	r3, [pc, #68]	@ (800533c <CSMS_setmSerial+0x2dc>)
 80052f8:	885b      	ldrh	r3, [r3, #2]
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	743b      	strb	r3, [r7, #16]
			data[13] = ((charger_configSet.en_2.all >> 8) & 0xFF);
 8005300:	4b0e      	ldr	r3, [pc, #56]	@ (800533c <CSMS_setmSerial+0x2dc>)
 8005302:	885b      	ldrh	r3, [r3, #2]
 8005304:	b29b      	uxth	r3, r3
 8005306:	0a1b      	lsrs	r3, r3, #8
 8005308:	b29b      	uxth	r3, r3
 800530a:	b2db      	uxtb	r3, r3
 800530c:	747b      	strb	r3, [r7, #17]
			data[14] = (charger_configSet.uv_upper & 0xFF);
 800530e:	4b0b      	ldr	r3, [pc, #44]	@ (800533c <CSMS_setmSerial+0x2dc>)
 8005310:	88db      	ldrh	r3, [r3, #6]
 8005312:	b29b      	uxth	r3, r3
 8005314:	b2db      	uxtb	r3, r3
 8005316:	74bb      	strb	r3, [r7, #18]
			data[15] = ((charger_configSet.uv_upper >> 8) & 0xFF);
 8005318:	4b08      	ldr	r3, [pc, #32]	@ (800533c <CSMS_setmSerial+0x2dc>)
 800531a:	88db      	ldrh	r3, [r3, #6]
 800531c:	b29b      	uxth	r3, r3
 800531e:	0a1b      	lsrs	r3, r3, #8
 8005320:	b29b      	uxth	r3, r3
 8005322:	b2db      	uxtb	r3, r3
 8005324:	74fb      	strb	r3, [r7, #19]
			data[12] = (charger_configGet.en_2.all & 0xFF);
			data[13] = ((charger_configGet.en_2.all >> 8) & 0xFF);
			data[14] = (charger_configGet.uv_upper & 0xFF);
			data[15] = ((charger_configGet.uv_upper >> 8) & 0xFF);
		}
		break;
 8005326:	e0c3      	b.n	80054b0 <CSMS_setmSerial+0x450>
 8005328:	20000918 	.word	0x20000918
 800532c:	20000934 	.word	0x20000934
 8005330:	2000008c 	.word	0x2000008c
 8005334:	20000b20 	.word	0x20000b20
 8005338:	20000a00 	.word	0x20000a00
 800533c:	200009c4 	.word	0x200009c4
			data[10] = (charger_configGet.en_1.all & 0xFF);
 8005340:	4b70      	ldr	r3, [pc, #448]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 8005342:	881b      	ldrh	r3, [r3, #0]
 8005344:	b29b      	uxth	r3, r3
 8005346:	b2db      	uxtb	r3, r3
 8005348:	73bb      	strb	r3, [r7, #14]
			data[11] = ((charger_configGet.en_1.all >> 8) & 0xFF);
 800534a:	4b6e      	ldr	r3, [pc, #440]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 800534c:	881b      	ldrh	r3, [r3, #0]
 800534e:	b29b      	uxth	r3, r3
 8005350:	0a1b      	lsrs	r3, r3, #8
 8005352:	b29b      	uxth	r3, r3
 8005354:	b2db      	uxtb	r3, r3
 8005356:	73fb      	strb	r3, [r7, #15]
			data[12] = (charger_configGet.en_2.all & 0xFF);
 8005358:	4b6a      	ldr	r3, [pc, #424]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 800535a:	885b      	ldrh	r3, [r3, #2]
 800535c:	b29b      	uxth	r3, r3
 800535e:	b2db      	uxtb	r3, r3
 8005360:	743b      	strb	r3, [r7, #16]
			data[13] = ((charger_configGet.en_2.all >> 8) & 0xFF);
 8005362:	4b68      	ldr	r3, [pc, #416]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 8005364:	885b      	ldrh	r3, [r3, #2]
 8005366:	b29b      	uxth	r3, r3
 8005368:	0a1b      	lsrs	r3, r3, #8
 800536a:	b29b      	uxth	r3, r3
 800536c:	b2db      	uxtb	r3, r3
 800536e:	747b      	strb	r3, [r7, #17]
			data[14] = (charger_configGet.uv_upper & 0xFF);
 8005370:	4b64      	ldr	r3, [pc, #400]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 8005372:	88db      	ldrh	r3, [r3, #6]
 8005374:	b29b      	uxth	r3, r3
 8005376:	b2db      	uxtb	r3, r3
 8005378:	74bb      	strb	r3, [r7, #18]
			data[15] = ((charger_configGet.uv_upper >> 8) & 0xFF);
 800537a:	4b62      	ldr	r3, [pc, #392]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 800537c:	88db      	ldrh	r3, [r3, #6]
 800537e:	b29b      	uxth	r3, r3
 8005380:	0a1b      	lsrs	r3, r3, #8
 8005382:	b29b      	uxth	r3, r3
 8005384:	b2db      	uxtb	r3, r3
 8005386:	74fb      	strb	r3, [r7, #19]
		break;
 8005388:	e092      	b.n	80054b0 <CSMS_setmSerial+0x450>
	/*---------------------------------------------------
	 Config command 2 reply - message ID = 47 (Dec)
	 ---------------------------------------------------*/
	case 47:
		if (charger_configSet.config_counter >= 10)
 800538a:	4b5f      	ldr	r3, [pc, #380]	@ (8005508 <CSMS_setmSerial+0x4a8>)
 800538c:	7c9b      	ldrb	r3, [r3, #18]
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b09      	cmp	r3, #9
 8005392:	d924      	bls.n	80053de <CSMS_setmSerial+0x37e>
		{
			data[10] = (charger_configSet.uv_lower & 0xFF);
 8005394:	4b5c      	ldr	r3, [pc, #368]	@ (8005508 <CSMS_setmSerial+0x4a8>)
 8005396:	891b      	ldrh	r3, [r3, #8]
 8005398:	b29b      	uxth	r3, r3
 800539a:	b2db      	uxtb	r3, r3
 800539c:	73bb      	strb	r3, [r7, #14]
			data[11] = ((charger_configSet.uv_lower >> 8) & 0xFF);
 800539e:	4b5a      	ldr	r3, [pc, #360]	@ (8005508 <CSMS_setmSerial+0x4a8>)
 80053a0:	891b      	ldrh	r3, [r3, #8]
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	0a1b      	lsrs	r3, r3, #8
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	73fb      	strb	r3, [r7, #15]
			data[12] = (charger_configSet.ov_upper & 0xFF);
 80053ac:	4b56      	ldr	r3, [pc, #344]	@ (8005508 <CSMS_setmSerial+0x4a8>)
 80053ae:	895b      	ldrh	r3, [r3, #10]
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	743b      	strb	r3, [r7, #16]
			data[13] = ((charger_configSet.ov_upper >> 8) & 0xFF);
 80053b6:	4b54      	ldr	r3, [pc, #336]	@ (8005508 <CSMS_setmSerial+0x4a8>)
 80053b8:	895b      	ldrh	r3, [r3, #10]
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	0a1b      	lsrs	r3, r3, #8
 80053be:	b29b      	uxth	r3, r3
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	747b      	strb	r3, [r7, #17]
			data[14] = (charger_configSet.ov_lower & 0xFF);
 80053c4:	4b50      	ldr	r3, [pc, #320]	@ (8005508 <CSMS_setmSerial+0x4a8>)
 80053c6:	899b      	ldrh	r3, [r3, #12]
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	74bb      	strb	r3, [r7, #18]
			data[15] = ((charger_configSet.ov_lower >> 8) & 0xFF);
 80053ce:	4b4e      	ldr	r3, [pc, #312]	@ (8005508 <CSMS_setmSerial+0x4a8>)
 80053d0:	899b      	ldrh	r3, [r3, #12]
 80053d2:	b29b      	uxth	r3, r3
 80053d4:	0a1b      	lsrs	r3, r3, #8
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	74fb      	strb	r3, [r7, #19]
			data[12] = (charger_configGet.ov_upper & 0xFF);
			data[13] = ((charger_configGet.ov_upper >> 8) & 0xFF);
			data[14] = (charger_configGet.ov_lower & 0xFF);
			data[15] = ((charger_configGet.ov_lower >> 8) & 0xFF);
		}
		break;
 80053dc:	e068      	b.n	80054b0 <CSMS_setmSerial+0x450>
			data[10] = (charger_configGet.uv_lower & 0xFF);
 80053de:	4b49      	ldr	r3, [pc, #292]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 80053e0:	891b      	ldrh	r3, [r3, #8]
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	73bb      	strb	r3, [r7, #14]
			data[11] = ((charger_configGet.uv_lower >> 8) & 0xFF);
 80053e8:	4b46      	ldr	r3, [pc, #280]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 80053ea:	891b      	ldrh	r3, [r3, #8]
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	0a1b      	lsrs	r3, r3, #8
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	73fb      	strb	r3, [r7, #15]
			data[12] = (charger_configGet.ov_upper & 0xFF);
 80053f6:	4b43      	ldr	r3, [pc, #268]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 80053f8:	895b      	ldrh	r3, [r3, #10]
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	743b      	strb	r3, [r7, #16]
			data[13] = ((charger_configGet.ov_upper >> 8) & 0xFF);
 8005400:	4b40      	ldr	r3, [pc, #256]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 8005402:	895b      	ldrh	r3, [r3, #10]
 8005404:	b29b      	uxth	r3, r3
 8005406:	0a1b      	lsrs	r3, r3, #8
 8005408:	b29b      	uxth	r3, r3
 800540a:	b2db      	uxtb	r3, r3
 800540c:	747b      	strb	r3, [r7, #17]
			data[14] = (charger_configGet.ov_lower & 0xFF);
 800540e:	4b3d      	ldr	r3, [pc, #244]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 8005410:	899b      	ldrh	r3, [r3, #12]
 8005412:	b29b      	uxth	r3, r3
 8005414:	b2db      	uxtb	r3, r3
 8005416:	74bb      	strb	r3, [r7, #18]
			data[15] = ((charger_configGet.ov_lower >> 8) & 0xFF);
 8005418:	4b3a      	ldr	r3, [pc, #232]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 800541a:	899b      	ldrh	r3, [r3, #12]
 800541c:	b29b      	uxth	r3, r3
 800541e:	0a1b      	lsrs	r3, r3, #8
 8005420:	b29b      	uxth	r3, r3
 8005422:	b2db      	uxtb	r3, r3
 8005424:	74fb      	strb	r3, [r7, #19]
		break;
 8005426:	e043      	b.n	80054b0 <CSMS_setmSerial+0x450>
	/*---------------------------------------------------
	 Config command 3 reply - message ID = 48 (Dec)
	 ---------------------------------------------------*/
	case 48:
		if (charger_configSet.config_counter >= 10)
 8005428:	4b37      	ldr	r3, [pc, #220]	@ (8005508 <CSMS_setmSerial+0x4a8>)
 800542a:	7c9b      	ldrb	r3, [r3, #18]
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b09      	cmp	r3, #9
 8005430:	d91e      	bls.n	8005470 <CSMS_setmSerial+0x410>
		{
			data[10] = (charger_configSet.freq_upper & 0xFF);
 8005432:	4b35      	ldr	r3, [pc, #212]	@ (8005508 <CSMS_setmSerial+0x4a8>)
 8005434:	89db      	ldrh	r3, [r3, #14]
 8005436:	b29b      	uxth	r3, r3
 8005438:	b2db      	uxtb	r3, r3
 800543a:	73bb      	strb	r3, [r7, #14]
			data[11] = ((charger_configSet.freq_upper >> 8) & 0xFF);
 800543c:	4b32      	ldr	r3, [pc, #200]	@ (8005508 <CSMS_setmSerial+0x4a8>)
 800543e:	89db      	ldrh	r3, [r3, #14]
 8005440:	b29b      	uxth	r3, r3
 8005442:	0a1b      	lsrs	r3, r3, #8
 8005444:	b29b      	uxth	r3, r3
 8005446:	b2db      	uxtb	r3, r3
 8005448:	73fb      	strb	r3, [r7, #15]
			data[12] = (charger_configSet.freq_lower & 0xFF);
 800544a:	4b2f      	ldr	r3, [pc, #188]	@ (8005508 <CSMS_setmSerial+0x4a8>)
 800544c:	8a1b      	ldrh	r3, [r3, #16]
 800544e:	b29b      	uxth	r3, r3
 8005450:	b2db      	uxtb	r3, r3
 8005452:	743b      	strb	r3, [r7, #16]
			data[13] = ((charger_configSet.freq_lower >> 8) & 0xFF);
 8005454:	4b2c      	ldr	r3, [pc, #176]	@ (8005508 <CSMS_setmSerial+0x4a8>)
 8005456:	8a1b      	ldrh	r3, [r3, #16]
 8005458:	b29b      	uxth	r3, r3
 800545a:	0a1b      	lsrs	r3, r3, #8
 800545c:	b29b      	uxth	r3, r3
 800545e:	b2db      	uxtb	r3, r3
 8005460:	747b      	strb	r3, [r7, #17]
			data[14] = charger_configSet.max_current;
 8005462:	4b29      	ldr	r3, [pc, #164]	@ (8005508 <CSMS_setmSerial+0x4a8>)
 8005464:	791b      	ldrb	r3, [r3, #4]
 8005466:	b2db      	uxtb	r3, r3
 8005468:	74bb      	strb	r3, [r7, #18]
			data[15] = 0xFF;
 800546a:	23ff      	movs	r3, #255	@ 0xff
 800546c:	74fb      	strb	r3, [r7, #19]
			data[12] = (charger_configGet.freq_lower & 0xFF);
			data[13] = ((charger_configGet.freq_lower >> 8) & 0xFF);
			data[14] = charger_configGet.max_current;
			data[15] = 0xFF;
		}
		break;
 800546e:	e01f      	b.n	80054b0 <CSMS_setmSerial+0x450>
			data[10] = (charger_configGet.freq_upper & 0xFF);
 8005470:	4b24      	ldr	r3, [pc, #144]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 8005472:	89db      	ldrh	r3, [r3, #14]
 8005474:	b29b      	uxth	r3, r3
 8005476:	b2db      	uxtb	r3, r3
 8005478:	73bb      	strb	r3, [r7, #14]
			data[11] = ((charger_configGet.freq_upper >> 8) & 0xFF);
 800547a:	4b22      	ldr	r3, [pc, #136]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 800547c:	89db      	ldrh	r3, [r3, #14]
 800547e:	b29b      	uxth	r3, r3
 8005480:	0a1b      	lsrs	r3, r3, #8
 8005482:	b29b      	uxth	r3, r3
 8005484:	b2db      	uxtb	r3, r3
 8005486:	73fb      	strb	r3, [r7, #15]
			data[12] = (charger_configGet.freq_lower & 0xFF);
 8005488:	4b1e      	ldr	r3, [pc, #120]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 800548a:	8a1b      	ldrh	r3, [r3, #16]
 800548c:	b29b      	uxth	r3, r3
 800548e:	b2db      	uxtb	r3, r3
 8005490:	743b      	strb	r3, [r7, #16]
			data[13] = ((charger_configGet.freq_lower >> 8) & 0xFF);
 8005492:	4b1c      	ldr	r3, [pc, #112]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 8005494:	8a1b      	ldrh	r3, [r3, #16]
 8005496:	b29b      	uxth	r3, r3
 8005498:	0a1b      	lsrs	r3, r3, #8
 800549a:	b29b      	uxth	r3, r3
 800549c:	b2db      	uxtb	r3, r3
 800549e:	747b      	strb	r3, [r7, #17]
			data[14] = charger_configGet.max_current;
 80054a0:	4b18      	ldr	r3, [pc, #96]	@ (8005504 <CSMS_setmSerial+0x4a4>)
 80054a2:	791b      	ldrb	r3, [r3, #4]
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	74bb      	strb	r3, [r7, #18]
			data[15] = 0xFF;
 80054a8:	23ff      	movs	r3, #255	@ 0xff
 80054aa:	74fb      	strb	r3, [r7, #19]
		break;
 80054ac:	e000      	b.n	80054b0 <CSMS_setmSerial+0x450>

	default:
		break;
 80054ae:	bf00      	nop
	}
#endif

	if (CSMS.request.msgID != 100)
 80054b0:	4b16      	ldr	r3, [pc, #88]	@ (800550c <CSMS_setmSerial+0x4ac>)
 80054b2:	78db      	ldrb	r3, [r3, #3]
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	2b64      	cmp	r3, #100	@ 0x64
 80054b8:	d01f      	beq.n	80054fa <CSMS_setmSerial+0x49a>
	{
		uint16_t crc = CSMS_modbusCRC(&data[1], (16 - 1));
 80054ba:	1d3b      	adds	r3, r7, #4
 80054bc:	3301      	adds	r3, #1
 80054be:	210f      	movs	r1, #15
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7ff fd57 	bl	8004f74 <CSMS_modbusCRC>
 80054c6:	4603      	mov	r3, r0
 80054c8:	84fb      	strh	r3, [r7, #38]	@ 0x26
		data[16] = (crc & 0xFF);
 80054ca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	753b      	strb	r3, [r7, #20]
		data[17] = ((crc >> 8) & 0xFF);
 80054d0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80054d2:	0a1b      	lsrs	r3, r3, #8
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	757b      	strb	r3, [r7, #21]
		data[18] = '*';
 80054da:	232a      	movs	r3, #42	@ 0x2a
 80054dc:	75bb      	strb	r3, [r7, #22]
		data[19] = '\n';
 80054de:	230a      	movs	r3, #10
 80054e0:	75fb      	strb	r3, [r7, #23]

		CSMS_queueSerial(data, &length, 1);
 80054e2:	f107 0125 	add.w	r1, r7, #37	@ 0x25
 80054e6:	1d3b      	adds	r3, r7, #4
 80054e8:	2201      	movs	r2, #1
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7ff fb88 	bl	8004c00 <CSMS_queueSerial>
		pingPongCount++;
 80054f0:	4b07      	ldr	r3, [pc, #28]	@ (8005510 <CSMS_setmSerial+0x4b0>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	3301      	adds	r3, #1
 80054f6:	4a06      	ldr	r2, [pc, #24]	@ (8005510 <CSMS_setmSerial+0x4b0>)
 80054f8:	6013      	str	r3, [r2, #0]
	}
}
 80054fa:	bf00      	nop
 80054fc:	3730      	adds	r7, #48	@ 0x30
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	200009b0 	.word	0x200009b0
 8005508:	200009c4 	.word	0x200009c4
 800550c:	2000008c 	.word	0x2000008c
 8005510:	20000778 	.word	0x20000778

08005514 <CSMS_getmSerial>:

static void CSMS_getmSerial(const char* restrict data, uint8_t length)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b084      	sub	sp, #16
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	460b      	mov	r3, r1
 800551e:	70fb      	strb	r3, [r7, #3]
	if (CSMS_checksum(data, length))
 8005520:	78fb      	ldrb	r3, [r7, #3]
 8005522:	4619      	mov	r1, r3
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f7ff fd5d 	bl	8004fe4 <CSMS_checksum>
 800552a:	4603      	mov	r3, r0
 800552c:	2b00      	cmp	r3, #0
 800552e:	f000 81b1 	beq.w	8005894 <CSMS_getmSerial+0x380>
	{
		networkSide_data.status = (uint8_t) data[1];
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	3301      	adds	r3, #1
 8005536:	781b      	ldrb	r3, [r3, #0]
 8005538:	461a      	mov	r2, r3
 800553a:	4bac      	ldr	r3, [pc, #688]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 800553c:	801a      	strh	r2, [r3, #0]
		networkSide_data.stopCharge = (uint8_t) data[2];
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	3302      	adds	r3, #2
 8005542:	781a      	ldrb	r2, [r3, #0]
 8005544:	4ba9      	ldr	r3, [pc, #676]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 8005546:	715a      	strb	r2, [r3, #5]
		networkSide_data.scheduleCharge = (uint8_t) data[3];
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	3303      	adds	r3, #3
 800554c:	781a      	ldrb	r2, [r3, #0]
 800554e:	4ba7      	ldr	r3, [pc, #668]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 8005550:	729a      	strb	r2, [r3, #10]
		networkSide_data.isInternet_available = (uint8_t) data[4];
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	3304      	adds	r3, #4
 8005556:	781a      	ldrb	r2, [r3, #0]
 8005558:	4ba4      	ldr	r3, [pc, #656]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 800555a:	735a      	strb	r2, [r3, #13]
		networkSide_data.ledOnOff_command = (uint8_t) data[5];
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	3305      	adds	r3, #5
 8005560:	781a      	ldrb	r2, [r3, #0]
 8005562:	4ba2      	ldr	r3, [pc, #648]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 8005564:	739a      	strb	r2, [r3, #14]
		networkSide_data.chargerLock = (uint8_t) data[6];
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	3306      	adds	r3, #6
 800556a:	781a      	ldrb	r2, [r3, #0]
 800556c:	4b9f      	ldr	r3, [pc, #636]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 800556e:	71da      	strb	r2, [r3, #7]
		networkSide_data.scheduelCharge_active = (uint8_t) data[7];
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	3307      	adds	r3, #7
 8005574:	781a      	ldrb	r2, [r3, #0]
 8005576:	4b9d      	ldr	r3, [pc, #628]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 8005578:	721a      	strb	r2, [r3, #8]
		CSMS.request.msgID = (uint8_t) data[8];
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	3308      	adds	r3, #8
 800557e:	781a      	ldrb	r2, [r3, #0]
 8005580:	4b9b      	ldr	r3, [pc, #620]	@ (80057f0 <CSMS_getmSerial+0x2dc>)
 8005582:	70da      	strb	r2, [r3, #3]

		uint8_t data1 = (uint8_t) data[9];
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	3309      	adds	r3, #9
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	73fb      	strb	r3, [r7, #15]
		uint8_t data2 = (uint8_t) data[10];
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	330a      	adds	r3, #10
 8005590:	781b      	ldrb	r3, [r3, #0]
 8005592:	73bb      	strb	r3, [r7, #14]
		uint8_t data3 = (uint8_t) data[11];
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	330b      	adds	r3, #11
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	737b      	strb	r3, [r7, #13]
		uint8_t data4 = (uint8_t) data[12];
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	330c      	adds	r3, #12
 80055a0:	781b      	ldrb	r3, [r3, #0]
 80055a2:	733b      	strb	r3, [r7, #12]
		uint8_t data5 = (uint8_t) data[13];
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	330d      	adds	r3, #13
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	72fb      	strb	r3, [r7, #11]
		uint8_t data6 = (uint8_t) data[14];
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	330e      	adds	r3, #14
 80055b0:	781b      	ldrb	r3, [r3, #0]
 80055b2:	72bb      	strb	r3, [r7, #10]

		switch (CSMS.request.msgID)
 80055b4:	4b8e      	ldr	r3, [pc, #568]	@ (80057f0 <CSMS_getmSerial+0x2dc>)
 80055b6:	78db      	ldrb	r3, [r3, #3]
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	2b30      	cmp	r3, #48	@ 0x30
 80055bc:	dc6a      	bgt.n	8005694 <CSMS_getmSerial+0x180>
 80055be:	2b00      	cmp	r3, #0
 80055c0:	f2c0 814d 	blt.w	800585e <CSMS_getmSerial+0x34a>
 80055c4:	2b30      	cmp	r3, #48	@ 0x30
 80055c6:	f200 814a 	bhi.w	800585e <CSMS_getmSerial+0x34a>
 80055ca:	a201      	add	r2, pc, #4	@ (adr r2, 80055d0 <CSMS_getmSerial+0xbc>)
 80055cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055d0:	0800569b 	.word	0x0800569b
 80055d4:	080056c1 	.word	0x080056c1
 80055d8:	080056e9 	.word	0x080056e9
 80055dc:	0800585f 	.word	0x0800585f
 80055e0:	0800585f 	.word	0x0800585f
 80055e4:	0800585f 	.word	0x0800585f
 80055e8:	0800585f 	.word	0x0800585f
 80055ec:	0800585f 	.word	0x0800585f
 80055f0:	0800585f 	.word	0x0800585f
 80055f4:	0800585f 	.word	0x0800585f
 80055f8:	0800585f 	.word	0x0800585f
 80055fc:	0800585f 	.word	0x0800585f
 8005600:	0800585f 	.word	0x0800585f
 8005604:	0800585f 	.word	0x0800585f
 8005608:	0800585f 	.word	0x0800585f
 800560c:	0800585f 	.word	0x0800585f
 8005610:	0800585f 	.word	0x0800585f
 8005614:	0800585f 	.word	0x0800585f
 8005618:	0800585f 	.word	0x0800585f
 800561c:	0800585f 	.word	0x0800585f
 8005620:	0800585f 	.word	0x0800585f
 8005624:	0800585f 	.word	0x0800585f
 8005628:	0800585f 	.word	0x0800585f
 800562c:	0800585f 	.word	0x0800585f
 8005630:	0800585f 	.word	0x0800585f
 8005634:	0800585f 	.word	0x0800585f
 8005638:	0800585f 	.word	0x0800585f
 800563c:	0800585f 	.word	0x0800585f
 8005640:	0800585f 	.word	0x0800585f
 8005644:	0800585f 	.word	0x0800585f
 8005648:	0800585f 	.word	0x0800585f
 800564c:	0800585f 	.word	0x0800585f
 8005650:	0800585f 	.word	0x0800585f
 8005654:	0800585f 	.word	0x0800585f
 8005658:	0800585f 	.word	0x0800585f
 800565c:	0800585f 	.word	0x0800585f
 8005660:	0800585f 	.word	0x0800585f
 8005664:	0800585f 	.word	0x0800585f
 8005668:	0800585f 	.word	0x0800585f
 800566c:	0800585f 	.word	0x0800585f
 8005670:	08005713 	.word	0x08005713
 8005674:	0800585f 	.word	0x0800585f
 8005678:	0800585f 	.word	0x0800585f
 800567c:	0800585f 	.word	0x0800585f
 8005680:	0800585f 	.word	0x0800585f
 8005684:	08005731 	.word	0x08005731
 8005688:	08005741 	.word	0x08005741
 800568c:	08005797 	.word	0x08005797
 8005690:	080057fd 	.word	0x080057fd
 8005694:	2b64      	cmp	r3, #100	@ 0x64
 8005696:	d038      	beq.n	800570a <CSMS_getmSerial+0x1f6>
				charger_configSet.config_counter = 0;
			}
			break;

		default:
			break;
 8005698:	e0e1      	b.n	800585e <CSMS_getmSerial+0x34a>
			networkSide_data.maxCurrent_req = data1;
 800569a:	4a54      	ldr	r2, [pc, #336]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 800569c:	7bfb      	ldrb	r3, [r7, #15]
 800569e:	7113      	strb	r3, [r2, #4]
			networkSide_data.timeReady = data2;
 80056a0:	4a52      	ldr	r2, [pc, #328]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056a2:	7bbb      	ldrb	r3, [r7, #14]
 80056a4:	7253      	strb	r3, [r2, #9]
			networkSide_data.alarmUpdate = data3;
 80056a6:	4a51      	ldr	r2, [pc, #324]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056a8:	7b7b      	ldrb	r3, [r7, #13]
 80056aa:	72d3      	strb	r3, [r2, #11]
			networkSide_data.setTime.Hours = data4;
 80056ac:	4a4f      	ldr	r2, [pc, #316]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056ae:	7b3b      	ldrb	r3, [r7, #12]
 80056b0:	73d3      	strb	r3, [r2, #15]
			networkSide_data.setTime.Minutes = data5;
 80056b2:	4a4e      	ldr	r2, [pc, #312]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056b4:	7afb      	ldrb	r3, [r7, #11]
 80056b6:	7413      	strb	r3, [r2, #16]
			networkSide_data.loadBalancing_en = data6;
 80056b8:	4a4c      	ldr	r2, [pc, #304]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056ba:	7abb      	ldrb	r3, [r7, #10]
 80056bc:	7313      	strb	r3, [r2, #12]
			break;
 80056be:	e0d7      	b.n	8005870 <CSMS_getmSerial+0x35c>
			networkSide_data.weekdayOn.Hours = data1;
 80056c0:	4a4a      	ldr	r2, [pc, #296]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056c2:	7bfb      	ldrb	r3, [r7, #15]
 80056c4:	7493      	strb	r3, [r2, #18]
			networkSide_data.weekdayOn.Minutes = data2;
 80056c6:	4a49      	ldr	r2, [pc, #292]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056c8:	7bbb      	ldrb	r3, [r7, #14]
 80056ca:	74d3      	strb	r3, [r2, #19]
			networkSide_data.weekdayOff.Hours = data3;
 80056cc:	4a47      	ldr	r2, [pc, #284]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056ce:	7b7b      	ldrb	r3, [r7, #13]
 80056d0:	7553      	strb	r3, [r2, #21]
			networkSide_data.weekdayOff.Minutes = data4;
 80056d2:	4a46      	ldr	r2, [pc, #280]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056d4:	7b3b      	ldrb	r3, [r7, #12]
 80056d6:	7593      	strb	r3, [r2, #22]
			networkSide_data.setDate.Month = data5;
 80056d8:	4a44      	ldr	r2, [pc, #272]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056da:	7afb      	ldrb	r3, [r7, #11]
 80056dc:	77d3      	strb	r3, [r2, #31]
			networkSide_data.setDate.Date = data6;
 80056de:	4a43      	ldr	r2, [pc, #268]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056e0:	7abb      	ldrb	r3, [r7, #10]
 80056e2:	f882 3020 	strb.w	r3, [r2, #32]
			break;
 80056e6:	e0c3      	b.n	8005870 <CSMS_getmSerial+0x35c>
			networkSide_data.weekendOn.Hours = data1;
 80056e8:	4a40      	ldr	r2, [pc, #256]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056ea:	7bfb      	ldrb	r3, [r7, #15]
 80056ec:	7613      	strb	r3, [r2, #24]
			networkSide_data.weekendOn.Minutes = data2;
 80056ee:	4a3f      	ldr	r2, [pc, #252]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056f0:	7bbb      	ldrb	r3, [r7, #14]
 80056f2:	7653      	strb	r3, [r2, #25]
			networkSide_data.weekendOff.Hours = data3;
 80056f4:	4a3d      	ldr	r2, [pc, #244]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056f6:	7b7b      	ldrb	r3, [r7, #13]
 80056f8:	76d3      	strb	r3, [r2, #27]
			networkSide_data.weekendOff.Minutes = data4;
 80056fa:	4a3c      	ldr	r2, [pc, #240]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 80056fc:	7b3b      	ldrb	r3, [r7, #12]
 80056fe:	7713      	strb	r3, [r2, #28]
			networkSide_data.setDate.Year = data6;
 8005700:	4a3a      	ldr	r2, [pc, #232]	@ (80057ec <CSMS_getmSerial+0x2d8>)
 8005702:	7abb      	ldrb	r3, [r7, #10]
 8005704:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
			break;
 8005708:	e0b2      	b.n	8005870 <CSMS_getmSerial+0x35c>
			OTA_flag = true;
 800570a:	4b3a      	ldr	r3, [pc, #232]	@ (80057f4 <CSMS_getmSerial+0x2e0>)
 800570c:	2201      	movs	r2, #1
 800570e:	701a      	strb	r2, [r3, #0]
			break;
 8005710:	e0ae      	b.n	8005870 <CSMS_getmSerial+0x35c>
			if ((data1 == 11) && (data2 == 22) && (data3 == 33))
 8005712:	7bfb      	ldrb	r3, [r7, #15]
 8005714:	2b0b      	cmp	r3, #11
 8005716:	f040 80a4 	bne.w	8005862 <CSMS_getmSerial+0x34e>
 800571a:	7bbb      	ldrb	r3, [r7, #14]
 800571c:	2b16      	cmp	r3, #22
 800571e:	f040 80a0 	bne.w	8005862 <CSMS_getmSerial+0x34e>
 8005722:	7b7b      	ldrb	r3, [r7, #13]
 8005724:	2b21      	cmp	r3, #33	@ 0x21
 8005726:	f040 809c 	bne.w	8005862 <CSMS_getmSerial+0x34e>
				HAL_NVIC_SystemReset();
 800572a:	f006 f9be 	bl	800baaa <HAL_NVIC_SystemReset>
			break;
 800572e:	e098      	b.n	8005862 <CSMS_getmSerial+0x34e>
			if (data1 == 45)
 8005730:	7bfb      	ldrb	r3, [r7, #15]
 8005732:	2b2d      	cmp	r3, #45	@ 0x2d
 8005734:	f040 8097 	bne.w	8005866 <CSMS_getmSerial+0x352>
				charger_configSet.config_counter = 10;
 8005738:	4b2f      	ldr	r3, [pc, #188]	@ (80057f8 <CSMS_getmSerial+0x2e4>)
 800573a:	220a      	movs	r2, #10
 800573c:	749a      	strb	r2, [r3, #18]
			break;
 800573e:	e092      	b.n	8005866 <CSMS_getmSerial+0x352>
			if (charger_configSet.config_counter == 10)
 8005740:	4b2d      	ldr	r3, [pc, #180]	@ (80057f8 <CSMS_getmSerial+0x2e4>)
 8005742:	7c9b      	ldrb	r3, [r3, #18]
 8005744:	b2db      	uxtb	r3, r3
 8005746:	2b0a      	cmp	r3, #10
 8005748:	f040 808f 	bne.w	800586a <CSMS_getmSerial+0x356>
				charger_configSet.en_1.all = ((data2 << 8) | data1);
 800574c:	7bbb      	ldrb	r3, [r7, #14]
 800574e:	b21b      	sxth	r3, r3
 8005750:	021b      	lsls	r3, r3, #8
 8005752:	b21a      	sxth	r2, r3
 8005754:	7bfb      	ldrb	r3, [r7, #15]
 8005756:	b21b      	sxth	r3, r3
 8005758:	4313      	orrs	r3, r2
 800575a:	b21b      	sxth	r3, r3
 800575c:	b29a      	uxth	r2, r3
 800575e:	4b26      	ldr	r3, [pc, #152]	@ (80057f8 <CSMS_getmSerial+0x2e4>)
 8005760:	801a      	strh	r2, [r3, #0]
				charger_configSet.en_2.all = ((data4 << 8) | data3);
 8005762:	7b3b      	ldrb	r3, [r7, #12]
 8005764:	b21b      	sxth	r3, r3
 8005766:	021b      	lsls	r3, r3, #8
 8005768:	b21a      	sxth	r2, r3
 800576a:	7b7b      	ldrb	r3, [r7, #13]
 800576c:	b21b      	sxth	r3, r3
 800576e:	4313      	orrs	r3, r2
 8005770:	b21b      	sxth	r3, r3
 8005772:	b29a      	uxth	r2, r3
 8005774:	4b20      	ldr	r3, [pc, #128]	@ (80057f8 <CSMS_getmSerial+0x2e4>)
 8005776:	805a      	strh	r2, [r3, #2]
				charger_configSet.uv_upper = ((data6 << 8) | data5);
 8005778:	7abb      	ldrb	r3, [r7, #10]
 800577a:	b21b      	sxth	r3, r3
 800577c:	021b      	lsls	r3, r3, #8
 800577e:	b21a      	sxth	r2, r3
 8005780:	7afb      	ldrb	r3, [r7, #11]
 8005782:	b21b      	sxth	r3, r3
 8005784:	4313      	orrs	r3, r2
 8005786:	b21b      	sxth	r3, r3
 8005788:	b29a      	uxth	r2, r3
 800578a:	4b1b      	ldr	r3, [pc, #108]	@ (80057f8 <CSMS_getmSerial+0x2e4>)
 800578c:	80da      	strh	r2, [r3, #6]
				charger_configSet.config_counter = 20;
 800578e:	4b1a      	ldr	r3, [pc, #104]	@ (80057f8 <CSMS_getmSerial+0x2e4>)
 8005790:	2214      	movs	r2, #20
 8005792:	749a      	strb	r2, [r3, #18]
			break;
 8005794:	e069      	b.n	800586a <CSMS_getmSerial+0x356>
			if (charger_configSet.config_counter == 20)
 8005796:	4b18      	ldr	r3, [pc, #96]	@ (80057f8 <CSMS_getmSerial+0x2e4>)
 8005798:	7c9b      	ldrb	r3, [r3, #18]
 800579a:	b2db      	uxtb	r3, r3
 800579c:	2b14      	cmp	r3, #20
 800579e:	d166      	bne.n	800586e <CSMS_getmSerial+0x35a>
				charger_configSet.uv_lower = ((data2 << 8) | data1);
 80057a0:	7bbb      	ldrb	r3, [r7, #14]
 80057a2:	b21b      	sxth	r3, r3
 80057a4:	021b      	lsls	r3, r3, #8
 80057a6:	b21a      	sxth	r2, r3
 80057a8:	7bfb      	ldrb	r3, [r7, #15]
 80057aa:	b21b      	sxth	r3, r3
 80057ac:	4313      	orrs	r3, r2
 80057ae:	b21b      	sxth	r3, r3
 80057b0:	b29a      	uxth	r2, r3
 80057b2:	4b11      	ldr	r3, [pc, #68]	@ (80057f8 <CSMS_getmSerial+0x2e4>)
 80057b4:	811a      	strh	r2, [r3, #8]
				charger_configSet.ov_upper = ((data4 << 8) | data3);
 80057b6:	7b3b      	ldrb	r3, [r7, #12]
 80057b8:	b21b      	sxth	r3, r3
 80057ba:	021b      	lsls	r3, r3, #8
 80057bc:	b21a      	sxth	r2, r3
 80057be:	7b7b      	ldrb	r3, [r7, #13]
 80057c0:	b21b      	sxth	r3, r3
 80057c2:	4313      	orrs	r3, r2
 80057c4:	b21b      	sxth	r3, r3
 80057c6:	b29a      	uxth	r2, r3
 80057c8:	4b0b      	ldr	r3, [pc, #44]	@ (80057f8 <CSMS_getmSerial+0x2e4>)
 80057ca:	815a      	strh	r2, [r3, #10]
				charger_configSet.ov_lower = ((data6 << 8) | data5);
 80057cc:	7abb      	ldrb	r3, [r7, #10]
 80057ce:	b21b      	sxth	r3, r3
 80057d0:	021b      	lsls	r3, r3, #8
 80057d2:	b21a      	sxth	r2, r3
 80057d4:	7afb      	ldrb	r3, [r7, #11]
 80057d6:	b21b      	sxth	r3, r3
 80057d8:	4313      	orrs	r3, r2
 80057da:	b21b      	sxth	r3, r3
 80057dc:	b29a      	uxth	r2, r3
 80057de:	4b06      	ldr	r3, [pc, #24]	@ (80057f8 <CSMS_getmSerial+0x2e4>)
 80057e0:	819a      	strh	r2, [r3, #12]
				charger_configSet.config_counter = 30;
 80057e2:	4b05      	ldr	r3, [pc, #20]	@ (80057f8 <CSMS_getmSerial+0x2e4>)
 80057e4:	221e      	movs	r2, #30
 80057e6:	749a      	strb	r2, [r3, #18]
			break;
 80057e8:	e041      	b.n	800586e <CSMS_getmSerial+0x35a>
 80057ea:	bf00      	nop
 80057ec:	20000964 	.word	0x20000964
 80057f0:	2000008c 	.word	0x2000008c
 80057f4:	2000078c 	.word	0x2000078c
 80057f8:	200009c4 	.word	0x200009c4
			if (charger_configSet.config_counter == 30)
 80057fc:	4b2d      	ldr	r3, [pc, #180]	@ (80058b4 <CSMS_getmSerial+0x3a0>)
 80057fe:	7c9b      	ldrb	r3, [r3, #18]
 8005800:	b2db      	uxtb	r3, r3
 8005802:	2b1e      	cmp	r3, #30
 8005804:	d11b      	bne.n	800583e <CSMS_getmSerial+0x32a>
				charger_configSet.freq_upper = ((data2 << 8) | data1);
 8005806:	7bbb      	ldrb	r3, [r7, #14]
 8005808:	b21b      	sxth	r3, r3
 800580a:	021b      	lsls	r3, r3, #8
 800580c:	b21a      	sxth	r2, r3
 800580e:	7bfb      	ldrb	r3, [r7, #15]
 8005810:	b21b      	sxth	r3, r3
 8005812:	4313      	orrs	r3, r2
 8005814:	b21b      	sxth	r3, r3
 8005816:	b29a      	uxth	r2, r3
 8005818:	4b26      	ldr	r3, [pc, #152]	@ (80058b4 <CSMS_getmSerial+0x3a0>)
 800581a:	81da      	strh	r2, [r3, #14]
				charger_configSet.freq_lower = ((data4 << 8) | data3);
 800581c:	7b3b      	ldrb	r3, [r7, #12]
 800581e:	b21b      	sxth	r3, r3
 8005820:	021b      	lsls	r3, r3, #8
 8005822:	b21a      	sxth	r2, r3
 8005824:	7b7b      	ldrb	r3, [r7, #13]
 8005826:	b21b      	sxth	r3, r3
 8005828:	4313      	orrs	r3, r2
 800582a:	b21b      	sxth	r3, r3
 800582c:	b29a      	uxth	r2, r3
 800582e:	4b21      	ldr	r3, [pc, #132]	@ (80058b4 <CSMS_getmSerial+0x3a0>)
 8005830:	821a      	strh	r2, [r3, #16]
				charger_configSet.max_current = data5;
 8005832:	4a20      	ldr	r2, [pc, #128]	@ (80058b4 <CSMS_getmSerial+0x3a0>)
 8005834:	7afb      	ldrb	r3, [r7, #11]
 8005836:	7113      	strb	r3, [r2, #4]
				charger_configSet.config_counter = 89;
 8005838:	4b1e      	ldr	r3, [pc, #120]	@ (80058b4 <CSMS_getmSerial+0x3a0>)
 800583a:	2259      	movs	r2, #89	@ 0x59
 800583c:	749a      	strb	r2, [r3, #18]
			if (charger_configSet.config_counter == 89)
 800583e:	4b1d      	ldr	r3, [pc, #116]	@ (80058b4 <CSMS_getmSerial+0x3a0>)
 8005840:	7c9b      	ldrb	r3, [r3, #18]
 8005842:	b2db      	uxtb	r3, r3
 8005844:	2b59      	cmp	r3, #89	@ 0x59
 8005846:	d103      	bne.n	8005850 <CSMS_getmSerial+0x33c>
				charger_configSet.config_enable = true;
 8005848:	4b1a      	ldr	r3, [pc, #104]	@ (80058b4 <CSMS_getmSerial+0x3a0>)
 800584a:	2201      	movs	r2, #1
 800584c:	74da      	strb	r2, [r3, #19]
			break;
 800584e:	e00f      	b.n	8005870 <CSMS_getmSerial+0x35c>
				charger_configSet.config_enable = false;
 8005850:	4b18      	ldr	r3, [pc, #96]	@ (80058b4 <CSMS_getmSerial+0x3a0>)
 8005852:	2200      	movs	r2, #0
 8005854:	74da      	strb	r2, [r3, #19]
				charger_configSet.config_counter = 0;
 8005856:	4b17      	ldr	r3, [pc, #92]	@ (80058b4 <CSMS_getmSerial+0x3a0>)
 8005858:	2200      	movs	r2, #0
 800585a:	749a      	strb	r2, [r3, #18]
			break;
 800585c:	e008      	b.n	8005870 <CSMS_getmSerial+0x35c>
			break;
 800585e:	bf00      	nop
 8005860:	e006      	b.n	8005870 <CSMS_getmSerial+0x35c>
			break;
 8005862:	bf00      	nop
 8005864:	e004      	b.n	8005870 <CSMS_getmSerial+0x35c>
			break;
 8005866:	bf00      	nop
 8005868:	e002      	b.n	8005870 <CSMS_getmSerial+0x35c>
			break;
 800586a:	bf00      	nop
 800586c:	e000      	b.n	8005870 <CSMS_getmSerial+0x35c>
			break;
 800586e:	bf00      	nop
		}

		rxFlag = true;
 8005870:	4b11      	ldr	r3, [pc, #68]	@ (80058b8 <CSMS_getmSerial+0x3a4>)
 8005872:	2201      	movs	r2, #1
 8005874:	701a      	strb	r2, [r3, #0]
		memset(RxBuffer, 0, (sizeof(RxBuffer) / sizeof(RxBuffer[0])));
 8005876:	2264      	movs	r2, #100	@ 0x64
 8005878:	2100      	movs	r1, #0
 800587a:	4810      	ldr	r0, [pc, #64]	@ (80058bc <CSMS_getmSerial+0x3a8>)
 800587c:	f00a f868 	bl	800f950 <memset>
		RxBufferPos = 0;
 8005880:	4b0f      	ldr	r3, [pc, #60]	@ (80058c0 <CSMS_getmSerial+0x3ac>)
 8005882:	2200      	movs	r2, #0
 8005884:	701a      	strb	r2, [r3, #0]
		RxSerialState = RxSoF;
 8005886:	4b0f      	ldr	r3, [pc, #60]	@ (80058c4 <CSMS_getmSerial+0x3b0>)
 8005888:	2202      	movs	r2, #2
 800588a:	701a      	strb	r2, [r3, #0]
		RxSerialFaultTimeout = 0;       // reset packet fault timeout
 800588c:	4b0e      	ldr	r3, [pc, #56]	@ (80058c8 <CSMS_getmSerial+0x3b4>)
 800588e:	2200      	movs	r2, #0
 8005890:	601a      	str	r2, [r3, #0]
	{
		memset(RxBuffer, 0, (sizeof(RxBuffer) / sizeof(RxBuffer[0])));
		RxBufferPos = 0;
		RxSerialState = RxSoF;
	}
}
 8005892:	e00a      	b.n	80058aa <CSMS_getmSerial+0x396>
		memset(RxBuffer, 0, (sizeof(RxBuffer) / sizeof(RxBuffer[0])));
 8005894:	2264      	movs	r2, #100	@ 0x64
 8005896:	2100      	movs	r1, #0
 8005898:	4808      	ldr	r0, [pc, #32]	@ (80058bc <CSMS_getmSerial+0x3a8>)
 800589a:	f00a f859 	bl	800f950 <memset>
		RxBufferPos = 0;
 800589e:	4b08      	ldr	r3, [pc, #32]	@ (80058c0 <CSMS_getmSerial+0x3ac>)
 80058a0:	2200      	movs	r2, #0
 80058a2:	701a      	strb	r2, [r3, #0]
		RxSerialState = RxSoF;
 80058a4:	4b07      	ldr	r3, [pc, #28]	@ (80058c4 <CSMS_getmSerial+0x3b0>)
 80058a6:	2202      	movs	r2, #2
 80058a8:	701a      	strb	r2, [r3, #0]
}
 80058aa:	bf00      	nop
 80058ac:	3710      	adds	r7, #16
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	bf00      	nop
 80058b4:	200009c4 	.word	0x200009c4
 80058b8:	2000077c 	.word	0x2000077c
 80058bc:	20000710 	.word	0x20000710
 80058c0:	20000774 	.word	0x20000774
 80058c4:	20000000 	.word	0x20000000
 80058c8:	20000784 	.word	0x20000784

080058cc <CSMS_Init>:

void CSMS_Init(void)
{
 80058cc:	b480      	push	{r7}
 80058ce:	af00      	add	r7, sp, #0
//	RxSerialState = RxSoF;
}
 80058d0:	bf00      	nop
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bc80      	pop	{r7}
 80058d6:	4770      	bx	lr

080058d8 <CSMS_functions>:

void CSMS_functions(void)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	af00      	add	r7, sp, #0
	if(RxPcktCpltFlag)
 80058dc:	4b0e      	ldr	r3, [pc, #56]	@ (8005918 <CSMS_functions+0x40>)
 80058de:	781b      	ldrb	r3, [r3, #0]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d00a      	beq.n	80058fa <CSMS_functions+0x22>
	{
		CSMS_getmSerial(&RxBuffer[1], (RxBufferPos - 3));
 80058e4:	4b0d      	ldr	r3, [pc, #52]	@ (800591c <CSMS_functions+0x44>)
 80058e6:	781b      	ldrb	r3, [r3, #0]
 80058e8:	3b03      	subs	r3, #3
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	4619      	mov	r1, r3
 80058ee:	480c      	ldr	r0, [pc, #48]	@ (8005920 <CSMS_functions+0x48>)
 80058f0:	f7ff fe10 	bl	8005514 <CSMS_getmSerial>
		RxPcktCpltFlag = false;
 80058f4:	4b08      	ldr	r3, [pc, #32]	@ (8005918 <CSMS_functions+0x40>)
 80058f6:	2200      	movs	r2, #0
 80058f8:	701a      	strb	r2, [r3, #0]
	}

	if(rxFlag)
 80058fa:	4b0a      	ldr	r3, [pc, #40]	@ (8005924 <CSMS_functions+0x4c>)
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	2b00      	cmp	r3, #0
 8005902:	d007      	beq.n	8005914 <CSMS_functions+0x3c>
	{
		CSMS_setmSerial();
 8005904:	f7ff fbac 	bl	8005060 <CSMS_setmSerial>
		rxFlag = false;
 8005908:	4b06      	ldr	r3, [pc, #24]	@ (8005924 <CSMS_functions+0x4c>)
 800590a:	2200      	movs	r2, #0
 800590c:	701a      	strb	r2, [r3, #0]
		networkSide_bootup = true;
 800590e:	4b06      	ldr	r3, [pc, #24]	@ (8005928 <CSMS_functions+0x50>)
 8005910:	2201      	movs	r2, #1
 8005912:	701a      	strb	r2, [r3, #0]
	}
}
 8005914:	bf00      	nop
 8005916:	bd80      	pop	{r7, pc}
 8005918:	20000775 	.word	0x20000775
 800591c:	20000774 	.word	0x20000774
 8005920:	20000711 	.word	0x20000711
 8005924:	2000077c 	.word	0x2000077c
 8005928:	2000000b 	.word	0x2000000b

0800592c <GetPage>:
#include "OTA.h"

volatile bool OTA_flag = false;

static uint32_t GetPage(uint32_t Address)
{
 800592c:	b480      	push	{r7}
 800592e:	b085      	sub	sp, #20
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
	for (int indx = 0; indx < 128; indx++)
 8005934:	2300      	movs	r3, #0
 8005936:	60fb      	str	r3, [r7, #12]
 8005938:	e016      	b.n	8005968 <GetPage+0x3c>
	{
		if ((Address < (0x08000000 + (FLASH_PAGE_SIZE * (indx + 1))))
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8005940:	3301      	adds	r3, #1
 8005942:	029b      	lsls	r3, r3, #10
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	429a      	cmp	r2, r3
 8005948:	d20b      	bcs.n	8005962 <GetPage+0x36>
				&& (Address >= (0x08000000 + FLASH_PAGE_SIZE * indx)))
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8005950:	029b      	lsls	r3, r3, #10
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	429a      	cmp	r2, r3
 8005956:	d304      	bcc.n	8005962 <GetPage+0x36>
		{
			return (0x08000000 + FLASH_PAGE_SIZE * indx);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 800595e:	029b      	lsls	r3, r3, #10
 8005960:	e006      	b.n	8005970 <GetPage+0x44>
	for (int indx = 0; indx < 128; indx++)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	3301      	adds	r3, #1
 8005966:	60fb      	str	r3, [r7, #12]
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2b7f      	cmp	r3, #127	@ 0x7f
 800596c:	dde5      	ble.n	800593a <GetPage+0xe>
		}
	}

	return 0;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	3714      	adds	r7, #20
 8005974:	46bd      	mov	sp, r7
 8005976:	bc80      	pop	{r7}
 8005978:	4770      	bx	lr
	...

0800597c <Write_Data>:

uint32_t Write_Data(uint32_t StartAddress, uint32_t *Data, uint16_t WordSize)
{
 800597c:	b5b0      	push	{r4, r5, r7, lr}
 800597e:	b08a      	sub	sp, #40	@ 0x28
 8005980:	af00      	add	r7, sp, #0
 8005982:	60f8      	str	r0, [r7, #12]
 8005984:	60b9      	str	r1, [r7, #8]
 8005986:	4613      	mov	r3, r2
 8005988:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PAGEError;
	int sofar = 0;
 800598a:	2300      	movs	r3, #0
 800598c:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Unlock the Flash to enable the flash control register access *************/
	HAL_FLASH_Unlock();
 800598e:	f006 fbaf 	bl	800c0f0 <HAL_FLASH_Unlock>

	/* Erase the user Flash area*/

	uint32_t StartPage = GetPage(StartAddress);
 8005992:	68f8      	ldr	r0, [r7, #12]
 8005994:	f7ff ffca 	bl	800592c <GetPage>
 8005998:	6238      	str	r0, [r7, #32]
	uint32_t EndPageAdress = StartAddress + WordSize * 4;
 800599a:	88fb      	ldrh	r3, [r7, #6]
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	461a      	mov	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	4413      	add	r3, r2
 80059a4:	61fb      	str	r3, [r7, #28]
	uint32_t EndPage = GetPage(EndPageAdress);
 80059a6:	69f8      	ldr	r0, [r7, #28]
 80059a8:	f7ff ffc0 	bl	800592c <GetPage>
 80059ac:	61b8      	str	r0, [r7, #24]

	/* Fill EraseInit structure*/
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80059ae:	4b20      	ldr	r3, [pc, #128]	@ (8005a30 <Write_Data+0xb4>)
 80059b0:	2200      	movs	r2, #0
 80059b2:	601a      	str	r2, [r3, #0]
	EraseInitStruct.PageAddress = StartPage;
 80059b4:	4a1e      	ldr	r2, [pc, #120]	@ (8005a30 <Write_Data+0xb4>)
 80059b6:	6a3b      	ldr	r3, [r7, #32]
 80059b8:	6093      	str	r3, [r2, #8]
	EraseInitStruct.NbPages = ((EndPage - StartPage) / FLASH_PAGE_SIZE) + 1;
 80059ba:	69ba      	ldr	r2, [r7, #24]
 80059bc:	6a3b      	ldr	r3, [r7, #32]
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	0a9b      	lsrs	r3, r3, #10
 80059c2:	3301      	adds	r3, #1
 80059c4:	4a1a      	ldr	r2, [pc, #104]	@ (8005a30 <Write_Data+0xb4>)
 80059c6:	60d3      	str	r3, [r2, #12]

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80059c8:	f107 0314 	add.w	r3, r7, #20
 80059cc:	4619      	mov	r1, r3
 80059ce:	4818      	ldr	r0, [pc, #96]	@ (8005a30 <Write_Data+0xb4>)
 80059d0:	f006 fc80 	bl	800c2d4 <HAL_FLASHEx_Erase>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d01f      	beq.n	8005a1a <Write_Data+0x9e>
	{
		/*Error occurred while page erase.*/
		return HAL_FLASH_GetError();
 80059da:	f006 fbbf 	bl	800c15c <HAL_FLASH_GetError>
 80059de:	4603      	mov	r3, r0
 80059e0:	e022      	b.n	8005a28 <Write_Data+0xac>

	/* Program the user Flash area word by word*/

	while (sofar < WordSize)
	{
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartAddress, Data[sofar])
 80059e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	68ba      	ldr	r2, [r7, #8]
 80059e8:	4413      	add	r3, r2
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2200      	movs	r2, #0
 80059ee:	461c      	mov	r4, r3
 80059f0:	4615      	mov	r5, r2
 80059f2:	4622      	mov	r2, r4
 80059f4:	462b      	mov	r3, r5
 80059f6:	68f9      	ldr	r1, [r7, #12]
 80059f8:	2002      	movs	r0, #2
 80059fa:	f006 fb09 	bl	800c010 <HAL_FLASH_Program>
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d106      	bne.n	8005a12 <Write_Data+0x96>
				== HAL_OK)
		{
			StartAddress += 4; // use StartPageAddress += 2 for half word and 8 for double word
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	3304      	adds	r3, #4
 8005a08:	60fb      	str	r3, [r7, #12]
			sofar++;
 8005a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a10:	e003      	b.n	8005a1a <Write_Data+0x9e>
		}
		else
		{
			/* Error occurred while writing data in Flash memory*/
			return HAL_FLASH_GetError();
 8005a12:	f006 fba3 	bl	800c15c <HAL_FLASH_GetError>
 8005a16:	4603      	mov	r3, r0
 8005a18:	e006      	b.n	8005a28 <Write_Data+0xac>
	while (sofar < WordSize)
 8005a1a:	88fb      	ldrh	r3, [r7, #6]
 8005a1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	dbdf      	blt.n	80059e2 <Write_Data+0x66>
		}
	}

	/* Lock the Flash to disable the flash control register access (recommended
	 to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
 8005a22:	f006 fb8b 	bl	800c13c <HAL_FLASH_Lock>

	return 0;
 8005a26:	2300      	movs	r3, #0
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3728      	adds	r7, #40	@ 0x28
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bdb0      	pop	{r4, r5, r7, pc}
 8005a30:	20000790 	.word	0x20000790

08005a34 <Flag_up>:
			break;
	}
}

void Flag_up()
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b082      	sub	sp, #8
 8005a38:	af00      	add	r7, sp, #0
	uint32_t Data[1];
	Data[0] = 0x10;
 8005a3a:	2310      	movs	r3, #16
 8005a3c:	607b      	str	r3, [r7, #4]
//	EEPROM_WriteData(CONFIGURATION_LOCATION, Data, 1);
	Write_Data(OTA_LOCATION, Data, 1);
 8005a3e:	1d3b      	adds	r3, r7, #4
 8005a40:	2201      	movs	r2, #1
 8005a42:	4619      	mov	r1, r3
 8005a44:	4804      	ldr	r0, [pc, #16]	@ (8005a58 <Flag_up+0x24>)
 8005a46:	f7ff ff99 	bl	800597c <Write_Data>
	HAL_NVIC_SystemReset();
 8005a4a:	f006 f82e 	bl	800baaa <HAL_NVIC_SystemReset>
}
 8005a4e:	bf00      	nop
 8005a50:	3708      	adds	r7, #8
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop
 8005a58:	08002c00 	.word	0x08002c00

08005a5c <Flash_Init>:
 */

#include "STM32F103_EEPROM.h"

void Flash_Init(void)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8005a60:	f006 fb46 	bl	800c0f0 <HAL_FLASH_Unlock>
	//   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
}
 8005a64:	bf00      	nop
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <EEPROM_Erase>:

void EEPROM_Erase(uint32_t address, uint32_t size)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b088      	sub	sp, #32
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
 8005a70:	6039      	str	r1, [r7, #0]
	Flash_Init();
 8005a72:	f7ff fff3 	bl	8005a5c <Flash_Init>
//    uint32_t TYPEERASE_PAGES = 0xffffffff;

	FLASH_EraseInitTypeDef eraseInitStruct;
	eraseInitStruct.TypeErase = TYPEERASE_PAGES;
 8005a76:	2300      	movs	r3, #0
 8005a78:	613b      	str	r3, [r7, #16]
	eraseInitStruct.PageAddress = address; /* Specify the start address of the pages */
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	61bb      	str	r3, [r7, #24]
	eraseInitStruct.NbPages = 1; /* Specify the number of pages to erase */
 8005a7e:	2301      	movs	r3, #1
 8005a80:	61fb      	str	r3, [r7, #28]

	uint32_t error;

	HAL_FLASHEx_Erase(&eraseInitStruct, &error);
 8005a82:	f107 020c 	add.w	r2, r7, #12
 8005a86:	f107 0310 	add.w	r3, r7, #16
 8005a8a:	4611      	mov	r1, r2
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f006 fc21 	bl	800c2d4 <HAL_FLASHEx_Erase>

	HAL_FLASH_Lock();
 8005a92:	f006 fb53 	bl	800c13c <HAL_FLASH_Lock>
}
 8005a96:	bf00      	nop
 8005a98:	3720      	adds	r7, #32
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <EEPROM_WriteData>:

void EEPROM_WriteData(uint32_t address, uint16_t *data, uint16_t size)
{
 8005a9e:	b5b0      	push	{r4, r5, r7, lr}
 8005aa0:	b086      	sub	sp, #24
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	60f8      	str	r0, [r7, #12]
 8005aa6:	60b9      	str	r1, [r7, #8]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	80fb      	strh	r3, [r7, #6]
	// uint32_t address = EEPROM_START_ADDRESS;
	Flash_Init();
 8005aac:	f7ff ffd6 	bl	8005a5c <Flash_Init>

	for (uint16_t i = 0; i < size; i++)
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	82fb      	strh	r3, [r7, #22]
 8005ab4:	e014      	b.n	8005ae0 <EEPROM_WriteData+0x42>
	{
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, data[i]);
 8005ab6:	8afb      	ldrh	r3, [r7, #22]
 8005ab8:	005b      	lsls	r3, r3, #1
 8005aba:	68ba      	ldr	r2, [r7, #8]
 8005abc:	4413      	add	r3, r2
 8005abe:	881b      	ldrh	r3, [r3, #0]
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	461c      	mov	r4, r3
 8005ac6:	4615      	mov	r5, r2
 8005ac8:	4622      	mov	r2, r4
 8005aca:	462b      	mov	r3, r5
 8005acc:	68f9      	ldr	r1, [r7, #12]
 8005ace:	2001      	movs	r0, #1
 8005ad0:	f006 fa9e 	bl	800c010 <HAL_FLASH_Program>
		address += 2; // Increment by the word size (16 bits)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	3302      	adds	r3, #2
 8005ad8:	60fb      	str	r3, [r7, #12]
	for (uint16_t i = 0; i < size; i++)
 8005ada:	8afb      	ldrh	r3, [r7, #22]
 8005adc:	3301      	adds	r3, #1
 8005ade:	82fb      	strh	r3, [r7, #22]
 8005ae0:	8afa      	ldrh	r2, [r7, #22]
 8005ae2:	88fb      	ldrh	r3, [r7, #6]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d3e6      	bcc.n	8005ab6 <EEPROM_WriteData+0x18>
	}

	HAL_FLASH_Lock();
 8005ae8:	f006 fb28 	bl	800c13c <HAL_FLASH_Lock>
}
 8005aec:	bf00      	nop
 8005aee:	3718      	adds	r7, #24
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bdb0      	pop	{r4, r5, r7, pc}

08005af4 <EEPROM_ReadData>:

void EEPROM_ReadData(uint32_t address, uint16_t *data, uint32_t size)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b087      	sub	sp, #28
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	60f8      	str	r0, [r7, #12]
 8005afc:	60b9      	str	r1, [r7, #8]
 8005afe:	607a      	str	r2, [r7, #4]
	// uint32_t address = EEPROM_START_ADDRESS;

	for (uint32_t i = 0; i < size; i++)
 8005b00:	2300      	movs	r3, #0
 8005b02:	617b      	str	r3, [r7, #20]
 8005b04:	e00d      	b.n	8005b22 <EEPROM_ReadData+0x2e>
	{
		data[i] = *(__IO uint16_t*) address;
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	005b      	lsls	r3, r3, #1
 8005b0c:	68b9      	ldr	r1, [r7, #8]
 8005b0e:	440b      	add	r3, r1
 8005b10:	8812      	ldrh	r2, [r2, #0]
 8005b12:	b292      	uxth	r2, r2
 8005b14:	801a      	strh	r2, [r3, #0]
		address += 2; // Increment by the word size (16 bits)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	3302      	adds	r3, #2
 8005b1a:	60fb      	str	r3, [r7, #12]
	for (uint32_t i = 0; i < size; i++)
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	3301      	adds	r3, #1
 8005b20:	617b      	str	r3, [r7, #20]
 8005b22:	697a      	ldr	r2, [r7, #20]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d3ed      	bcc.n	8005b06 <EEPROM_ReadData+0x12>
	}
}
 8005b2a:	bf00      	nop
 8005b2c:	bf00      	nop
 8005b2e:	371c      	adds	r7, #28
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bc80      	pop	{r7}
 8005b34:	4770      	bx	lr
	...

08005b38 <readCP_stored>:
#define vehicle_checkCount 25
uint8_t vehicle_checkInCounter = 0;
uint8_t vehicle_checkOutCounter = 0;

void readCP_stored(void)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	af00      	add	r7, sp, #0
	EEPROM_ReadData(CP_LOCATION, readCP, sizeof(readCP)/sizeof(readCP[0]));
 8005b3c:	2203      	movs	r2, #3
 8005b3e:	4909      	ldr	r1, [pc, #36]	@ (8005b64 <readCP_stored+0x2c>)
 8005b40:	4809      	ldr	r0, [pc, #36]	@ (8005b68 <readCP_stored+0x30>)
 8005b42:	f7ff ffd7 	bl	8005af4 <EEPROM_ReadData>

	cpdata.cpmax = (uint16_t)readCP[0];
 8005b46:	4b07      	ldr	r3, [pc, #28]	@ (8005b64 <readCP_stored+0x2c>)
 8005b48:	881a      	ldrh	r2, [r3, #0]
 8005b4a:	4b08      	ldr	r3, [pc, #32]	@ (8005b6c <readCP_stored+0x34>)
 8005b4c:	801a      	strh	r2, [r3, #0]
	cpdata.cpzero = (uint16_t)readCP[1];
 8005b4e:	4b05      	ldr	r3, [pc, #20]	@ (8005b64 <readCP_stored+0x2c>)
 8005b50:	885a      	ldrh	r2, [r3, #2]
 8005b52:	4b06      	ldr	r3, [pc, #24]	@ (8005b6c <readCP_stored+0x34>)
 8005b54:	809a      	strh	r2, [r3, #4]
	cpdata.cpmin = (uint16_t)readCP[2];
 8005b56:	4b03      	ldr	r3, [pc, #12]	@ (8005b64 <readCP_stored+0x2c>)
 8005b58:	889a      	ldrh	r2, [r3, #4]
 8005b5a:	4b04      	ldr	r3, [pc, #16]	@ (8005b6c <readCP_stored+0x34>)
 8005b5c:	805a      	strh	r2, [r3, #2]
}
 8005b5e:	bf00      	nop
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop
 8005b64:	2000090c 	.word	0x2000090c
 8005b68:	08003430 	.word	0x08003430
 8005b6c:	200009a4 	.word	0x200009a4

08005b70 <saveCP_store>:

void saveCP_store(void)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	af00      	add	r7, sp, #0
	saveCP[0] = cpdata.cpmax;
 8005b74:	4b0d      	ldr	r3, [pc, #52]	@ (8005bac <saveCP_store+0x3c>)
 8005b76:	881b      	ldrh	r3, [r3, #0]
 8005b78:	b29a      	uxth	r2, r3
 8005b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005bb0 <saveCP_store+0x40>)
 8005b7c:	801a      	strh	r2, [r3, #0]
	saveCP[1] = cpdata.cpzero;
 8005b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8005bac <saveCP_store+0x3c>)
 8005b80:	889b      	ldrh	r3, [r3, #4]
 8005b82:	b29a      	uxth	r2, r3
 8005b84:	4b0a      	ldr	r3, [pc, #40]	@ (8005bb0 <saveCP_store+0x40>)
 8005b86:	805a      	strh	r2, [r3, #2]
	saveCP[2] = cpdata.cpmin;
 8005b88:	4b08      	ldr	r3, [pc, #32]	@ (8005bac <saveCP_store+0x3c>)
 8005b8a:	885b      	ldrh	r3, [r3, #2]
 8005b8c:	b29a      	uxth	r2, r3
 8005b8e:	4b08      	ldr	r3, [pc, #32]	@ (8005bb0 <saveCP_store+0x40>)
 8005b90:	809a      	strh	r2, [r3, #4]

	EEPROM_Erase(CP_LOCATION, EEPROM_SIZE);
 8005b92:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005b96:	4807      	ldr	r0, [pc, #28]	@ (8005bb4 <saveCP_store+0x44>)
 8005b98:	f7ff ff66 	bl	8005a68 <EEPROM_Erase>
	EEPROM_WriteData(CP_LOCATION, saveCP, (sizeof(saveCP)/sizeof(saveCP[0])));
 8005b9c:	2203      	movs	r2, #3
 8005b9e:	4904      	ldr	r1, [pc, #16]	@ (8005bb0 <saveCP_store+0x40>)
 8005ba0:	4804      	ldr	r0, [pc, #16]	@ (8005bb4 <saveCP_store+0x44>)
 8005ba2:	f7ff ff7c 	bl	8005a9e <EEPROM_WriteData>
}
 8005ba6:	bf00      	nop
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	200009a4 	.word	0x200009a4
 8005bb0:	20000904 	.word	0x20000904
 8005bb4:	08003430 	.word	0x08003430

08005bb8 <getCP_voltage>:
uint16_t calculateCMA(uint16_t current_value, uint16_t previous_cma, int count) {
    return (previous_cma * count + current_value) / (count + 1);
}

void getCP_voltage(void)
{
 8005bb8:	b5b0      	push	{r4, r5, r7, lr}
 8005bba:	b082      	sub	sp, #8
 8005bbc:	af00      	add	r7, sp, #0
	temp_adc = adc_store[MCU_CP_READ_INDEX];
 8005bbe:	4ba0      	ldr	r3, [pc, #640]	@ (8005e40 <getCP_voltage+0x288>)
 8005bc0:	88db      	ldrh	r3, [r3, #6]
 8005bc2:	b29a      	uxth	r2, r3
 8005bc4:	4b9f      	ldr	r3, [pc, #636]	@ (8005e44 <getCP_voltage+0x28c>)
 8005bc6:	801a      	strh	r2, [r3, #0]

	//V3
	if (dataCollected1 == false)
 8005bc8:	4b9f      	ldr	r3, [pc, #636]	@ (8005e48 <getCP_voltage+0x290>)
 8005bca:	781b      	ldrb	r3, [r3, #0]
 8005bcc:	f083 0301 	eor.w	r3, r3, #1
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d027      	beq.n	8005c26 <getCP_voltage+0x6e>
	{
		adcSample_buf1[adcSample_buf1_count] = temp_adc;
 8005bd6:	4b9d      	ldr	r3, [pc, #628]	@ (8005e4c <getCP_voltage+0x294>)
 8005bd8:	881b      	ldrh	r3, [r3, #0]
 8005bda:	461a      	mov	r2, r3
 8005bdc:	4b99      	ldr	r3, [pc, #612]	@ (8005e44 <getCP_voltage+0x28c>)
 8005bde:	8819      	ldrh	r1, [r3, #0]
 8005be0:	4b9b      	ldr	r3, [pc, #620]	@ (8005e50 <getCP_voltage+0x298>)
 8005be2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		adc_high[adcSample_buf1_count] = 0;
 8005be6:	4b99      	ldr	r3, [pc, #612]	@ (8005e4c <getCP_voltage+0x294>)
 8005be8:	881b      	ldrh	r3, [r3, #0]
 8005bea:	461a      	mov	r2, r3
 8005bec:	4b99      	ldr	r3, [pc, #612]	@ (8005e54 <getCP_voltage+0x29c>)
 8005bee:	2100      	movs	r1, #0
 8005bf0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		adc_low[adcSample_buf1_count] = 0;
 8005bf4:	4b95      	ldr	r3, [pc, #596]	@ (8005e4c <getCP_voltage+0x294>)
 8005bf6:	881b      	ldrh	r3, [r3, #0]
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	4b97      	ldr	r3, [pc, #604]	@ (8005e58 <getCP_voltage+0x2a0>)
 8005bfc:	2100      	movs	r1, #0
 8005bfe:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		adcSample_buf1_count++;
 8005c02:	4b92      	ldr	r3, [pc, #584]	@ (8005e4c <getCP_voltage+0x294>)
 8005c04:	881b      	ldrh	r3, [r3, #0]
 8005c06:	3301      	adds	r3, #1
 8005c08:	b29a      	uxth	r2, r3
 8005c0a:	4b90      	ldr	r3, [pc, #576]	@ (8005e4c <getCP_voltage+0x294>)
 8005c0c:	801a      	strh	r2, [r3, #0]

		if (adcSample_buf1_count >= samples)
 8005c0e:	4b8f      	ldr	r3, [pc, #572]	@ (8005e4c <getCP_voltage+0x294>)
 8005c10:	881b      	ldrh	r3, [r3, #0]
 8005c12:	2b31      	cmp	r3, #49	@ 0x31
 8005c14:	f240 8222 	bls.w	800605c <getCP_voltage+0x4a4>
		{
			adcSample_buf1_count = 0;
 8005c18:	4b8c      	ldr	r3, [pc, #560]	@ (8005e4c <getCP_voltage+0x294>)
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	801a      	strh	r2, [r3, #0]
			dataCollected1 = true;
 8005c1e:	4b8a      	ldr	r3, [pc, #552]	@ (8005e48 <getCP_voltage+0x290>)
 8005c20:	2201      	movs	r2, #1
 8005c22:	701a      	strb	r2, [r3, #0]
//				cp_min_sum = 0;
//				cp_min_avg = 0;
//			}
//		}
//	}
}
 8005c24:	e21a      	b.n	800605c <getCP_voltage+0x4a4>
		if (dataCollected2 == false)
 8005c26:	4b8d      	ldr	r3, [pc, #564]	@ (8005e5c <getCP_voltage+0x2a4>)
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	f083 0301 	eor.w	r3, r3, #1
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d043      	beq.n	8005cbc <getCP_voltage+0x104>
			if (adcSample_buf1[adcSample_buf1_count] >= 1800)
 8005c34:	4b85      	ldr	r3, [pc, #532]	@ (8005e4c <getCP_voltage+0x294>)
 8005c36:	881b      	ldrh	r3, [r3, #0]
 8005c38:	461a      	mov	r2, r3
 8005c3a:	4b85      	ldr	r3, [pc, #532]	@ (8005e50 <getCP_voltage+0x298>)
 8005c3c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005c40:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8005c44:	d314      	bcc.n	8005c70 <getCP_voltage+0xb8>
				if (cp_max_count < samples)
 8005c46:	4b86      	ldr	r3, [pc, #536]	@ (8005e60 <getCP_voltage+0x2a8>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2b31      	cmp	r3, #49	@ 0x31
 8005c4c:	d824      	bhi.n	8005c98 <getCP_voltage+0xe0>
							adcSample_buf1[adcSample_buf1_count];
 8005c4e:	4b7f      	ldr	r3, [pc, #508]	@ (8005e4c <getCP_voltage+0x294>)
 8005c50:	881b      	ldrh	r3, [r3, #0]
 8005c52:	4619      	mov	r1, r3
					adc_high[cp_max_count] =
 8005c54:	4b82      	ldr	r3, [pc, #520]	@ (8005e60 <getCP_voltage+0x2a8>)
 8005c56:	681b      	ldr	r3, [r3, #0]
							adcSample_buf1[adcSample_buf1_count];
 8005c58:	4a7d      	ldr	r2, [pc, #500]	@ (8005e50 <getCP_voltage+0x298>)
 8005c5a:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
					adc_high[cp_max_count] =
 8005c5e:	4a7d      	ldr	r2, [pc, #500]	@ (8005e54 <getCP_voltage+0x29c>)
 8005c60:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					cp_max_count++;
 8005c64:	4b7e      	ldr	r3, [pc, #504]	@ (8005e60 <getCP_voltage+0x2a8>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	3301      	adds	r3, #1
 8005c6a:	4a7d      	ldr	r2, [pc, #500]	@ (8005e60 <getCP_voltage+0x2a8>)
 8005c6c:	6013      	str	r3, [r2, #0]
 8005c6e:	e013      	b.n	8005c98 <getCP_voltage+0xe0>
				if (cp_min_count < samples)
 8005c70:	4b7c      	ldr	r3, [pc, #496]	@ (8005e64 <getCP_voltage+0x2ac>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2b31      	cmp	r3, #49	@ 0x31
 8005c76:	d80f      	bhi.n	8005c98 <getCP_voltage+0xe0>
							adcSample_buf1[adcSample_buf1_count];
 8005c78:	4b74      	ldr	r3, [pc, #464]	@ (8005e4c <getCP_voltage+0x294>)
 8005c7a:	881b      	ldrh	r3, [r3, #0]
 8005c7c:	4619      	mov	r1, r3
					adc_low[cp_min_count] =
 8005c7e:	4b79      	ldr	r3, [pc, #484]	@ (8005e64 <getCP_voltage+0x2ac>)
 8005c80:	681b      	ldr	r3, [r3, #0]
							adcSample_buf1[adcSample_buf1_count];
 8005c82:	4a73      	ldr	r2, [pc, #460]	@ (8005e50 <getCP_voltage+0x298>)
 8005c84:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
					adc_low[cp_min_count] =
 8005c88:	4a73      	ldr	r2, [pc, #460]	@ (8005e58 <getCP_voltage+0x2a0>)
 8005c8a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					cp_min_count++;
 8005c8e:	4b75      	ldr	r3, [pc, #468]	@ (8005e64 <getCP_voltage+0x2ac>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	3301      	adds	r3, #1
 8005c94:	4a73      	ldr	r2, [pc, #460]	@ (8005e64 <getCP_voltage+0x2ac>)
 8005c96:	6013      	str	r3, [r2, #0]
			adcSample_buf1_count++;
 8005c98:	4b6c      	ldr	r3, [pc, #432]	@ (8005e4c <getCP_voltage+0x294>)
 8005c9a:	881b      	ldrh	r3, [r3, #0]
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	b29a      	uxth	r2, r3
 8005ca0:	4b6a      	ldr	r3, [pc, #424]	@ (8005e4c <getCP_voltage+0x294>)
 8005ca2:	801a      	strh	r2, [r3, #0]
			if (adcSample_buf1_count >= samples)
 8005ca4:	4b69      	ldr	r3, [pc, #420]	@ (8005e4c <getCP_voltage+0x294>)
 8005ca6:	881b      	ldrh	r3, [r3, #0]
 8005ca8:	2b31      	cmp	r3, #49	@ 0x31
 8005caa:	f240 81d7 	bls.w	800605c <getCP_voltage+0x4a4>
				adcSample_buf1_count = 0;
 8005cae:	4b67      	ldr	r3, [pc, #412]	@ (8005e4c <getCP_voltage+0x294>)
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	801a      	strh	r2, [r3, #0]
				dataCollected2 = true;
 8005cb4:	4b69      	ldr	r3, [pc, #420]	@ (8005e5c <getCP_voltage+0x2a4>)
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	701a      	strb	r2, [r3, #0]
}
 8005cba:	e1cf      	b.n	800605c <getCP_voltage+0x4a4>
			if (cp_max_count > 0)
 8005cbc:	4b68      	ldr	r3, [pc, #416]	@ (8005e60 <getCP_voltage+0x2a8>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f000 80e1 	beq.w	8005e88 <getCP_voltage+0x2d0>
				if (cp_max_count2 < cp_max_count)
 8005cc6:	4b68      	ldr	r3, [pc, #416]	@ (8005e68 <getCP_voltage+0x2b0>)
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	4b65      	ldr	r3, [pc, #404]	@ (8005e60 <getCP_voltage+0x2a8>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d210      	bcs.n	8005cf4 <getCP_voltage+0x13c>
					cp_max_sum = cp_max_sum + adc_high[cp_max_count2];
 8005cd2:	4b65      	ldr	r3, [pc, #404]	@ (8005e68 <getCP_voltage+0x2b0>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a5f      	ldr	r2, [pc, #380]	@ (8005e54 <getCP_voltage+0x29c>)
 8005cd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cdc:	461a      	mov	r2, r3
 8005cde:	4b63      	ldr	r3, [pc, #396]	@ (8005e6c <getCP_voltage+0x2b4>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4413      	add	r3, r2
 8005ce4:	4a61      	ldr	r2, [pc, #388]	@ (8005e6c <getCP_voltage+0x2b4>)
 8005ce6:	6013      	str	r3, [r2, #0]
					cp_max_count2++;
 8005ce8:	4b5f      	ldr	r3, [pc, #380]	@ (8005e68 <getCP_voltage+0x2b0>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	3301      	adds	r3, #1
 8005cee:	4a5e      	ldr	r2, [pc, #376]	@ (8005e68 <getCP_voltage+0x2b0>)
 8005cf0:	6013      	str	r3, [r2, #0]
 8005cf2:	e0cc      	b.n	8005e8e <getCP_voltage+0x2d6>
					cp_max_avg = (uint16_t) (cp_max_sum / cp_max_count);
 8005cf4:	4b5d      	ldr	r3, [pc, #372]	@ (8005e6c <getCP_voltage+0x2b4>)
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	4b59      	ldr	r3, [pc, #356]	@ (8005e60 <getCP_voltage+0x2a8>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d00:	b29a      	uxth	r2, r3
 8005d02:	4b5b      	ldr	r3, [pc, #364]	@ (8005e70 <getCP_voltage+0x2b8>)
 8005d04:	801a      	strh	r2, [r3, #0]
					controlSide_data.controlPilot.cp_max = (0.2 * cp_max_avg)
 8005d06:	4b5a      	ldr	r3, [pc, #360]	@ (8005e70 <getCP_voltage+0x2b8>)
 8005d08:	881b      	ldrh	r3, [r3, #0]
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f7fd ff72 	bl	8003bf4 <__aeabi_i2d>
 8005d10:	a343      	add	r3, pc, #268	@ (adr r3, 8005e20 <getCP_voltage+0x268>)
 8005d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d16:	f7fd ffd7 	bl	8003cc8 <__aeabi_dmul>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	460b      	mov	r3, r1
 8005d1e:	4614      	mov	r4, r2
 8005d20:	461d      	mov	r5, r3
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_max);
 8005d22:	4b54      	ldr	r3, [pc, #336]	@ (8005e74 <getCP_voltage+0x2bc>)
 8005d24:	89db      	ldrh	r3, [r3, #14]
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f7fd ff63 	bl	8003bf4 <__aeabi_i2d>
 8005d2e:	a33e      	add	r3, pc, #248	@ (adr r3, 8005e28 <getCP_voltage+0x270>)
 8005d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d34:	f7fd ffc8 	bl	8003cc8 <__aeabi_dmul>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	460b      	mov	r3, r1
 8005d3c:	4620      	mov	r0, r4
 8005d3e:	4629      	mov	r1, r5
 8005d40:	f7fd fe0c 	bl	800395c <__adddf3>
 8005d44:	4602      	mov	r2, r0
 8005d46:	460b      	mov	r3, r1
					controlSide_data.controlPilot.cp_max = (0.2 * cp_max_avg)
 8005d48:	4610      	mov	r0, r2
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	f7fe fa94 	bl	8004278 <__aeabi_d2uiz>
 8005d50:	4603      	mov	r3, r0
 8005d52:	b29a      	uxth	r2, r3
 8005d54:	4b47      	ldr	r3, [pc, #284]	@ (8005e74 <getCP_voltage+0x2bc>)
 8005d56:	81da      	strh	r2, [r3, #14]
									* ((float) (VREF / 4096.0)
 8005d58:	4b47      	ldr	r3, [pc, #284]	@ (8005e78 <getCP_voltage+0x2c0>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f7fd ff5b 	bl	8003c18 <__aeabi_f2d>
 8005d62:	f04f 0200 	mov.w	r2, #0
 8005d66:	4b45      	ldr	r3, [pc, #276]	@ (8005e7c <getCP_voltage+0x2c4>)
 8005d68:	f7fe f8d8 	bl	8003f1c <__aeabi_ddiv>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	460b      	mov	r3, r1
 8005d70:	4610      	mov	r0, r2
 8005d72:	4619      	mov	r1, r3
 8005d74:	f7fe faa0 	bl	80042b8 <__aeabi_d2f>
 8005d78:	4604      	mov	r4, r0
											* (float) controlSide_data.controlPilot.cp_max))
 8005d7a:	4b3e      	ldr	r3, [pc, #248]	@ (8005e74 <getCP_voltage+0x2bc>)
 8005d7c:	89db      	ldrh	r3, [r3, #14]
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	4618      	mov	r0, r3
 8005d82:	f7fe fb9f 	bl	80044c4 <__aeabi_ui2f>
 8005d86:	4603      	mov	r3, r0
 8005d88:	4619      	mov	r1, r3
 8005d8a:	4620      	mov	r0, r4
 8005d8c:	f7fe fbf2 	bl	8004574 <__aeabi_fmul>
 8005d90:	4603      	mov	r3, r0
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7fd ff40 	bl	8003c18 <__aeabi_f2d>
									* ((float) (VREF / 4096.0)
 8005d98:	a325      	add	r3, pc, #148	@ (adr r3, 8005e30 <getCP_voltage+0x278>)
 8005d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d9e:	f7fd ff93 	bl	8003cc8 <__aeabi_dmul>
 8005da2:	4602      	mov	r2, r0
 8005da4:	460b      	mov	r3, r1
 8005da6:	4610      	mov	r0, r2
 8005da8:	4619      	mov	r1, r3
									+ 0 - (3.6707 * VREF));
 8005daa:	f04f 0200 	mov.w	r2, #0
 8005dae:	f04f 0300 	mov.w	r3, #0
 8005db2:	f7fd fdd3 	bl	800395c <__adddf3>
 8005db6:	4602      	mov	r2, r0
 8005db8:	460b      	mov	r3, r1
 8005dba:	4614      	mov	r4, r2
 8005dbc:	461d      	mov	r5, r3
 8005dbe:	4b2e      	ldr	r3, [pc, #184]	@ (8005e78 <getCP_voltage+0x2c0>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7fd ff28 	bl	8003c18 <__aeabi_f2d>
 8005dc8:	a31b      	add	r3, pc, #108	@ (adr r3, 8005e38 <getCP_voltage+0x280>)
 8005dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dce:	f7fd ff7b 	bl	8003cc8 <__aeabi_dmul>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	460b      	mov	r3, r1
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	4629      	mov	r1, r5
 8005dda:	f7fd fdbd 	bl	8003958 <__aeabi_dsub>
 8005dde:	4602      	mov	r2, r0
 8005de0:	460b      	mov	r3, r1
					float temp2 =
 8005de2:	4610      	mov	r0, r2
 8005de4:	4619      	mov	r1, r3
 8005de6:	f7fe fa67 	bl	80042b8 <__aeabi_d2f>
 8005dea:	4603      	mov	r3, r0
 8005dec:	607b      	str	r3, [r7, #4]
							(int) (temp2 * 10.0);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f7fd ff12 	bl	8003c18 <__aeabi_f2d>
 8005df4:	f04f 0200 	mov.w	r2, #0
 8005df8:	4b21      	ldr	r3, [pc, #132]	@ (8005e80 <getCP_voltage+0x2c8>)
 8005dfa:	f7fd ff65 	bl	8003cc8 <__aeabi_dmul>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	460b      	mov	r3, r1
 8005e02:	4610      	mov	r0, r2
 8005e04:	4619      	mov	r1, r3
 8005e06:	f7fe fa0f 	bl	8004228 <__aeabi_d2iz>
 8005e0a:	4603      	mov	r3, r0
					controlSide_data.controlPilot.cp_Vmax =
 8005e0c:	b21a      	sxth	r2, r3
 8005e0e:	4b19      	ldr	r3, [pc, #100]	@ (8005e74 <getCP_voltage+0x2bc>)
 8005e10:	825a      	strh	r2, [r3, #18]
					max_done = true;
 8005e12:	4b1c      	ldr	r3, [pc, #112]	@ (8005e84 <getCP_voltage+0x2cc>)
 8005e14:	2201      	movs	r2, #1
 8005e16:	701a      	strb	r2, [r3, #0]
 8005e18:	e039      	b.n	8005e8e <getCP_voltage+0x2d6>
 8005e1a:	bf00      	nop
 8005e1c:	f3af 8000 	nop.w
 8005e20:	9999999a 	.word	0x9999999a
 8005e24:	3fc99999 	.word	0x3fc99999
 8005e28:	9999999a 	.word	0x9999999a
 8005e2c:	3fe99999 	.word	0x3fe99999
 8005e30:	6bb98c7e 	.word	0x6bb98c7e
 8005e34:	401eb909 	.word	0x401eb909
 8005e38:	f62b6ae8 	.word	0xf62b6ae8
 8005e3c:	400d5d97 	.word	0x400d5d97
 8005e40:	20000988 	.word	0x20000988
 8005e44:	200008f6 	.word	0x200008f6
 8005e48:	2000088c 	.word	0x2000088c
 8005e4c:	200008f4 	.word	0x200008f4
 8005e50:	20000890 	.word	0x20000890
 8005e54:	200007c4 	.word	0x200007c4
 8005e58:	20000828 	.word	0x20000828
 8005e5c:	2000088d 	.word	0x2000088d
 8005e60:	200007b8 	.word	0x200007b8
 8005e64:	200007b4 	.word	0x200007b4
 8005e68:	200007c0 	.word	0x200007c0
 8005e6c:	200007ac 	.word	0x200007ac
 8005e70:	200007b0 	.word	0x200007b0
 8005e74:	20000918 	.word	0x20000918
 8005e78:	20000a08 	.word	0x20000a08
 8005e7c:	40b00000 	.word	0x40b00000
 8005e80:	40240000 	.word	0x40240000
 8005e84:	2000088e 	.word	0x2000088e
				max_done = true;
 8005e88:	4b81      	ldr	r3, [pc, #516]	@ (8006090 <getCP_voltage+0x4d8>)
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	701a      	strb	r2, [r3, #0]
			if (cp_min_count > 0)
 8005e8e:	4b81      	ldr	r3, [pc, #516]	@ (8006094 <getCP_voltage+0x4dc>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	f000 80a9 	beq.w	8005fea <getCP_voltage+0x432>
				if (cp_min_count2 < cp_min_count)
 8005e98:	4b7f      	ldr	r3, [pc, #508]	@ (8006098 <getCP_voltage+0x4e0>)
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	4b7d      	ldr	r3, [pc, #500]	@ (8006094 <getCP_voltage+0x4dc>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d210      	bcs.n	8005ec6 <getCP_voltage+0x30e>
					cp_min_sum = cp_min_sum + adc_low[cp_min_count2];
 8005ea4:	4b7c      	ldr	r3, [pc, #496]	@ (8006098 <getCP_voltage+0x4e0>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a7c      	ldr	r2, [pc, #496]	@ (800609c <getCP_voltage+0x4e4>)
 8005eaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005eae:	461a      	mov	r2, r3
 8005eb0:	4b7b      	ldr	r3, [pc, #492]	@ (80060a0 <getCP_voltage+0x4e8>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4413      	add	r3, r2
 8005eb6:	4a7a      	ldr	r2, [pc, #488]	@ (80060a0 <getCP_voltage+0x4e8>)
 8005eb8:	6013      	str	r3, [r2, #0]
					cp_min_count2++;
 8005eba:	4b77      	ldr	r3, [pc, #476]	@ (8006098 <getCP_voltage+0x4e0>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	4a75      	ldr	r2, [pc, #468]	@ (8006098 <getCP_voltage+0x4e0>)
 8005ec2:	6013      	str	r3, [r2, #0]
 8005ec4:	e094      	b.n	8005ff0 <getCP_voltage+0x438>
					cp_min_avg = (uint16_t) (cp_min_sum / cp_min_count);
 8005ec6:	4b76      	ldr	r3, [pc, #472]	@ (80060a0 <getCP_voltage+0x4e8>)
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	4b72      	ldr	r3, [pc, #456]	@ (8006094 <getCP_voltage+0x4dc>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ed2:	b29a      	uxth	r2, r3
 8005ed4:	4b73      	ldr	r3, [pc, #460]	@ (80060a4 <getCP_voltage+0x4ec>)
 8005ed6:	801a      	strh	r2, [r3, #0]
					controlSide_data.controlPilot.cp_min = (0.2 * cp_min_avg)
 8005ed8:	4b72      	ldr	r3, [pc, #456]	@ (80060a4 <getCP_voltage+0x4ec>)
 8005eda:	881b      	ldrh	r3, [r3, #0]
 8005edc:	4618      	mov	r0, r3
 8005ede:	f7fd fe89 	bl	8003bf4 <__aeabi_i2d>
 8005ee2:	a361      	add	r3, pc, #388	@ (adr r3, 8006068 <getCP_voltage+0x4b0>)
 8005ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee8:	f7fd feee 	bl	8003cc8 <__aeabi_dmul>
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	4614      	mov	r4, r2
 8005ef2:	461d      	mov	r5, r3
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_min);
 8005ef4:	4b6c      	ldr	r3, [pc, #432]	@ (80060a8 <getCP_voltage+0x4f0>)
 8005ef6:	899b      	ldrh	r3, [r3, #12]
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	4618      	mov	r0, r3
 8005efc:	f7fd fe7a 	bl	8003bf4 <__aeabi_i2d>
 8005f00:	a35b      	add	r3, pc, #364	@ (adr r3, 8006070 <getCP_voltage+0x4b8>)
 8005f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f06:	f7fd fedf 	bl	8003cc8 <__aeabi_dmul>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	460b      	mov	r3, r1
 8005f0e:	4620      	mov	r0, r4
 8005f10:	4629      	mov	r1, r5
 8005f12:	f7fd fd23 	bl	800395c <__adddf3>
 8005f16:	4602      	mov	r2, r0
 8005f18:	460b      	mov	r3, r1
					controlSide_data.controlPilot.cp_min = (0.2 * cp_min_avg)
 8005f1a:	4610      	mov	r0, r2
 8005f1c:	4619      	mov	r1, r3
 8005f1e:	f7fe f9ab 	bl	8004278 <__aeabi_d2uiz>
 8005f22:	4603      	mov	r3, r0
 8005f24:	b29a      	uxth	r2, r3
 8005f26:	4b60      	ldr	r3, [pc, #384]	@ (80060a8 <getCP_voltage+0x4f0>)
 8005f28:	819a      	strh	r2, [r3, #12]
									* ((float) (VREF / 4096.0)
 8005f2a:	4b60      	ldr	r3, [pc, #384]	@ (80060ac <getCP_voltage+0x4f4>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f7fd fe72 	bl	8003c18 <__aeabi_f2d>
 8005f34:	f04f 0200 	mov.w	r2, #0
 8005f38:	4b5d      	ldr	r3, [pc, #372]	@ (80060b0 <getCP_voltage+0x4f8>)
 8005f3a:	f7fd ffef 	bl	8003f1c <__aeabi_ddiv>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	460b      	mov	r3, r1
 8005f42:	4610      	mov	r0, r2
 8005f44:	4619      	mov	r1, r3
 8005f46:	f7fe f9b7 	bl	80042b8 <__aeabi_d2f>
 8005f4a:	4604      	mov	r4, r0
											* (float) controlSide_data.controlPilot.cp_min))
 8005f4c:	4b56      	ldr	r3, [pc, #344]	@ (80060a8 <getCP_voltage+0x4f0>)
 8005f4e:	899b      	ldrh	r3, [r3, #12]
 8005f50:	b29b      	uxth	r3, r3
 8005f52:	4618      	mov	r0, r3
 8005f54:	f7fe fab6 	bl	80044c4 <__aeabi_ui2f>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	4619      	mov	r1, r3
 8005f5c:	4620      	mov	r0, r4
 8005f5e:	f7fe fb09 	bl	8004574 <__aeabi_fmul>
 8005f62:	4603      	mov	r3, r0
 8005f64:	4618      	mov	r0, r3
 8005f66:	f7fd fe57 	bl	8003c18 <__aeabi_f2d>
									* ((float) (VREF / 4096.0)
 8005f6a:	a343      	add	r3, pc, #268	@ (adr r3, 8006078 <getCP_voltage+0x4c0>)
 8005f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f70:	f7fd feaa 	bl	8003cc8 <__aeabi_dmul>
 8005f74:	4602      	mov	r2, r0
 8005f76:	460b      	mov	r3, r1
 8005f78:	4610      	mov	r0, r2
 8005f7a:	4619      	mov	r1, r3
									- 1.005 - (3.6707 * VREF));
 8005f7c:	a340      	add	r3, pc, #256	@ (adr r3, 8006080 <getCP_voltage+0x4c8>)
 8005f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f82:	f7fd fce9 	bl	8003958 <__aeabi_dsub>
 8005f86:	4602      	mov	r2, r0
 8005f88:	460b      	mov	r3, r1
 8005f8a:	4614      	mov	r4, r2
 8005f8c:	461d      	mov	r5, r3
 8005f8e:	4b47      	ldr	r3, [pc, #284]	@ (80060ac <getCP_voltage+0x4f4>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4618      	mov	r0, r3
 8005f94:	f7fd fe40 	bl	8003c18 <__aeabi_f2d>
 8005f98:	a33b      	add	r3, pc, #236	@ (adr r3, 8006088 <getCP_voltage+0x4d0>)
 8005f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f9e:	f7fd fe93 	bl	8003cc8 <__aeabi_dmul>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	4620      	mov	r0, r4
 8005fa8:	4629      	mov	r1, r5
 8005faa:	f7fd fcd5 	bl	8003958 <__aeabi_dsub>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	460b      	mov	r3, r1
					float temp1 =
 8005fb2:	4610      	mov	r0, r2
 8005fb4:	4619      	mov	r1, r3
 8005fb6:	f7fe f97f 	bl	80042b8 <__aeabi_d2f>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	603b      	str	r3, [r7, #0]
							(int) (temp1 * 10.0);
 8005fbe:	6838      	ldr	r0, [r7, #0]
 8005fc0:	f7fd fe2a 	bl	8003c18 <__aeabi_f2d>
 8005fc4:	f04f 0200 	mov.w	r2, #0
 8005fc8:	4b3a      	ldr	r3, [pc, #232]	@ (80060b4 <getCP_voltage+0x4fc>)
 8005fca:	f7fd fe7d 	bl	8003cc8 <__aeabi_dmul>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	4610      	mov	r0, r2
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	f7fe f927 	bl	8004228 <__aeabi_d2iz>
 8005fda:	4603      	mov	r3, r0
					controlSide_data.controlPilot.cp_Vmin =
 8005fdc:	b21a      	sxth	r2, r3
 8005fde:	4b32      	ldr	r3, [pc, #200]	@ (80060a8 <getCP_voltage+0x4f0>)
 8005fe0:	821a      	strh	r2, [r3, #16]
					min_done = true;
 8005fe2:	4b35      	ldr	r3, [pc, #212]	@ (80060b8 <getCP_voltage+0x500>)
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	701a      	strb	r2, [r3, #0]
 8005fe8:	e002      	b.n	8005ff0 <getCP_voltage+0x438>
				min_done = true;
 8005fea:	4b33      	ldr	r3, [pc, #204]	@ (80060b8 <getCP_voltage+0x500>)
 8005fec:	2201      	movs	r2, #1
 8005fee:	701a      	strb	r2, [r3, #0]
			if ((max_done == true) && (min_done == true))
 8005ff0:	4b27      	ldr	r3, [pc, #156]	@ (8006090 <getCP_voltage+0x4d8>)
 8005ff2:	781b      	ldrb	r3, [r3, #0]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d031      	beq.n	800605c <getCP_voltage+0x4a4>
 8005ff8:	4b2f      	ldr	r3, [pc, #188]	@ (80060b8 <getCP_voltage+0x500>)
 8005ffa:	781b      	ldrb	r3, [r3, #0]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d02d      	beq.n	800605c <getCP_voltage+0x4a4>
				adcSample_buf1_count = 0;
 8006000:	4b2e      	ldr	r3, [pc, #184]	@ (80060bc <getCP_voltage+0x504>)
 8006002:	2200      	movs	r2, #0
 8006004:	801a      	strh	r2, [r3, #0]
				cp_max_count = 0;
 8006006:	4b2e      	ldr	r3, [pc, #184]	@ (80060c0 <getCP_voltage+0x508>)
 8006008:	2200      	movs	r2, #0
 800600a:	601a      	str	r2, [r3, #0]
				cp_min_count = 0;
 800600c:	4b21      	ldr	r3, [pc, #132]	@ (8006094 <getCP_voltage+0x4dc>)
 800600e:	2200      	movs	r2, #0
 8006010:	601a      	str	r2, [r3, #0]
				cp_max_count2 = 0;
 8006012:	4b2c      	ldr	r3, [pc, #176]	@ (80060c4 <getCP_voltage+0x50c>)
 8006014:	2200      	movs	r2, #0
 8006016:	601a      	str	r2, [r3, #0]
				cp_min_count2 = 0;
 8006018:	4b1f      	ldr	r3, [pc, #124]	@ (8006098 <getCP_voltage+0x4e0>)
 800601a:	2200      	movs	r2, #0
 800601c:	601a      	str	r2, [r3, #0]
				max_done = false;
 800601e:	4b1c      	ldr	r3, [pc, #112]	@ (8006090 <getCP_voltage+0x4d8>)
 8006020:	2200      	movs	r2, #0
 8006022:	701a      	strb	r2, [r3, #0]
				min_done = false;
 8006024:	4b24      	ldr	r3, [pc, #144]	@ (80060b8 <getCP_voltage+0x500>)
 8006026:	2200      	movs	r2, #0
 8006028:	701a      	strb	r2, [r3, #0]
				cp_min_sum = 0;
 800602a:	4b1d      	ldr	r3, [pc, #116]	@ (80060a0 <getCP_voltage+0x4e8>)
 800602c:	2200      	movs	r2, #0
 800602e:	601a      	str	r2, [r3, #0]
				cp_min_avg = 0;
 8006030:	4b1c      	ldr	r3, [pc, #112]	@ (80060a4 <getCP_voltage+0x4ec>)
 8006032:	2200      	movs	r2, #0
 8006034:	801a      	strh	r2, [r3, #0]
				cp_max_sum = 0;
 8006036:	4b24      	ldr	r3, [pc, #144]	@ (80060c8 <getCP_voltage+0x510>)
 8006038:	2200      	movs	r2, #0
 800603a:	601a      	str	r2, [r3, #0]
				cp_max_avg = 0;
 800603c:	4b23      	ldr	r3, [pc, #140]	@ (80060cc <getCP_voltage+0x514>)
 800603e:	2200      	movs	r2, #0
 8006040:	801a      	strh	r2, [r3, #0]
				adc_min = 4000;
 8006042:	4b23      	ldr	r3, [pc, #140]	@ (80060d0 <getCP_voltage+0x518>)
 8006044:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8006048:	601a      	str	r2, [r3, #0]
				adc_max = 0;
 800604a:	4b22      	ldr	r3, [pc, #136]	@ (80060d4 <getCP_voltage+0x51c>)
 800604c:	2200      	movs	r2, #0
 800604e:	801a      	strh	r2, [r3, #0]
				dataCollected1 = false;
 8006050:	4b21      	ldr	r3, [pc, #132]	@ (80060d8 <getCP_voltage+0x520>)
 8006052:	2200      	movs	r2, #0
 8006054:	701a      	strb	r2, [r3, #0]
				dataCollected2 = false;
 8006056:	4b21      	ldr	r3, [pc, #132]	@ (80060dc <getCP_voltage+0x524>)
 8006058:	2200      	movs	r2, #0
 800605a:	701a      	strb	r2, [r3, #0]
}
 800605c:	bf00      	nop
 800605e:	3708      	adds	r7, #8
 8006060:	46bd      	mov	sp, r7
 8006062:	bdb0      	pop	{r4, r5, r7, pc}
 8006064:	f3af 8000 	nop.w
 8006068:	9999999a 	.word	0x9999999a
 800606c:	3fc99999 	.word	0x3fc99999
 8006070:	9999999a 	.word	0x9999999a
 8006074:	3fe99999 	.word	0x3fe99999
 8006078:	6bb98c7e 	.word	0x6bb98c7e
 800607c:	401eb909 	.word	0x401eb909
 8006080:	e147ae14 	.word	0xe147ae14
 8006084:	3ff0147a 	.word	0x3ff0147a
 8006088:	f62b6ae8 	.word	0xf62b6ae8
 800608c:	400d5d97 	.word	0x400d5d97
 8006090:	2000088e 	.word	0x2000088e
 8006094:	200007b4 	.word	0x200007b4
 8006098:	200007bc 	.word	0x200007bc
 800609c:	20000828 	.word	0x20000828
 80060a0:	200007a4 	.word	0x200007a4
 80060a4:	200007a8 	.word	0x200007a8
 80060a8:	20000918 	.word	0x20000918
 80060ac:	20000a08 	.word	0x20000a08
 80060b0:	40b00000 	.word	0x40b00000
 80060b4:	40240000 	.word	0x40240000
 80060b8:	2000088f 	.word	0x2000088f
 80060bc:	200008f4 	.word	0x200008f4
 80060c0:	200007b8 	.word	0x200007b8
 80060c4:	200007c0 	.word	0x200007c0
 80060c8:	200007ac 	.word	0x200007ac
 80060cc:	200007b0 	.word	0x200007b0
 80060d0:	20000004 	.word	0x20000004
 80060d4:	200007a0 	.word	0x200007a0
 80060d8:	2000088c 	.word	0x2000088c
 80060dc:	2000088d 	.word	0x2000088d

080060e0 <calibrateCP>:

void calibrateCP(int action)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
	readCP_stored();
 80060e8:	f7ff fd26 	bl	8005b38 <readCP_stored>

	//-------------------------------------------+12V genaration
	TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
 80060ec:	4b36      	ldr	r3, [pc, #216]	@ (80061c8 <calibrateCP+0xe8>)
 80060ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80060f2:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);
 80060f4:	4b34      	ldr	r3, [pc, #208]	@ (80061c8 <calibrateCP+0xe8>)
 80060f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80060fa:	641a      	str	r2, [r3, #64]	@ 0x40

	cp_readings_done = false;
 80060fc:	4b33      	ldr	r3, [pc, #204]	@ (80061cc <calibrateCP+0xec>)
 80060fe:	2200      	movs	r2, #0
 8006100:	701a      	strb	r2, [r3, #0]

	HAL_Delay(1000);
 8006102:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006106:	f004 fe53 	bl	800adb0 <HAL_Delay>

	vehile_pluged = (controlSide_data.controlPilot.cp_max <= 3400); //Condition should be change
 800610a:	4b31      	ldr	r3, [pc, #196]	@ (80061d0 <calibrateCP+0xf0>)
 800610c:	89db      	ldrh	r3, [r3, #14]
 800610e:	b29b      	uxth	r3, r3
 8006110:	f640 5248 	movw	r2, #3400	@ 0xd48
 8006114:	4293      	cmp	r3, r2
 8006116:	bf94      	ite	ls
 8006118:	2301      	movls	r3, #1
 800611a:	2300      	movhi	r3, #0
 800611c:	b2da      	uxtb	r2, r3
 800611e:	4b2d      	ldr	r3, [pc, #180]	@ (80061d4 <calibrateCP+0xf4>)
 8006120:	701a      	strb	r2, [r3, #0]
//	vehile_pluged = (controlSide_data.controlPilot.cp_max <= 3000);

	if (vehile_pluged == 0)
 8006122:	4b2c      	ldr	r3, [pc, #176]	@ (80061d4 <calibrateCP+0xf4>)
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	f083 0301 	eor.w	r3, r3, #1
 800612a:	b2db      	uxtb	r3, r3
 800612c:	2b00      	cmp	r3, #0
 800612e:	d046      	beq.n	80061be <calibrateCP+0xde>

		TIM1->CCR1 = (uint32_t) (PWMFULLON * 10); //-12V genaration
		TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);
		HAL_Delay(500); //Give some time to settle
#else
		uint16_t CP_val2 = 0;
 8006130:	2300      	movs	r3, #0
 8006132:	81fb      	strh	r3, [r7, #14]

		//-------------------------------------------(+12V) Generation
		TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
 8006134:	4b24      	ldr	r3, [pc, #144]	@ (80061c8 <calibrateCP+0xe8>)
 8006136:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800613a:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);
 800613c:	4b22      	ldr	r3, [pc, #136]	@ (80061c8 <calibrateCP+0xe8>)
 800613e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006142:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_Delay(1000); //Give some time to settle
 8006144:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006148:	f004 fe32 	bl	800adb0 <HAL_Delay>

		CP_val2 = (controlSide_data.controlPilot.cp_max
 800614c:	4b20      	ldr	r3, [pc, #128]	@ (80061d0 <calibrateCP+0xf0>)
 800614e:	89db      	ldrh	r3, [r3, #14]
 8006150:	b29a      	uxth	r2, r3
				+ controlSide_data.controlPilot.cp_min); //Take the average value
 8006152:	4b1f      	ldr	r3, [pc, #124]	@ (80061d0 <calibrateCP+0xf0>)
 8006154:	899b      	ldrh	r3, [r3, #12]
 8006156:	b29b      	uxth	r3, r3
		CP_val2 = (controlSide_data.controlPilot.cp_max
 8006158:	4413      	add	r3, r2
 800615a:	81fb      	strh	r3, [r7, #14]
		cpdata.cpmax = (CP_val2 / 2);
 800615c:	89fb      	ldrh	r3, [r7, #14]
 800615e:	085b      	lsrs	r3, r3, #1
 8006160:	b29a      	uxth	r2, r3
 8006162:	4b1d      	ldr	r3, [pc, #116]	@ (80061d8 <calibrateCP+0xf8>)
 8006164:	801a      	strh	r2, [r3, #0]

		//-------------------------------------------(-12V) Generation
		TIM1->CCR1 = (uint32_t) (PWMFULLOFF * 10);
 8006166:	4b18      	ldr	r3, [pc, #96]	@ (80061c8 <calibrateCP+0xe8>)
 8006168:	2200      	movs	r2, #0
 800616a:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM1->CCR4 = (uint32_t) (PWMFULLOFF * 10);
 800616c:	4b16      	ldr	r3, [pc, #88]	@ (80061c8 <calibrateCP+0xe8>)
 800616e:	2200      	movs	r2, #0
 8006170:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_Delay(2000);
 8006172:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8006176:	f004 fe1b 	bl	800adb0 <HAL_Delay>

		CP_val2 = (controlSide_data.controlPilot.cp_max
 800617a:	4b15      	ldr	r3, [pc, #84]	@ (80061d0 <calibrateCP+0xf0>)
 800617c:	89db      	ldrh	r3, [r3, #14]
 800617e:	b29a      	uxth	r2, r3
				+ controlSide_data.controlPilot.cp_min);
 8006180:	4b13      	ldr	r3, [pc, #76]	@ (80061d0 <calibrateCP+0xf0>)
 8006182:	899b      	ldrh	r3, [r3, #12]
 8006184:	b29b      	uxth	r3, r3
		CP_val2 = (controlSide_data.controlPilot.cp_max
 8006186:	4413      	add	r3, r2
 8006188:	81fb      	strh	r3, [r7, #14]
		cpdata.cpmin = (CP_val2 / 2);
 800618a:	89fb      	ldrh	r3, [r7, #14]
 800618c:	085b      	lsrs	r3, r3, #1
 800618e:	b29a      	uxth	r2, r3
 8006190:	4b11      	ldr	r3, [pc, #68]	@ (80061d8 <calibrateCP+0xf8>)
 8006192:	805a      	strh	r2, [r3, #2]

		//-------------------------------------------(0V) Calculation
		cpdata.cpzero = ((cpdata.cpmax) / 2); //To get the zeroth position
 8006194:	4b10      	ldr	r3, [pc, #64]	@ (80061d8 <calibrateCP+0xf8>)
 8006196:	881b      	ldrh	r3, [r3, #0]
 8006198:	b29b      	uxth	r3, r3
 800619a:	085b      	lsrs	r3, r3, #1
 800619c:	b29a      	uxth	r2, r3
 800619e:	4b0e      	ldr	r3, [pc, #56]	@ (80061d8 <calibrateCP+0xf8>)
 80061a0:	809a      	strh	r2, [r3, #4]

		saveCP_store();
 80061a2:	f7ff fce5 	bl	8005b70 <saveCP_store>

		//-------------------------------------------(+12V) Generation
		TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
 80061a6:	4b08      	ldr	r3, [pc, #32]	@ (80061c8 <calibrateCP+0xe8>)
 80061a8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80061ac:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);
 80061ae:	4b06      	ldr	r3, [pc, #24]	@ (80061c8 <calibrateCP+0xe8>)
 80061b0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80061b4:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_Delay(1000); //Give some time to settle
 80061b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80061ba:	f004 fdf9 	bl	800adb0 <HAL_Delay>
	 buzzer_cp_error();
	 HAL_Delay(1000);
	 HAL_NVIC_SystemReset(); //If charger is not calibrated then the system will not work.
	 }
	 */
}
 80061be:	bf00      	nop
 80061c0:	3710      	adds	r7, #16
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}
 80061c6:	bf00      	nop
 80061c8:	40012c00 	.word	0x40012c00
 80061cc:	20000903 	.word	0x20000903
 80061d0:	20000918 	.word	0x20000918
 80061d4:	20000902 	.word	0x20000902
 80061d8:	200009a4 	.word	0x200009a4
 80061dc:	00000000 	.word	0x00000000

080061e0 <load_balance>:

	return lowest;
}

void load_balance(bool uv_en)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	4603      	mov	r3, r0
 80061e8:	71fb      	strb	r3, [r7, #7]
	if (load_balance6s.timeout_6s == false)
 80061ea:	4b19      	ldr	r3, [pc, #100]	@ (8006250 <load_balance+0x70>)
 80061ec:	7adb      	ldrb	r3, [r3, #11]
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	f083 0301 	eor.w	r3, r3, #1
 80061f4:	b2db      	uxtb	r3, r3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d11f      	bne.n	800623a <load_balance+0x5a>
	{
		return;
	}

	tick_clear(&load_balance6s);
 80061fa:	4815      	ldr	r0, [pc, #84]	@ (8006250 <load_balance+0x70>)
 80061fc:	f002 fd3e 	bl	8008c7c <tick_clear>
		}
		return;
	}
#endif

	controlSide_data.controlPilot.PWMSET = CPDUTY_DEFAULT;
 8006200:	4b14      	ldr	r3, [pc, #80]	@ (8006254 <load_balance+0x74>)
 8006202:	2235      	movs	r2, #53	@ 0x35
 8006204:	80da      	strh	r2, [r3, #6]
//	if (controlSide_data.errorStatus.bit.serialAError == 1)
//	{
//		return;
//	}

	uint16_t temp = (uint16_t) (networkSide_data.maxCurrent_req / 0.6);
 8006206:	4b14      	ldr	r3, [pc, #80]	@ (8006258 <load_balance+0x78>)
 8006208:	791b      	ldrb	r3, [r3, #4]
 800620a:	b2db      	uxtb	r3, r3
 800620c:	4618      	mov	r0, r3
 800620e:	f7fd fcf1 	bl	8003bf4 <__aeabi_i2d>
 8006212:	a30d      	add	r3, pc, #52	@ (adr r3, 8006248 <load_balance+0x68>)
 8006214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006218:	f7fd fe80 	bl	8003f1c <__aeabi_ddiv>
 800621c:	4602      	mov	r2, r0
 800621e:	460b      	mov	r3, r1
 8006220:	4610      	mov	r0, r2
 8006222:	4619      	mov	r1, r3
 8006224:	f7fe f828 	bl	8004278 <__aeabi_d2uiz>
 8006228:	4603      	mov	r3, r0
 800622a:	81fb      	strh	r3, [r7, #14]

	if (temp >= CPMIN)
 800622c:	89fb      	ldrh	r3, [r7, #14]
 800622e:	2b09      	cmp	r3, #9
 8006230:	d904      	bls.n	800623c <load_balance+0x5c>
	{
		controlSide_data.controlPilot.PWMSET = temp;
 8006232:	4a08      	ldr	r2, [pc, #32]	@ (8006254 <load_balance+0x74>)
 8006234:	89fb      	ldrh	r3, [r7, #14]
 8006236:	80d3      	strh	r3, [r2, #6]
 8006238:	e000      	b.n	800623c <load_balance+0x5c>
		return;
 800623a:	bf00      	nop
	}
}
 800623c:	3710      	adds	r7, #16
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
 8006242:	bf00      	nop
 8006244:	f3af 8000 	nop.w
 8006248:	33333333 	.word	0x33333333
 800624c:	3fe33333 	.word	0x3fe33333
 8006250:	20000af8 	.word	0x20000af8
 8006254:	20000918 	.word	0x20000918
 8006258:	20000964 	.word	0x20000964

0800625c <monitor_cp>:

void monitor_cp(void)
{
 800625c:	b480      	push	{r7}
 800625e:	af00      	add	r7, sp, #0
//			CPFault_errorOutCounter = 0;
//			controlSide_data.errorStatus.bit.CPFault = 0;
//		}
//	}
//#endif
	if (charger_configGet.en_1.bit.cpf_en == 1)
 8006260:	4b2c      	ldr	r3, [pc, #176]	@ (8006314 <monitor_cp+0xb8>)
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8006268:	b2db      	uxtb	r3, r3
 800626a:	2b01      	cmp	r3, #1
 800626c:	d13b      	bne.n	80062e6 <monitor_cp+0x8a>
	{
		if ((controlSide_data.controlPilot.cp_Vmax > STATEF_MIN)
 800626e:	4b2a      	ldr	r3, [pc, #168]	@ (8006318 <monitor_cp+0xbc>)
 8006270:	8a5b      	ldrh	r3, [r3, #18]
 8006272:	b21b      	sxth	r3, r3
 8006274:	f113 0f68 	cmn.w	r3, #104	@ 0x68
 8006278:	db18      	blt.n	80062ac <monitor_cp+0x50>
				&& (controlSide_data.controlPilot.cp_Vmax < STATEC_MIN))
 800627a:	4b27      	ldr	r3, [pc, #156]	@ (8006318 <monitor_cp+0xbc>)
 800627c:	8a5b      	ldrh	r3, [r3, #18]
 800627e:	b21b      	sxth	r3, r3
 8006280:	2b2d      	cmp	r3, #45	@ 0x2d
 8006282:	dc13      	bgt.n	80062ac <monitor_cp+0x50>
		{
			CPFault_errorOutCounter = 0;
 8006284:	4b25      	ldr	r3, [pc, #148]	@ (800631c <monitor_cp+0xc0>)
 8006286:	2200      	movs	r2, #0
 8006288:	801a      	strh	r2, [r3, #0]
			CPFault_errorInCounter++;
 800628a:	4b25      	ldr	r3, [pc, #148]	@ (8006320 <monitor_cp+0xc4>)
 800628c:	881b      	ldrh	r3, [r3, #0]
 800628e:	3301      	adds	r3, #1
 8006290:	b29a      	uxth	r2, r3
 8006292:	4b23      	ldr	r3, [pc, #140]	@ (8006320 <monitor_cp+0xc4>)
 8006294:	801a      	strh	r2, [r3, #0]
			if (CPFault_errorInCounter >= CPFault_errorCount)
 8006296:	4b22      	ldr	r3, [pc, #136]	@ (8006320 <monitor_cp+0xc4>)
 8006298:	881b      	ldrh	r3, [r3, #0]
 800629a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800629e:	d322      	bcc.n	80062e6 <monitor_cp+0x8a>
			{
				controlSide_data.errorStatus.bit.CPFault = 1;
 80062a0:	4a1d      	ldr	r2, [pc, #116]	@ (8006318 <monitor_cp+0xbc>)
 80062a2:	7853      	ldrb	r3, [r2, #1]
 80062a4:	f043 0310 	orr.w	r3, r3, #16
 80062a8:	7053      	strb	r3, [r2, #1]
			if (CPFault_errorInCounter >= CPFault_errorCount)
 80062aa:	e01c      	b.n	80062e6 <monitor_cp+0x8a>
			}
		}
		else
		{
			if (controlSide_data.status.bit.connector_state == 0)
 80062ac:	4b1a      	ldr	r3, [pc, #104]	@ (8006318 <monitor_cp+0xbc>)
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d115      	bne.n	80062e6 <monitor_cp+0x8a>
			{
				CPFault_errorInCounter = 0;
 80062ba:	4b19      	ldr	r3, [pc, #100]	@ (8006320 <monitor_cp+0xc4>)
 80062bc:	2200      	movs	r2, #0
 80062be:	801a      	strh	r2, [r3, #0]
				CPFault_errorOutCounter++;
 80062c0:	4b16      	ldr	r3, [pc, #88]	@ (800631c <monitor_cp+0xc0>)
 80062c2:	881b      	ldrh	r3, [r3, #0]
 80062c4:	3301      	adds	r3, #1
 80062c6:	b29a      	uxth	r2, r3
 80062c8:	4b14      	ldr	r3, [pc, #80]	@ (800631c <monitor_cp+0xc0>)
 80062ca:	801a      	strh	r2, [r3, #0]
				if (CPFault_errorOutCounter >= CPFault_errorCount)
 80062cc:	4b13      	ldr	r3, [pc, #76]	@ (800631c <monitor_cp+0xc0>)
 80062ce:	881b      	ldrh	r3, [r3, #0]
 80062d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80062d4:	d307      	bcc.n	80062e6 <monitor_cp+0x8a>
				{
					CPFault_errorOutCounter = 0;
 80062d6:	4b11      	ldr	r3, [pc, #68]	@ (800631c <monitor_cp+0xc0>)
 80062d8:	2200      	movs	r2, #0
 80062da:	801a      	strh	r2, [r3, #0]
					controlSide_data.errorStatus.bit.CPFault = 0;
 80062dc:	4a0e      	ldr	r2, [pc, #56]	@ (8006318 <monitor_cp+0xbc>)
 80062de:	7853      	ldrb	r3, [r2, #1]
 80062e0:	f023 0310 	bic.w	r3, r3, #16
 80062e4:	7053      	strb	r3, [r2, #1]
				}
			}
		}
	}

	if (controlSide_data.controlPilot.PWMSET < CPMIN)
 80062e6:	4b0c      	ldr	r3, [pc, #48]	@ (8006318 <monitor_cp+0xbc>)
 80062e8:	88db      	ldrh	r3, [r3, #6]
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	2b09      	cmp	r3, #9
 80062ee:	d803      	bhi.n	80062f8 <monitor_cp+0x9c>
	{
		cpMin_reached = true;
 80062f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006324 <monitor_cp+0xc8>)
 80062f2:	2201      	movs	r2, #1
 80062f4:	701a      	strb	r2, [r3, #0]
		return;
 80062f6:	e00a      	b.n	800630e <monitor_cp+0xb2>
	}

	cpMin_reached = false;
 80062f8:	4b0a      	ldr	r3, [pc, #40]	@ (8006324 <monitor_cp+0xc8>)
 80062fa:	2200      	movs	r2, #0
 80062fc:	701a      	strb	r2, [r3, #0]

	if (controlSide_data.controlPilot.PWMSET >= CPMAX)
 80062fe:	4b06      	ldr	r3, [pc, #24]	@ (8006318 <monitor_cp+0xbc>)
 8006300:	88db      	ldrh	r3, [r3, #6]
 8006302:	b29b      	uxth	r3, r3
 8006304:	2b34      	cmp	r3, #52	@ 0x34
 8006306:	d902      	bls.n	800630e <monitor_cp+0xb2>
	{
		controlSide_data.controlPilot.PWMSET = CPMAX;
 8006308:	4b03      	ldr	r3, [pc, #12]	@ (8006318 <monitor_cp+0xbc>)
 800630a:	2235      	movs	r2, #53	@ 0x35
 800630c:	80da      	strh	r2, [r3, #6]
	}
}
 800630e:	46bd      	mov	sp, r7
 8006310:	bc80      	pop	{r7}
 8006312:	4770      	bx	lr
 8006314:	200009b0 	.word	0x200009b0
 8006318:	20000918 	.word	0x20000918
 800631c:	20000900 	.word	0x20000900
 8006320:	200008fe 	.word	0x200008fe
 8006324:	2000099e 	.word	0x2000099e

08006328 <setCP_duty>:

void setCP_duty(void)
{
 8006328:	b480      	push	{r7}
 800632a:	af00      	add	r7, sp, #0
//		else
//		{
//			controlSide_data.controlPilot.cpDuty = PWMFULLON;
//		}
//	}
	if (currentState == STATE_F)
 800632c:	4b21      	ldr	r3, [pc, #132]	@ (80063b4 <setCP_duty+0x8c>)
 800632e:	781b      	ldrb	r3, [r3, #0]
 8006330:	b2db      	uxtb	r3, r3
 8006332:	2b08      	cmp	r3, #8
 8006334:	d10c      	bne.n	8006350 <setCP_duty+0x28>
	{
		if (controlSide_data.controlPilot.cp_enable == 1)
 8006336:	4b20      	ldr	r3, [pc, #128]	@ (80063b8 <setCP_duty+0x90>)
 8006338:	7a5b      	ldrb	r3, [r3, #9]
 800633a:	b2db      	uxtb	r3, r3
 800633c:	2b01      	cmp	r3, #1
 800633e:	d103      	bne.n	8006348 <setCP_duty+0x20>
		{
			controlSide_data.controlPilot.cpDuty = PWMFULLON;
 8006340:	4b1d      	ldr	r3, [pc, #116]	@ (80063b8 <setCP_duty+0x90>)
 8006342:	2264      	movs	r2, #100	@ 0x64
 8006344:	815a      	strh	r2, [r3, #10]
 8006346:	e01a      	b.n	800637e <setCP_duty+0x56>
		}
		else
		{
			controlSide_data.controlPilot.cpDuty = PWMFULLOFF;
 8006348:	4b1b      	ldr	r3, [pc, #108]	@ (80063b8 <setCP_duty+0x90>)
 800634a:	2200      	movs	r2, #0
 800634c:	815a      	strh	r2, [r3, #10]
 800634e:	e016      	b.n	800637e <setCP_duty+0x56>
		}
	}
	else
	{
		if (controlSide_data.controlPilot.cp_enable == 1)
 8006350:	4b19      	ldr	r3, [pc, #100]	@ (80063b8 <setCP_duty+0x90>)
 8006352:	7a5b      	ldrb	r3, [r3, #9]
 8006354:	b2db      	uxtb	r3, r3
 8006356:	2b01      	cmp	r3, #1
 8006358:	d10e      	bne.n	8006378 <setCP_duty+0x50>
		{
			if (controlSide_data.controlPilot.cp_duty_enable == 1)
 800635a:	4b17      	ldr	r3, [pc, #92]	@ (80063b8 <setCP_duty+0x90>)
 800635c:	7a1b      	ldrb	r3, [r3, #8]
 800635e:	b2db      	uxtb	r3, r3
 8006360:	2b01      	cmp	r3, #1
 8006362:	d105      	bne.n	8006370 <setCP_duty+0x48>
			{
				controlSide_data.controlPilot.cpDuty =
						controlSide_data.controlPilot.PWMSET;
 8006364:	4b14      	ldr	r3, [pc, #80]	@ (80063b8 <setCP_duty+0x90>)
 8006366:	88db      	ldrh	r3, [r3, #6]
 8006368:	b29a      	uxth	r2, r3
				controlSide_data.controlPilot.cpDuty =
 800636a:	4b13      	ldr	r3, [pc, #76]	@ (80063b8 <setCP_duty+0x90>)
 800636c:	815a      	strh	r2, [r3, #10]
 800636e:	e006      	b.n	800637e <setCP_duty+0x56>
			}
			else
			{
				controlSide_data.controlPilot.cpDuty = PWMFULLON;
 8006370:	4b11      	ldr	r3, [pc, #68]	@ (80063b8 <setCP_duty+0x90>)
 8006372:	2264      	movs	r2, #100	@ 0x64
 8006374:	815a      	strh	r2, [r3, #10]
 8006376:	e002      	b.n	800637e <setCP_duty+0x56>
			}

		}
		else
		{
			controlSide_data.controlPilot.cpDuty = PWMFULLOFF;
 8006378:	4b0f      	ldr	r3, [pc, #60]	@ (80063b8 <setCP_duty+0x90>)
 800637a:	2200      	movs	r2, #0
 800637c:	815a      	strh	r2, [r3, #10]
		}
	}

	TIM1->CCR1 = (uint32_t) (controlSide_data.controlPilot.cpDuty * 10);
 800637e:	4b0e      	ldr	r3, [pc, #56]	@ (80063b8 <setCP_duty+0x90>)
 8006380:	895b      	ldrh	r3, [r3, #10]
 8006382:	b29b      	uxth	r3, r3
 8006384:	461a      	mov	r2, r3
 8006386:	4613      	mov	r3, r2
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	4413      	add	r3, r2
 800638c:	005b      	lsls	r3, r3, #1
 800638e:	461a      	mov	r2, r3
 8006390:	4b0a      	ldr	r3, [pc, #40]	@ (80063bc <setCP_duty+0x94>)
 8006392:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM1->CCR4 = (uint32_t) (controlSide_data.controlPilot.cpDuty * 10);
 8006394:	4b08      	ldr	r3, [pc, #32]	@ (80063b8 <setCP_duty+0x90>)
 8006396:	895b      	ldrh	r3, [r3, #10]
 8006398:	b29b      	uxth	r3, r3
 800639a:	461a      	mov	r2, r3
 800639c:	4613      	mov	r3, r2
 800639e:	009b      	lsls	r3, r3, #2
 80063a0:	4413      	add	r3, r2
 80063a2:	005b      	lsls	r3, r3, #1
 80063a4:	461a      	mov	r2, r3
 80063a6:	4b05      	ldr	r3, [pc, #20]	@ (80063bc <setCP_duty+0x94>)
 80063a8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80063aa:	bf00      	nop
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bc80      	pop	{r7}
 80063b0:	4770      	bx	lr
 80063b2:	bf00      	nop
 80063b4:	20000008 	.word	0x20000008
 80063b8:	20000918 	.word	0x20000918
 80063bc:	40012c00 	.word	0x40012c00

080063c0 <bootup_vehicleCheck>:
		}
	}
}

void bootup_vehicleCheck(void)
{
 80063c0:	b480      	push	{r7}
 80063c2:	af00      	add	r7, sp, #0
	if (controlSide_data.controlPilot.cp_Vmax > STATEA_MIN)
 80063c4:	4b19      	ldr	r3, [pc, #100]	@ (800642c <bootup_vehicleCheck+0x6c>)
 80063c6:	8a5b      	ldrh	r3, [r3, #18]
 80063c8:	b21b      	sxth	r3, r3
 80063ca:	2b6a      	cmp	r3, #106	@ 0x6a
 80063cc:	dd05      	ble.n	80063da <bootup_vehicleCheck+0x1a>
	{
		controlSide_data.networkSide_request.bit.vehicle_Check = 0;
 80063ce:	4a17      	ldr	r2, [pc, #92]	@ (800642c <bootup_vehicleCheck+0x6c>)
 80063d0:	7d53      	ldrb	r3, [r2, #21]
 80063d2:	f023 0308 	bic.w	r3, r3, #8
 80063d6:	7553      	strb	r3, [r2, #21]
		{
			stateEntry_flag = true;
			currentState = STATE_C1;
		}
	}
}
 80063d8:	e024      	b.n	8006424 <bootup_vehicleCheck+0x64>
		controlSide_data.networkSide_request.bit.vehicle_Check = 1;
 80063da:	4a14      	ldr	r2, [pc, #80]	@ (800642c <bootup_vehicleCheck+0x6c>)
 80063dc:	7d53      	ldrb	r3, [r2, #21]
 80063de:	f043 0308 	orr.w	r3, r3, #8
 80063e2:	7553      	strb	r3, [r2, #21]
		if ((controlSide_data.controlPilot.cp_Vmax > STATEB_MIN) //Jump to STATE B1
 80063e4:	4b11      	ldr	r3, [pc, #68]	@ (800642c <bootup_vehicleCheck+0x6c>)
 80063e6:	8a5b      	ldrh	r3, [r3, #18]
 80063e8:	b21b      	sxth	r3, r3
 80063ea:	2b4c      	cmp	r3, #76	@ 0x4c
 80063ec:	dd0a      	ble.n	8006404 <bootup_vehicleCheck+0x44>
		&& (controlSide_data.controlPilot.cp_Vmax < STATEB_MAX))
 80063ee:	4b0f      	ldr	r3, [pc, #60]	@ (800642c <bootup_vehicleCheck+0x6c>)
 80063f0:	8a5b      	ldrh	r3, [r3, #18]
 80063f2:	b21b      	sxth	r3, r3
 80063f4:	2b67      	cmp	r3, #103	@ 0x67
 80063f6:	dc05      	bgt.n	8006404 <bootup_vehicleCheck+0x44>
			stateEntry_flag = true;
 80063f8:	4b0d      	ldr	r3, [pc, #52]	@ (8006430 <bootup_vehicleCheck+0x70>)
 80063fa:	2201      	movs	r2, #1
 80063fc:	701a      	strb	r2, [r3, #0]
			currentState = STATE_B1;
 80063fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006434 <bootup_vehicleCheck+0x74>)
 8006400:	2203      	movs	r2, #3
 8006402:	701a      	strb	r2, [r3, #0]
		if ((controlSide_data.controlPilot.cp_Vmax > STATEC_MIN) //Jump to STATE C1
 8006404:	4b09      	ldr	r3, [pc, #36]	@ (800642c <bootup_vehicleCheck+0x6c>)
 8006406:	8a5b      	ldrh	r3, [r3, #18]
 8006408:	b21b      	sxth	r3, r3
 800640a:	2b2e      	cmp	r3, #46	@ 0x2e
 800640c:	dd0a      	ble.n	8006424 <bootup_vehicleCheck+0x64>
		&& (controlSide_data.controlPilot.cp_Vmax < STATEC_MAX))
 800640e:	4b07      	ldr	r3, [pc, #28]	@ (800642c <bootup_vehicleCheck+0x6c>)
 8006410:	8a5b      	ldrh	r3, [r3, #18]
 8006412:	b21b      	sxth	r3, r3
 8006414:	2b49      	cmp	r3, #73	@ 0x49
 8006416:	dc05      	bgt.n	8006424 <bootup_vehicleCheck+0x64>
			stateEntry_flag = true;
 8006418:	4b05      	ldr	r3, [pc, #20]	@ (8006430 <bootup_vehicleCheck+0x70>)
 800641a:	2201      	movs	r2, #1
 800641c:	701a      	strb	r2, [r3, #0]
			currentState = STATE_C1;
 800641e:	4b05      	ldr	r3, [pc, #20]	@ (8006434 <bootup_vehicleCheck+0x74>)
 8006420:	2205      	movs	r2, #5
 8006422:	701a      	strb	r2, [r3, #0]
}
 8006424:	bf00      	nop
 8006426:	46bd      	mov	sp, r7
 8006428:	bc80      	pop	{r7}
 800642a:	4770      	bx	lr
 800642c:	20000918 	.word	0x20000918
 8006430:	2000000a 	.word	0x2000000a
 8006434:	20000008 	.word	0x20000008

08006438 <check_vehicleConnector>:

void check_vehicleConnector(void)
{
 8006438:	b480      	push	{r7}
 800643a:	af00      	add	r7, sp, #0
	if (controlSide_data.controlPilot.cp_enable)
 800643c:	4b1c      	ldr	r3, [pc, #112]	@ (80064b0 <check_vehicleConnector+0x78>)
 800643e:	7a5b      	ldrb	r3, [r3, #9]
 8006440:	b2db      	uxtb	r3, r3
 8006442:	2b00      	cmp	r3, #0
 8006444:	d02f      	beq.n	80064a6 <check_vehicleConnector+0x6e>
	{
		if ((controlSide_data.controlPilot.cp_Vmax > 0)
 8006446:	4b1a      	ldr	r3, [pc, #104]	@ (80064b0 <check_vehicleConnector+0x78>)
 8006448:	8a5b      	ldrh	r3, [r3, #18]
 800644a:	b21b      	sxth	r3, r3
 800644c:	2b00      	cmp	r3, #0
 800644e:	dd17      	ble.n	8006480 <check_vehicleConnector+0x48>
				&& (controlSide_data.controlPilot.cp_Vmax < STATEA_MIN))
 8006450:	4b17      	ldr	r3, [pc, #92]	@ (80064b0 <check_vehicleConnector+0x78>)
 8006452:	8a5b      	ldrh	r3, [r3, #18]
 8006454:	b21b      	sxth	r3, r3
 8006456:	2b69      	cmp	r3, #105	@ 0x69
 8006458:	dc12      	bgt.n	8006480 <check_vehicleConnector+0x48>
		{
			vehicle_checkInCounter = 0;
 800645a:	4b16      	ldr	r3, [pc, #88]	@ (80064b4 <check_vehicleConnector+0x7c>)
 800645c:	2200      	movs	r2, #0
 800645e:	701a      	strb	r2, [r3, #0]
			vehicle_checkOutCounter++;
 8006460:	4b15      	ldr	r3, [pc, #84]	@ (80064b8 <check_vehicleConnector+0x80>)
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	3301      	adds	r3, #1
 8006466:	b2da      	uxtb	r2, r3
 8006468:	4b13      	ldr	r3, [pc, #76]	@ (80064b8 <check_vehicleConnector+0x80>)
 800646a:	701a      	strb	r2, [r3, #0]

			if (vehicle_checkOutCounter >= vehicle_checkCount)
 800646c:	4b12      	ldr	r3, [pc, #72]	@ (80064b8 <check_vehicleConnector+0x80>)
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	2b18      	cmp	r3, #24
 8006472:	d918      	bls.n	80064a6 <check_vehicleConnector+0x6e>
			{
				controlSide_data.status.bit.connector_state = 0;
 8006474:	4a0e      	ldr	r2, [pc, #56]	@ (80064b0 <check_vehicleConnector+0x78>)
 8006476:	7813      	ldrb	r3, [r2, #0]
 8006478:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800647c:	7013      	strb	r3, [r2, #0]
			if (vehicle_checkOutCounter >= vehicle_checkCount)
 800647e:	e012      	b.n	80064a6 <check_vehicleConnector+0x6e>
			}
		}
		else
		{
			vehicle_checkOutCounter = 0;
 8006480:	4b0d      	ldr	r3, [pc, #52]	@ (80064b8 <check_vehicleConnector+0x80>)
 8006482:	2200      	movs	r2, #0
 8006484:	701a      	strb	r2, [r3, #0]
			vehicle_checkInCounter++;
 8006486:	4b0b      	ldr	r3, [pc, #44]	@ (80064b4 <check_vehicleConnector+0x7c>)
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	3301      	adds	r3, #1
 800648c:	b2da      	uxtb	r2, r3
 800648e:	4b09      	ldr	r3, [pc, #36]	@ (80064b4 <check_vehicleConnector+0x7c>)
 8006490:	701a      	strb	r2, [r3, #0]

			if (vehicle_checkInCounter >= vehicle_checkCount)
 8006492:	4b08      	ldr	r3, [pc, #32]	@ (80064b4 <check_vehicleConnector+0x7c>)
 8006494:	781b      	ldrb	r3, [r3, #0]
 8006496:	2b18      	cmp	r3, #24
 8006498:	d905      	bls.n	80064a6 <check_vehicleConnector+0x6e>
			{
				controlSide_data.status.bit.connector_state = 1;
 800649a:	4a05      	ldr	r2, [pc, #20]	@ (80064b0 <check_vehicleConnector+0x78>)
 800649c:	7813      	ldrb	r3, [r2, #0]
 800649e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064a2:	7013      	strb	r3, [r2, #0]
			}
		}
	}
}
 80064a4:	e7ff      	b.n	80064a6 <check_vehicleConnector+0x6e>
 80064a6:	bf00      	nop
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bc80      	pop	{r7}
 80064ac:	4770      	bx	lr
 80064ae:	bf00      	nop
 80064b0:	20000918 	.word	0x20000918
 80064b4:	20000912 	.word	0x20000912
 80064b8:	20000913 	.word	0x20000913

080064bc <check_PWMActive>:

void check_PWMActive(void)
{
 80064bc:	b480      	push	{r7}
 80064be:	af00      	add	r7, sp, #0
	if (charger_init_flag == true)
 80064c0:	4b26      	ldr	r3, [pc, #152]	@ (800655c <check_PWMActive+0xa0>)
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d044      	beq.n	8006554 <check_PWMActive+0x98>
	{
		static uint16_t diff;

		if (controlSide_data.controlPilot.cp_duty_enable == 1)
 80064ca:	4b25      	ldr	r3, [pc, #148]	@ (8006560 <check_PWMActive+0xa4>)
 80064cc:	7a1b      	ldrb	r3, [r3, #8]
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d13a      	bne.n	800654a <check_PWMActive+0x8e>
		{
			diff = (controlSide_data.controlPilot.cp_max
 80064d4:	4b22      	ldr	r3, [pc, #136]	@ (8006560 <check_PWMActive+0xa4>)
 80064d6:	89db      	ldrh	r3, [r3, #14]
 80064d8:	b29a      	uxth	r2, r3
					- controlSide_data.controlPilot.cp_min);
 80064da:	4b21      	ldr	r3, [pc, #132]	@ (8006560 <check_PWMActive+0xa4>)
 80064dc:	899b      	ldrh	r3, [r3, #12]
 80064de:	b29b      	uxth	r3, r3
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	b29a      	uxth	r2, r3
			diff = (controlSide_data.controlPilot.cp_max
 80064e4:	4b1f      	ldr	r3, [pc, #124]	@ (8006564 <check_PWMActive+0xa8>)
 80064e6:	801a      	strh	r2, [r3, #0]

			if (diff > 1000)
 80064e8:	4b1e      	ldr	r3, [pc, #120]	@ (8006564 <check_PWMActive+0xa8>)
 80064ea:	881b      	ldrh	r3, [r3, #0]
 80064ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80064f0:	d915      	bls.n	800651e <check_PWMActive+0x62>
			{
				PWMActive_OutCounter = 0;
 80064f2:	4b1d      	ldr	r3, [pc, #116]	@ (8006568 <check_PWMActive+0xac>)
 80064f4:	2200      	movs	r2, #0
 80064f6:	801a      	strh	r2, [r3, #0]
				PWMActive_InCounter++;
 80064f8:	4b1c      	ldr	r3, [pc, #112]	@ (800656c <check_PWMActive+0xb0>)
 80064fa:	881b      	ldrh	r3, [r3, #0]
 80064fc:	3301      	adds	r3, #1
 80064fe:	b29a      	uxth	r2, r3
 8006500:	4b1a      	ldr	r3, [pc, #104]	@ (800656c <check_PWMActive+0xb0>)
 8006502:	801a      	strh	r2, [r3, #0]
				if (PWMActive_InCounter >= PWMActive_count)
 8006504:	4b19      	ldr	r3, [pc, #100]	@ (800656c <check_PWMActive+0xb0>)
 8006506:	881b      	ldrh	r3, [r3, #0]
 8006508:	2b63      	cmp	r3, #99	@ 0x63
 800650a:	d923      	bls.n	8006554 <check_PWMActive+0x98>
				{
					PWMActive_InCounter = 0;
 800650c:	4b17      	ldr	r3, [pc, #92]	@ (800656c <check_PWMActive+0xb0>)
 800650e:	2200      	movs	r2, #0
 8006510:	801a      	strh	r2, [r3, #0]
					controlSide_data.status.bit.cpPWM_active = 1;
 8006512:	4a13      	ldr	r2, [pc, #76]	@ (8006560 <check_PWMActive+0xa4>)
 8006514:	7813      	ldrb	r3, [r2, #0]
 8006516:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800651a:	7013      	strb	r3, [r2, #0]
		else
		{
			controlSide_data.status.bit.cpPWM_active = 0;
		}
	}
}
 800651c:	e01a      	b.n	8006554 <check_PWMActive+0x98>
				PWMActive_InCounter = 0;
 800651e:	4b13      	ldr	r3, [pc, #76]	@ (800656c <check_PWMActive+0xb0>)
 8006520:	2200      	movs	r2, #0
 8006522:	801a      	strh	r2, [r3, #0]
				PWMActive_OutCounter++;
 8006524:	4b10      	ldr	r3, [pc, #64]	@ (8006568 <check_PWMActive+0xac>)
 8006526:	881b      	ldrh	r3, [r3, #0]
 8006528:	3301      	adds	r3, #1
 800652a:	b29a      	uxth	r2, r3
 800652c:	4b0e      	ldr	r3, [pc, #56]	@ (8006568 <check_PWMActive+0xac>)
 800652e:	801a      	strh	r2, [r3, #0]
				if (PWMActive_OutCounter >= PWMActive_count)
 8006530:	4b0d      	ldr	r3, [pc, #52]	@ (8006568 <check_PWMActive+0xac>)
 8006532:	881b      	ldrh	r3, [r3, #0]
 8006534:	2b63      	cmp	r3, #99	@ 0x63
 8006536:	d90d      	bls.n	8006554 <check_PWMActive+0x98>
					PWMActive_OutCounter = 0;
 8006538:	4b0b      	ldr	r3, [pc, #44]	@ (8006568 <check_PWMActive+0xac>)
 800653a:	2200      	movs	r2, #0
 800653c:	801a      	strh	r2, [r3, #0]
					controlSide_data.status.bit.cpPWM_active = 0;
 800653e:	4a08      	ldr	r2, [pc, #32]	@ (8006560 <check_PWMActive+0xa4>)
 8006540:	7813      	ldrb	r3, [r2, #0]
 8006542:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006546:	7013      	strb	r3, [r2, #0]
}
 8006548:	e004      	b.n	8006554 <check_PWMActive+0x98>
			controlSide_data.status.bit.cpPWM_active = 0;
 800654a:	4a05      	ldr	r2, [pc, #20]	@ (8006560 <check_PWMActive+0xa4>)
 800654c:	7813      	ldrb	r3, [r2, #0]
 800654e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006552:	7013      	strb	r3, [r2, #0]
}
 8006554:	bf00      	nop
 8006556:	46bd      	mov	sp, r7
 8006558:	bc80      	pop	{r7}
 800655a:	4770      	bx	lr
 800655c:	2000099f 	.word	0x2000099f
 8006560:	20000918 	.word	0x20000918
 8006564:	20000914 	.word	0x20000914
 8006568:	200008fc 	.word	0x200008fc
 800656c:	200008fa 	.word	0x200008fa

08006570 <init_dataStructures>:
volatile float VREF_AVG = 0.0;
volatile uint8_t vref_count = 0;
volatile float Temperature = 0.0;

void init_dataStructures(void)
{
 8006570:	b480      	push	{r7}
 8006572:	af00      	add	r7, sp, #0
	controlSide_data.controlPilot.cpDuty = PWMFULLON;
 8006574:	4b74      	ldr	r3, [pc, #464]	@ (8006748 <init_dataStructures+0x1d8>)
 8006576:	2264      	movs	r2, #100	@ 0x64
 8006578:	815a      	strh	r2, [r3, #10]
	controlSide_data.controlPilot.cp_Vmax = 0;
 800657a:	4b73      	ldr	r3, [pc, #460]	@ (8006748 <init_dataStructures+0x1d8>)
 800657c:	2200      	movs	r2, #0
 800657e:	825a      	strh	r2, [r3, #18]
	controlSide_data.controlPilot.cp_Vmin = 3800;
 8006580:	4b71      	ldr	r3, [pc, #452]	@ (8006748 <init_dataStructures+0x1d8>)
 8006582:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8006586:	821a      	strh	r2, [r3, #16]
	controlSide_data.controlPilot.cp_max = 0;
 8006588:	4b6f      	ldr	r3, [pc, #444]	@ (8006748 <init_dataStructures+0x1d8>)
 800658a:	2200      	movs	r2, #0
 800658c:	81da      	strh	r2, [r3, #14]
	controlSide_data.controlPilot.cp_min = 0;
 800658e:	4b6e      	ldr	r3, [pc, #440]	@ (8006748 <init_dataStructures+0x1d8>)
 8006590:	2200      	movs	r2, #0
 8006592:	819a      	strh	r2, [r3, #12]
	controlSide_data.controlPilot.cp_enable = 1;
 8006594:	4b6c      	ldr	r3, [pc, #432]	@ (8006748 <init_dataStructures+0x1d8>)
 8006596:	2201      	movs	r2, #1
 8006598:	725a      	strb	r2, [r3, #9]
	controlSide_data.controlPilot.cp_duty_enable = 0;
 800659a:	4b6b      	ldr	r3, [pc, #428]	@ (8006748 <init_dataStructures+0x1d8>)
 800659c:	2200      	movs	r2, #0
 800659e:	721a      	strb	r2, [r3, #8]
	controlSide_data.errorStatus.all = 0;
 80065a0:	4b69      	ldr	r3, [pc, #420]	@ (8006748 <init_dataStructures+0x1d8>)
 80065a2:	2200      	movs	r2, #0
 80065a4:	705a      	strb	r2, [r3, #1]
	controlSide_data.errorStatus.all = 0;
 80065a6:	4b68      	ldr	r3, [pc, #416]	@ (8006748 <init_dataStructures+0x1d8>)
 80065a8:	2200      	movs	r2, #0
 80065aa:	705a      	strb	r2, [r3, #1]
	controlSide_data.errorStatus.all = 0;
 80065ac:	4b66      	ldr	r3, [pc, #408]	@ (8006748 <init_dataStructures+0x1d8>)
 80065ae:	2200      	movs	r2, #0
 80065b0:	705a      	strb	r2, [r3, #1]
	controlSide_data.inputs.all = 0;
 80065b2:	4b65      	ldr	r3, [pc, #404]	@ (8006748 <init_dataStructures+0x1d8>)
 80065b4:	2200      	movs	r2, #0
 80065b6:	809a      	strh	r2, [r3, #4]
	controlSide_data.networkSide_request.all = 0;
 80065b8:	4b63      	ldr	r3, [pc, #396]	@ (8006748 <init_dataStructures+0x1d8>)
 80065ba:	2200      	movs	r2, #0
 80065bc:	755a      	strb	r2, [r3, #21]
	controlSide_data.outputs.all = 0;
 80065be:	4b62      	ldr	r3, [pc, #392]	@ (8006748 <init_dataStructures+0x1d8>)
 80065c0:	2200      	movs	r2, #0
 80065c2:	805a      	strh	r2, [r3, #2]
	controlSide_data.powerSide_request.all = 0;
 80065c4:	4b60      	ldr	r3, [pc, #384]	@ (8006748 <init_dataStructures+0x1d8>)
 80065c6:	2200      	movs	r2, #0
 80065c8:	751a      	strb	r2, [r3, #20]
	controlSide_data.status.all = 0;
 80065ca:	4b5f      	ldr	r3, [pc, #380]	@ (8006748 <init_dataStructures+0x1d8>)
 80065cc:	2200      	movs	r2, #0
 80065ce:	701a      	strb	r2, [r3, #0]
	controlSide_data.warnings.all = 0;
 80065d0:	4b5d      	ldr	r3, [pc, #372]	@ (8006748 <init_dataStructures+0x1d8>)
 80065d2:	2200      	movs	r2, #0
 80065d4:	759a      	strb	r2, [r3, #22]
	controlSide_data.mcuTemp = 0.0;
 80065d6:	4b5c      	ldr	r3, [pc, #368]	@ (8006748 <init_dataStructures+0x1d8>)
 80065d8:	f04f 0200 	mov.w	r2, #0
 80065dc:	619a      	str	r2, [r3, #24]

	powerSide_data.voltage.VA = 0;
 80065de:	4b5b      	ldr	r3, [pc, #364]	@ (800674c <init_dataStructures+0x1dc>)
 80065e0:	2200      	movs	r2, #0
 80065e2:	829a      	strh	r2, [r3, #20]
	powerSide_data.voltage.VB = 0;
 80065e4:	4b59      	ldr	r3, [pc, #356]	@ (800674c <init_dataStructures+0x1dc>)
 80065e6:	2200      	movs	r2, #0
 80065e8:	82da      	strh	r2, [r3, #22]
	powerSide_data.voltage.VC = 0;
 80065ea:	4b58      	ldr	r3, [pc, #352]	@ (800674c <init_dataStructures+0x1dc>)
 80065ec:	2200      	movs	r2, #0
 80065ee:	831a      	strh	r2, [r3, #24]
	powerSide_data.current.IA = 0;
 80065f0:	4b56      	ldr	r3, [pc, #344]	@ (800674c <init_dataStructures+0x1dc>)
 80065f2:	2200      	movs	r2, #0
 80065f4:	835a      	strh	r2, [r3, #26]
	powerSide_data.current.IB = 0;
 80065f6:	4b55      	ldr	r3, [pc, #340]	@ (800674c <init_dataStructures+0x1dc>)
 80065f8:	2200      	movs	r2, #0
 80065fa:	839a      	strh	r2, [r3, #28]
	powerSide_data.current.IC = 0;
 80065fc:	4b53      	ldr	r3, [pc, #332]	@ (800674c <init_dataStructures+0x1dc>)
 80065fe:	2200      	movs	r2, #0
 8006600:	83da      	strh	r2, [r3, #30]
	powerSide_data.powerEnergy.power = 0;
 8006602:	4b52      	ldr	r3, [pc, #328]	@ (800674c <init_dataStructures+0x1dc>)
 8006604:	2200      	movs	r2, #0
 8006606:	f883 2020 	strb.w	r2, [r3, #32]
	powerSide_data.powerEnergy.kWh = 0;
 800660a:	4b50      	ldr	r3, [pc, #320]	@ (800674c <init_dataStructures+0x1dc>)
 800660c:	2200      	movs	r2, #0
 800660e:	625a      	str	r2, [r3, #36]	@ 0x24
	powerSide_data.frequency = 0;
 8006610:	4b4e      	ldr	r3, [pc, #312]	@ (800674c <init_dataStructures+0x1dc>)
 8006612:	2200      	movs	r2, #0
 8006614:	859a      	strh	r2, [r3, #44]	@ 0x2c
	powerSide_data.errorStatus.all = 0;
 8006616:	4b4d      	ldr	r3, [pc, #308]	@ (800674c <init_dataStructures+0x1dc>)
 8006618:	2200      	movs	r2, #0
 800661a:	705a      	strb	r2, [r3, #1]
	powerSide_data.status.all = 0;
 800661c:	4b4b      	ldr	r3, [pc, #300]	@ (800674c <init_dataStructures+0x1dc>)
 800661e:	2200      	movs	r2, #0
 8006620:	701a      	strb	r2, [r3, #0]
	powerSide_data.tripStatus.all = 0;
 8006622:	4b4a      	ldr	r3, [pc, #296]	@ (800674c <init_dataStructures+0x1dc>)
 8006624:	2200      	movs	r2, #0
 8006626:	709a      	strb	r2, [r3, #2]
	powerSide_data.tempSensors.T1 = 0.0;
 8006628:	4b48      	ldr	r3, [pc, #288]	@ (800674c <init_dataStructures+0x1dc>)
 800662a:	f04f 0200 	mov.w	r2, #0
 800662e:	605a      	str	r2, [r3, #4]
	powerSide_data.tempSensors.T2 = 0.0;
 8006630:	4b46      	ldr	r3, [pc, #280]	@ (800674c <init_dataStructures+0x1dc>)
 8006632:	f04f 0200 	mov.w	r2, #0
 8006636:	609a      	str	r2, [r3, #8]
	powerSide_data.tempSensors.T3 = 0.0;
 8006638:	4b44      	ldr	r3, [pc, #272]	@ (800674c <init_dataStructures+0x1dc>)
 800663a:	f04f 0200 	mov.w	r2, #0
 800663e:	60da      	str	r2, [r3, #12]
	powerSide_data.tempSensors.T4 = 0.0;
 8006640:	4b42      	ldr	r3, [pc, #264]	@ (800674c <init_dataStructures+0x1dc>)
 8006642:	f04f 0200 	mov.w	r2, #0
 8006646:	611a      	str	r2, [r3, #16]

	networkSide_data.status = 0;
 8006648:	4b41      	ldr	r3, [pc, #260]	@ (8006750 <init_dataStructures+0x1e0>)
 800664a:	2200      	movs	r2, #0
 800664c:	801a      	strh	r2, [r3, #0]
	networkSide_data.maxCurrent_req = 53;
 800664e:	4b40      	ldr	r3, [pc, #256]	@ (8006750 <init_dataStructures+0x1e0>)
 8006650:	2235      	movs	r2, #53	@ 0x35
 8006652:	711a      	strb	r2, [r3, #4]
	networkSide_data.errors = 0;
 8006654:	4b3e      	ldr	r3, [pc, #248]	@ (8006750 <init_dataStructures+0x1e0>)
 8006656:	2200      	movs	r2, #0
 8006658:	805a      	strh	r2, [r3, #2]
	networkSide_data.ledCommnad = 0;
 800665a:	4b3d      	ldr	r3, [pc, #244]	@ (8006750 <init_dataStructures+0x1e0>)
 800665c:	2200      	movs	r2, #0
 800665e:	719a      	strb	r2, [r3, #6]
	networkSide_data.scheduleCharge = 0;
 8006660:	4b3b      	ldr	r3, [pc, #236]	@ (8006750 <init_dataStructures+0x1e0>)
 8006662:	2200      	movs	r2, #0
 8006664:	729a      	strb	r2, [r3, #10]
	networkSide_data.timeReady = 0;
 8006666:	4b3a      	ldr	r3, [pc, #232]	@ (8006750 <init_dataStructures+0x1e0>)
 8006668:	2200      	movs	r2, #0
 800666a:	725a      	strb	r2, [r3, #9]
	networkSide_data.chargerLock = 0;
 800666c:	4b38      	ldr	r3, [pc, #224]	@ (8006750 <init_dataStructures+0x1e0>)
 800666e:	2200      	movs	r2, #0
 8006670:	71da      	strb	r2, [r3, #7]
	networkSide_data.isInternet_available = 0;
 8006672:	4b37      	ldr	r3, [pc, #220]	@ (8006750 <init_dataStructures+0x1e0>)
 8006674:	2200      	movs	r2, #0
 8006676:	735a      	strb	r2, [r3, #13]
	networkSide_data.loadBalancing_en = 0;
 8006678:	4b35      	ldr	r3, [pc, #212]	@ (8006750 <init_dataStructures+0x1e0>)
 800667a:	2200      	movs	r2, #0
 800667c:	731a      	strb	r2, [r3, #12]
	networkSide_data.ledOnOff_command = 0;
 800667e:	4b34      	ldr	r3, [pc, #208]	@ (8006750 <init_dataStructures+0x1e0>)
 8006680:	2200      	movs	r2, #0
 8006682:	739a      	strb	r2, [r3, #14]
	networkSide_data.setTime.Hours = 0;
 8006684:	4b32      	ldr	r3, [pc, #200]	@ (8006750 <init_dataStructures+0x1e0>)
 8006686:	2200      	movs	r2, #0
 8006688:	73da      	strb	r2, [r3, #15]
	networkSide_data.setTime.Minutes = 0;
 800668a:	4b31      	ldr	r3, [pc, #196]	@ (8006750 <init_dataStructures+0x1e0>)
 800668c:	2200      	movs	r2, #0
 800668e:	741a      	strb	r2, [r3, #16]
	networkSide_data.weekdayOn.Hours = 0;
 8006690:	4b2f      	ldr	r3, [pc, #188]	@ (8006750 <init_dataStructures+0x1e0>)
 8006692:	2200      	movs	r2, #0
 8006694:	749a      	strb	r2, [r3, #18]
	networkSide_data.weekdayOff.Minutes = 0;
 8006696:	4b2e      	ldr	r3, [pc, #184]	@ (8006750 <init_dataStructures+0x1e0>)
 8006698:	2200      	movs	r2, #0
 800669a:	759a      	strb	r2, [r3, #22]
	networkSide_data.weekendOn.Hours = 0;
 800669c:	4b2c      	ldr	r3, [pc, #176]	@ (8006750 <init_dataStructures+0x1e0>)
 800669e:	2200      	movs	r2, #0
 80066a0:	761a      	strb	r2, [r3, #24]
	networkSide_data.weekendOff.Minutes = 0;
 80066a2:	4b2b      	ldr	r3, [pc, #172]	@ (8006750 <init_dataStructures+0x1e0>)
 80066a4:	2200      	movs	r2, #0
 80066a6:	771a      	strb	r2, [r3, #28]

	charger_configGet.en_1.all = 0;
 80066a8:	4b2a      	ldr	r3, [pc, #168]	@ (8006754 <init_dataStructures+0x1e4>)
 80066aa:	2200      	movs	r2, #0
 80066ac:	801a      	strh	r2, [r3, #0]
	charger_configGet.en_2.all = 0;
 80066ae:	4b29      	ldr	r3, [pc, #164]	@ (8006754 <init_dataStructures+0x1e4>)
 80066b0:	2200      	movs	r2, #0
 80066b2:	805a      	strh	r2, [r3, #2]
	charger_configGet.uv_upper = 0;
 80066b4:	4b27      	ldr	r3, [pc, #156]	@ (8006754 <init_dataStructures+0x1e4>)
 80066b6:	2200      	movs	r2, #0
 80066b8:	80da      	strh	r2, [r3, #6]
	charger_configGet.uv_upper = 0;
 80066ba:	4b26      	ldr	r3, [pc, #152]	@ (8006754 <init_dataStructures+0x1e4>)
 80066bc:	2200      	movs	r2, #0
 80066be:	80da      	strh	r2, [r3, #6]
	charger_configGet.ov_upper = 0;
 80066c0:	4b24      	ldr	r3, [pc, #144]	@ (8006754 <init_dataStructures+0x1e4>)
 80066c2:	2200      	movs	r2, #0
 80066c4:	815a      	strh	r2, [r3, #10]
	charger_configGet.ov_lower = 0;
 80066c6:	4b23      	ldr	r3, [pc, #140]	@ (8006754 <init_dataStructures+0x1e4>)
 80066c8:	2200      	movs	r2, #0
 80066ca:	819a      	strh	r2, [r3, #12]
	charger_configGet.freq_upper = 0;
 80066cc:	4b21      	ldr	r3, [pc, #132]	@ (8006754 <init_dataStructures+0x1e4>)
 80066ce:	2200      	movs	r2, #0
 80066d0:	81da      	strh	r2, [r3, #14]
	charger_configGet.freq_lower = 0;
 80066d2:	4b20      	ldr	r3, [pc, #128]	@ (8006754 <init_dataStructures+0x1e4>)
 80066d4:	2200      	movs	r2, #0
 80066d6:	821a      	strh	r2, [r3, #16]
	charger_configGet.max_current = 0;
 80066d8:	4b1e      	ldr	r3, [pc, #120]	@ (8006754 <init_dataStructures+0x1e4>)
 80066da:	2200      	movs	r2, #0
 80066dc:	711a      	strb	r2, [r3, #4]
	charger_configGet.config_counter = 0;
 80066de:	4b1d      	ldr	r3, [pc, #116]	@ (8006754 <init_dataStructures+0x1e4>)
 80066e0:	2200      	movs	r2, #0
 80066e2:	749a      	strb	r2, [r3, #18]
	charger_configGet.config_enable = false;
 80066e4:	4b1b      	ldr	r3, [pc, #108]	@ (8006754 <init_dataStructures+0x1e4>)
 80066e6:	2200      	movs	r2, #0
 80066e8:	74da      	strb	r2, [r3, #19]

	charger_configSet.en_1.all = 0;
 80066ea:	4b1b      	ldr	r3, [pc, #108]	@ (8006758 <init_dataStructures+0x1e8>)
 80066ec:	2200      	movs	r2, #0
 80066ee:	801a      	strh	r2, [r3, #0]
	charger_configSet.en_2.all = 0;
 80066f0:	4b19      	ldr	r3, [pc, #100]	@ (8006758 <init_dataStructures+0x1e8>)
 80066f2:	2200      	movs	r2, #0
 80066f4:	805a      	strh	r2, [r3, #2]
	charger_configSet.uv_upper = 0;
 80066f6:	4b18      	ldr	r3, [pc, #96]	@ (8006758 <init_dataStructures+0x1e8>)
 80066f8:	2200      	movs	r2, #0
 80066fa:	80da      	strh	r2, [r3, #6]
	charger_configSet.uv_upper = 0;
 80066fc:	4b16      	ldr	r3, [pc, #88]	@ (8006758 <init_dataStructures+0x1e8>)
 80066fe:	2200      	movs	r2, #0
 8006700:	80da      	strh	r2, [r3, #6]
	charger_configSet.ov_upper = 0;
 8006702:	4b15      	ldr	r3, [pc, #84]	@ (8006758 <init_dataStructures+0x1e8>)
 8006704:	2200      	movs	r2, #0
 8006706:	815a      	strh	r2, [r3, #10]
	charger_configSet.ov_lower = 0;
 8006708:	4b13      	ldr	r3, [pc, #76]	@ (8006758 <init_dataStructures+0x1e8>)
 800670a:	2200      	movs	r2, #0
 800670c:	819a      	strh	r2, [r3, #12]
	charger_configSet.freq_upper = 0;
 800670e:	4b12      	ldr	r3, [pc, #72]	@ (8006758 <init_dataStructures+0x1e8>)
 8006710:	2200      	movs	r2, #0
 8006712:	81da      	strh	r2, [r3, #14]
	charger_configSet.freq_lower = 0;
 8006714:	4b10      	ldr	r3, [pc, #64]	@ (8006758 <init_dataStructures+0x1e8>)
 8006716:	2200      	movs	r2, #0
 8006718:	821a      	strh	r2, [r3, #16]
	charger_configSet.max_current = 0;
 800671a:	4b0f      	ldr	r3, [pc, #60]	@ (8006758 <init_dataStructures+0x1e8>)
 800671c:	2200      	movs	r2, #0
 800671e:	711a      	strb	r2, [r3, #4]
	charger_configSet.config_counter = 0;
 8006720:	4b0d      	ldr	r3, [pc, #52]	@ (8006758 <init_dataStructures+0x1e8>)
 8006722:	2200      	movs	r2, #0
 8006724:	749a      	strb	r2, [r3, #18]
	charger_configSet.config_enable = false;
 8006726:	4b0c      	ldr	r3, [pc, #48]	@ (8006758 <init_dataStructures+0x1e8>)
 8006728:	2200      	movs	r2, #0
 800672a:	74da      	strb	r2, [r3, #19]

	hw_version.v1 = 0;
 800672c:	4b0b      	ldr	r3, [pc, #44]	@ (800675c <init_dataStructures+0x1ec>)
 800672e:	2200      	movs	r2, #0
 8006730:	701a      	strb	r2, [r3, #0]
	hw_version.v2 = 0;
 8006732:	4b0a      	ldr	r3, [pc, #40]	@ (800675c <init_dataStructures+0x1ec>)
 8006734:	2200      	movs	r2, #0
 8006736:	705a      	strb	r2, [r3, #1]
	hw_version.v3 = 0;
 8006738:	4b08      	ldr	r3, [pc, #32]	@ (800675c <init_dataStructures+0x1ec>)
 800673a:	2200      	movs	r2, #0
 800673c:	709a      	strb	r2, [r3, #2]
}
 800673e:	bf00      	nop
 8006740:	46bd      	mov	sp, r7
 8006742:	bc80      	pop	{r7}
 8006744:	4770      	bx	lr
 8006746:	bf00      	nop
 8006748:	20000918 	.word	0x20000918
 800674c:	20000934 	.word	0x20000934
 8006750:	20000964 	.word	0x20000964
 8006754:	200009b0 	.word	0x200009b0
 8006758:	200009c4 	.word	0x200009c4
 800675c:	20000a00 	.word	0x20000a00

08006760 <get_chargerConfig>:

void get_chargerConfig(void)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	af00      	add	r7, sp, #0
	EEPROM_ReadData(CONFIG_LOCATION, (uint16_t *)config_get, sizeof(config_get)/sizeof(config_get[0]));
 8006764:	2209      	movs	r2, #9
 8006766:	491b      	ldr	r1, [pc, #108]	@ (80067d4 <get_chargerConfig+0x74>)
 8006768:	481b      	ldr	r0, [pc, #108]	@ (80067d8 <get_chargerConfig+0x78>)
 800676a:	f7ff f9c3 	bl	8005af4 <EEPROM_ReadData>
	HAL_Delay(100);
 800676e:	2064      	movs	r0, #100	@ 0x64
 8006770:	f004 fb1e 	bl	800adb0 <HAL_Delay>

	charger_configGet.en_1.all = config_get[0];
 8006774:	4b17      	ldr	r3, [pc, #92]	@ (80067d4 <get_chargerConfig+0x74>)
 8006776:	881b      	ldrh	r3, [r3, #0]
 8006778:	b29a      	uxth	r2, r3
 800677a:	4b18      	ldr	r3, [pc, #96]	@ (80067dc <get_chargerConfig+0x7c>)
 800677c:	801a      	strh	r2, [r3, #0]
	charger_configGet.en_2.all = config_get[1];
 800677e:	4b15      	ldr	r3, [pc, #84]	@ (80067d4 <get_chargerConfig+0x74>)
 8006780:	885b      	ldrh	r3, [r3, #2]
 8006782:	b29a      	uxth	r2, r3
 8006784:	4b15      	ldr	r3, [pc, #84]	@ (80067dc <get_chargerConfig+0x7c>)
 8006786:	805a      	strh	r2, [r3, #2]
	charger_configGet.uv_upper = config_get[2];
 8006788:	4b12      	ldr	r3, [pc, #72]	@ (80067d4 <get_chargerConfig+0x74>)
 800678a:	889b      	ldrh	r3, [r3, #4]
 800678c:	b29a      	uxth	r2, r3
 800678e:	4b13      	ldr	r3, [pc, #76]	@ (80067dc <get_chargerConfig+0x7c>)
 8006790:	80da      	strh	r2, [r3, #6]
	charger_configGet.uv_lower = config_get[3];
 8006792:	4b10      	ldr	r3, [pc, #64]	@ (80067d4 <get_chargerConfig+0x74>)
 8006794:	88db      	ldrh	r3, [r3, #6]
 8006796:	b29a      	uxth	r2, r3
 8006798:	4b10      	ldr	r3, [pc, #64]	@ (80067dc <get_chargerConfig+0x7c>)
 800679a:	811a      	strh	r2, [r3, #8]
	charger_configGet.ov_upper = config_get[4];
 800679c:	4b0d      	ldr	r3, [pc, #52]	@ (80067d4 <get_chargerConfig+0x74>)
 800679e:	891b      	ldrh	r3, [r3, #8]
 80067a0:	b29a      	uxth	r2, r3
 80067a2:	4b0e      	ldr	r3, [pc, #56]	@ (80067dc <get_chargerConfig+0x7c>)
 80067a4:	815a      	strh	r2, [r3, #10]
	charger_configGet.ov_lower = config_get[5];
 80067a6:	4b0b      	ldr	r3, [pc, #44]	@ (80067d4 <get_chargerConfig+0x74>)
 80067a8:	895b      	ldrh	r3, [r3, #10]
 80067aa:	b29a      	uxth	r2, r3
 80067ac:	4b0b      	ldr	r3, [pc, #44]	@ (80067dc <get_chargerConfig+0x7c>)
 80067ae:	819a      	strh	r2, [r3, #12]
	charger_configGet.freq_upper = config_get[6];
 80067b0:	4b08      	ldr	r3, [pc, #32]	@ (80067d4 <get_chargerConfig+0x74>)
 80067b2:	899b      	ldrh	r3, [r3, #12]
 80067b4:	b29a      	uxth	r2, r3
 80067b6:	4b09      	ldr	r3, [pc, #36]	@ (80067dc <get_chargerConfig+0x7c>)
 80067b8:	81da      	strh	r2, [r3, #14]
	charger_configGet.freq_lower = config_get[7];
 80067ba:	4b06      	ldr	r3, [pc, #24]	@ (80067d4 <get_chargerConfig+0x74>)
 80067bc:	89db      	ldrh	r3, [r3, #14]
 80067be:	b29a      	uxth	r2, r3
 80067c0:	4b06      	ldr	r3, [pc, #24]	@ (80067dc <get_chargerConfig+0x7c>)
 80067c2:	821a      	strh	r2, [r3, #16]
	charger_configGet.max_current = (config_get[8] & 0xFF);
 80067c4:	4b03      	ldr	r3, [pc, #12]	@ (80067d4 <get_chargerConfig+0x74>)
 80067c6:	8a1b      	ldrh	r3, [r3, #16]
 80067c8:	b29b      	uxth	r3, r3
 80067ca:	b2da      	uxtb	r2, r3
 80067cc:	4b03      	ldr	r3, [pc, #12]	@ (80067dc <get_chargerConfig+0x7c>)
 80067ce:	711a      	strb	r2, [r3, #4]
}
 80067d0:	bf00      	nop
 80067d2:	bd80      	pop	{r7, pc}
 80067d4:	200009d8 	.word	0x200009d8
 80067d8:	08003000 	.word	0x08003000
 80067dc:	200009b0 	.word	0x200009b0

080067e0 <set_chargerConfig>:

void set_chargerConfig(void)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	af00      	add	r7, sp, #0
	config_set[0] = charger_configSet.en_1.all;
 80067e4:	4b1c      	ldr	r3, [pc, #112]	@ (8006858 <set_chargerConfig+0x78>)
 80067e6:	881b      	ldrh	r3, [r3, #0]
 80067e8:	b29a      	uxth	r2, r3
 80067ea:	4b1c      	ldr	r3, [pc, #112]	@ (800685c <set_chargerConfig+0x7c>)
 80067ec:	801a      	strh	r2, [r3, #0]
	config_set[1] = charger_configSet.en_2.all;
 80067ee:	4b1a      	ldr	r3, [pc, #104]	@ (8006858 <set_chargerConfig+0x78>)
 80067f0:	885b      	ldrh	r3, [r3, #2]
 80067f2:	b29a      	uxth	r2, r3
 80067f4:	4b19      	ldr	r3, [pc, #100]	@ (800685c <set_chargerConfig+0x7c>)
 80067f6:	805a      	strh	r2, [r3, #2]
	config_set[2] = charger_configSet.uv_upper;
 80067f8:	4b17      	ldr	r3, [pc, #92]	@ (8006858 <set_chargerConfig+0x78>)
 80067fa:	88db      	ldrh	r3, [r3, #6]
 80067fc:	b29a      	uxth	r2, r3
 80067fe:	4b17      	ldr	r3, [pc, #92]	@ (800685c <set_chargerConfig+0x7c>)
 8006800:	809a      	strh	r2, [r3, #4]
	config_set[3] = charger_configSet.uv_lower;
 8006802:	4b15      	ldr	r3, [pc, #84]	@ (8006858 <set_chargerConfig+0x78>)
 8006804:	891b      	ldrh	r3, [r3, #8]
 8006806:	b29a      	uxth	r2, r3
 8006808:	4b14      	ldr	r3, [pc, #80]	@ (800685c <set_chargerConfig+0x7c>)
 800680a:	80da      	strh	r2, [r3, #6]
	config_set[4] = charger_configSet.ov_upper;
 800680c:	4b12      	ldr	r3, [pc, #72]	@ (8006858 <set_chargerConfig+0x78>)
 800680e:	895b      	ldrh	r3, [r3, #10]
 8006810:	b29a      	uxth	r2, r3
 8006812:	4b12      	ldr	r3, [pc, #72]	@ (800685c <set_chargerConfig+0x7c>)
 8006814:	811a      	strh	r2, [r3, #8]
	config_set[5] = charger_configSet.ov_lower;
 8006816:	4b10      	ldr	r3, [pc, #64]	@ (8006858 <set_chargerConfig+0x78>)
 8006818:	899b      	ldrh	r3, [r3, #12]
 800681a:	b29a      	uxth	r2, r3
 800681c:	4b0f      	ldr	r3, [pc, #60]	@ (800685c <set_chargerConfig+0x7c>)
 800681e:	815a      	strh	r2, [r3, #10]
	config_set[6] = charger_configSet.freq_upper;
 8006820:	4b0d      	ldr	r3, [pc, #52]	@ (8006858 <set_chargerConfig+0x78>)
 8006822:	89db      	ldrh	r3, [r3, #14]
 8006824:	b29a      	uxth	r2, r3
 8006826:	4b0d      	ldr	r3, [pc, #52]	@ (800685c <set_chargerConfig+0x7c>)
 8006828:	819a      	strh	r2, [r3, #12]
	config_set[7] = charger_configSet.freq_lower;
 800682a:	4b0b      	ldr	r3, [pc, #44]	@ (8006858 <set_chargerConfig+0x78>)
 800682c:	8a1b      	ldrh	r3, [r3, #16]
 800682e:	b29a      	uxth	r2, r3
 8006830:	4b0a      	ldr	r3, [pc, #40]	@ (800685c <set_chargerConfig+0x7c>)
 8006832:	81da      	strh	r2, [r3, #14]
	config_set[8] = (uint16_t)charger_configSet.max_current;
 8006834:	4b08      	ldr	r3, [pc, #32]	@ (8006858 <set_chargerConfig+0x78>)
 8006836:	791b      	ldrb	r3, [r3, #4]
 8006838:	b2db      	uxtb	r3, r3
 800683a:	461a      	mov	r2, r3
 800683c:	4b07      	ldr	r3, [pc, #28]	@ (800685c <set_chargerConfig+0x7c>)
 800683e:	821a      	strh	r2, [r3, #16]

	EEPROM_Erase(CONFIG_LOCATION, EEPROM_SIZE);
 8006840:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006844:	4806      	ldr	r0, [pc, #24]	@ (8006860 <set_chargerConfig+0x80>)
 8006846:	f7ff f90f 	bl	8005a68 <EEPROM_Erase>
	EEPROM_WriteData(CONFIG_LOCATION, (uint16_t *)config_set, sizeof(config_get)/sizeof(config_get[0]));
 800684a:	2209      	movs	r2, #9
 800684c:	4903      	ldr	r1, [pc, #12]	@ (800685c <set_chargerConfig+0x7c>)
 800684e:	4804      	ldr	r0, [pc, #16]	@ (8006860 <set_chargerConfig+0x80>)
 8006850:	f7ff f925 	bl	8005a9e <EEPROM_WriteData>
}
 8006854:	bf00      	nop
 8006856:	bd80      	pop	{r7, pc}
 8006858:	200009c4 	.word	0x200009c4
 800685c:	200009ec 	.word	0x200009ec
 8006860:	08003000 	.word	0x08003000

08006864 <get_HWVersion>:

void get_HWVersion(void)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	af00      	add	r7, sp, #0
	EEPROM_ReadData(HW_VERSION_LOCATION, (uint16_t *)hw_verion_get, sizeof(hw_verion_get)/sizeof(hw_verion_get[0]));
 8006868:	2202      	movs	r2, #2
 800686a:	490e      	ldr	r1, [pc, #56]	@ (80068a4 <get_HWVersion+0x40>)
 800686c:	480e      	ldr	r0, [pc, #56]	@ (80068a8 <get_HWVersion+0x44>)
 800686e:	f7ff f941 	bl	8005af4 <EEPROM_ReadData>
	HAL_Delay(100);
 8006872:	2064      	movs	r0, #100	@ 0x64
 8006874:	f004 fa9c 	bl	800adb0 <HAL_Delay>
	hw_version.v1 = (uint8_t)(hw_verion_get[0] & 0xFF);
 8006878:	4b0a      	ldr	r3, [pc, #40]	@ (80068a4 <get_HWVersion+0x40>)
 800687a:	881b      	ldrh	r3, [r3, #0]
 800687c:	b29b      	uxth	r3, r3
 800687e:	b2da      	uxtb	r2, r3
 8006880:	4b0a      	ldr	r3, [pc, #40]	@ (80068ac <get_HWVersion+0x48>)
 8006882:	701a      	strb	r2, [r3, #0]
	hw_version.v2 = (uint8_t)(hw_verion_get[0] >> 8);
 8006884:	4b07      	ldr	r3, [pc, #28]	@ (80068a4 <get_HWVersion+0x40>)
 8006886:	881b      	ldrh	r3, [r3, #0]
 8006888:	b29b      	uxth	r3, r3
 800688a:	0a1b      	lsrs	r3, r3, #8
 800688c:	b29b      	uxth	r3, r3
 800688e:	b2da      	uxtb	r2, r3
 8006890:	4b06      	ldr	r3, [pc, #24]	@ (80068ac <get_HWVersion+0x48>)
 8006892:	705a      	strb	r2, [r3, #1]
	hw_version.v3 = (uint8_t)(hw_verion_get[1] & 0xFF);
 8006894:	4b03      	ldr	r3, [pc, #12]	@ (80068a4 <get_HWVersion+0x40>)
 8006896:	885b      	ldrh	r3, [r3, #2]
 8006898:	b29b      	uxth	r3, r3
 800689a:	b2da      	uxtb	r2, r3
 800689c:	4b03      	ldr	r3, [pc, #12]	@ (80068ac <get_HWVersion+0x48>)
 800689e:	709a      	strb	r2, [r3, #2]
}
 80068a0:	bf00      	nop
 80068a2:	bd80      	pop	{r7, pc}
 80068a4:	20000a04 	.word	0x20000a04
 80068a8:	08002bf0 	.word	0x08002bf0
 80068ac:	20000a00 	.word	0x20000a00

080068b0 <buzzer_on>:

volatile bool buzzer_en = false;

void buzzer_on(void)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	af00      	add	r7, sp, #0
	BUZZER_ON();
 80068b4:	2201      	movs	r2, #1
 80068b6:	2140      	movs	r1, #64	@ 0x40
 80068b8:	480f      	ldr	r0, [pc, #60]	@ (80068f8 <buzzer_on+0x48>)
 80068ba:	f005 ff4e 	bl	800c75a <HAL_GPIO_WritePin>
	HAL_Delay(60);
 80068be:	203c      	movs	r0, #60	@ 0x3c
 80068c0:	f004 fa76 	bl	800adb0 <HAL_Delay>
	BUZZER_OFF();
 80068c4:	2200      	movs	r2, #0
 80068c6:	2140      	movs	r1, #64	@ 0x40
 80068c8:	480b      	ldr	r0, [pc, #44]	@ (80068f8 <buzzer_on+0x48>)
 80068ca:	f005 ff46 	bl	800c75a <HAL_GPIO_WritePin>
	HAL_Delay(60);
 80068ce:	203c      	movs	r0, #60	@ 0x3c
 80068d0:	f004 fa6e 	bl	800adb0 <HAL_Delay>
	BUZZER_ON();
 80068d4:	2201      	movs	r2, #1
 80068d6:	2140      	movs	r1, #64	@ 0x40
 80068d8:	4807      	ldr	r0, [pc, #28]	@ (80068f8 <buzzer_on+0x48>)
 80068da:	f005 ff3e 	bl	800c75a <HAL_GPIO_WritePin>
	HAL_Delay(60);
 80068de:	203c      	movs	r0, #60	@ 0x3c
 80068e0:	f004 fa66 	bl	800adb0 <HAL_Delay>
	BUZZER_OFF();
 80068e4:	2200      	movs	r2, #0
 80068e6:	2140      	movs	r1, #64	@ 0x40
 80068e8:	4803      	ldr	r0, [pc, #12]	@ (80068f8 <buzzer_on+0x48>)
 80068ea:	f005 ff36 	bl	800c75a <HAL_GPIO_WritePin>
	HAL_Delay(60);
 80068ee:	203c      	movs	r0, #60	@ 0x3c
 80068f0:	f004 fa5e 	bl	800adb0 <HAL_Delay>
}
 80068f4:	bf00      	nop
 80068f6:	bd80      	pop	{r7, pc}
 80068f8:	40010c00 	.word	0x40010c00

080068fc <get_ContactorFB>:
#define checkCounter	5
uint8_t CFB_inCounter = 0;
uint8_t CFB_outCounter = 0;

static void get_ContactorFB(void)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	af00      	add	r7, sp, #0
	if (C_FB() == 1)
 8006900:	2120      	movs	r1, #32
 8006902:	481a      	ldr	r0, [pc, #104]	@ (800696c <get_ContactorFB+0x70>)
 8006904:	f005 ff12 	bl	800c72c <HAL_GPIO_ReadPin>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d116      	bne.n	800693c <get_ContactorFB+0x40>
	{
		CFB_outCounter = 0;
 800690e:	4b18      	ldr	r3, [pc, #96]	@ (8006970 <get_ContactorFB+0x74>)
 8006910:	2200      	movs	r2, #0
 8006912:	701a      	strb	r2, [r3, #0]
		CFB_inCounter++;
 8006914:	4b17      	ldr	r3, [pc, #92]	@ (8006974 <get_ContactorFB+0x78>)
 8006916:	781b      	ldrb	r3, [r3, #0]
 8006918:	3301      	adds	r3, #1
 800691a:	b2da      	uxtb	r2, r3
 800691c:	4b15      	ldr	r3, [pc, #84]	@ (8006974 <get_ContactorFB+0x78>)
 800691e:	701a      	strb	r2, [r3, #0]
		if (CFB_inCounter >= checkCounter)
 8006920:	4b14      	ldr	r3, [pc, #80]	@ (8006974 <get_ContactorFB+0x78>)
 8006922:	781b      	ldrb	r3, [r3, #0]
 8006924:	2b04      	cmp	r3, #4
 8006926:	d91e      	bls.n	8006966 <get_ContactorFB+0x6a>
		{
			CFB_inCounter = 0;
 8006928:	4b12      	ldr	r3, [pc, #72]	@ (8006974 <get_ContactorFB+0x78>)
 800692a:	2200      	movs	r2, #0
 800692c:	701a      	strb	r2, [r3, #0]
			powerSide_data.status.bit.contactor_state = ON;
 800692e:	4a12      	ldr	r2, [pc, #72]	@ (8006978 <get_ContactorFB+0x7c>)
 8006930:	7813      	ldrb	r3, [r2, #0]
 8006932:	2101      	movs	r1, #1
 8006934:	f361 1387 	bfi	r3, r1, #6, #2
 8006938:	7013      	strb	r3, [r2, #0]
		{
			CFB_outCounter = 0;
			powerSide_data.status.bit.contactor_state = OFF;
		}
	}
}
 800693a:	e014      	b.n	8006966 <get_ContactorFB+0x6a>
		CFB_inCounter = 0;
 800693c:	4b0d      	ldr	r3, [pc, #52]	@ (8006974 <get_ContactorFB+0x78>)
 800693e:	2200      	movs	r2, #0
 8006940:	701a      	strb	r2, [r3, #0]
		CFB_outCounter++;
 8006942:	4b0b      	ldr	r3, [pc, #44]	@ (8006970 <get_ContactorFB+0x74>)
 8006944:	781b      	ldrb	r3, [r3, #0]
 8006946:	3301      	adds	r3, #1
 8006948:	b2da      	uxtb	r2, r3
 800694a:	4b09      	ldr	r3, [pc, #36]	@ (8006970 <get_ContactorFB+0x74>)
 800694c:	701a      	strb	r2, [r3, #0]
		if (CFB_outCounter >= checkCounter)
 800694e:	4b08      	ldr	r3, [pc, #32]	@ (8006970 <get_ContactorFB+0x74>)
 8006950:	781b      	ldrb	r3, [r3, #0]
 8006952:	2b04      	cmp	r3, #4
 8006954:	d907      	bls.n	8006966 <get_ContactorFB+0x6a>
			CFB_outCounter = 0;
 8006956:	4b06      	ldr	r3, [pc, #24]	@ (8006970 <get_ContactorFB+0x74>)
 8006958:	2200      	movs	r2, #0
 800695a:	701a      	strb	r2, [r3, #0]
			powerSide_data.status.bit.contactor_state = OFF;
 800695c:	4a06      	ldr	r2, [pc, #24]	@ (8006978 <get_ContactorFB+0x7c>)
 800695e:	7813      	ldrb	r3, [r2, #0]
 8006960:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006964:	7013      	strb	r3, [r2, #0]
}
 8006966:	bf00      	nop
 8006968:	bd80      	pop	{r7, pc}
 800696a:	bf00      	nop
 800696c:	40010c00 	.word	0x40010c00
 8006970:	20000a17 	.word	0x20000a17
 8006974:	20000a16 	.word	0x20000a16
 8006978:	20000934 	.word	0x20000934

0800697c <get_GPIOFeedback>:

void get_GPIOFeedback(void)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	af00      	add	r7, sp, #0
	get_ContactorFB();
 8006980:	f7ff ffbc 	bl	80068fc <get_ContactorFB>
}
 8006984:	bf00      	nop
 8006986:	bd80      	pop	{r7, pc}

08006988 <calculate_Energy>:
uint8_t modbusData_counter = 0;

volatile uint16_t energy_error_count = 0;

void calculate_Energy(void)
{
 8006988:	b480      	push	{r7}
 800698a:	af00      	add	r7, sp, #0
	static uint32_t temp;

    if ((currentState == STATE_C2) &&
 800698c:	4b27      	ldr	r3, [pc, #156]	@ (8006a2c <calculate_Energy+0xa4>)
 800698e:	781b      	ldrb	r3, [r3, #0]
 8006990:	b2db      	uxtb	r3, r3
 8006992:	2b06      	cmp	r3, #6
 8006994:	d145      	bne.n	8006a22 <calculate_Energy+0x9a>
        (controlSide_data.status.bit.charging_active == 1))
 8006996:	4b26      	ldr	r3, [pc, #152]	@ (8006a30 <calculate_Energy+0xa8>)
 8006998:	781b      	ldrb	r3, [r3, #0]
 800699a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800699e:	b2db      	uxtb	r3, r3
    if ((currentState == STATE_C2) &&
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d13e      	bne.n	8006a22 <calculate_Energy+0x9a>
    {
        if (measure_energy == true)
 80069a4:	4b23      	ldr	r3, [pc, #140]	@ (8006a34 <calculate_Energy+0xac>)
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d01c      	beq.n	80069e8 <calculate_Energy+0x60>
        {
            powerSide_data.powerEnergy.kWh = 0;
 80069ae:	4b22      	ldr	r3, [pc, #136]	@ (8006a38 <calculate_Energy+0xb0>)
 80069b0:	2200      	movs	r2, #0
 80069b2:	625a      	str	r2, [r3, #36]	@ 0x24
            start_energy = (uint32_t)ADL.data.activeEnergy;
 80069b4:	4b21      	ldr	r3, [pc, #132]	@ (8006a3c <calculate_Energy+0xb4>)
 80069b6:	6a1b      	ldr	r3, [r3, #32]
 80069b8:	4a21      	ldr	r2, [pc, #132]	@ (8006a40 <calculate_Energy+0xb8>)
 80069ba:	6013      	str	r3, [r2, #0]

            if ((start_energy == ADL.data.activeEnergy) && (start_energy != 0))
 80069bc:	4b1f      	ldr	r3, [pc, #124]	@ (8006a3c <calculate_Energy+0xb4>)
 80069be:	6a1a      	ldr	r2, [r3, #32]
 80069c0:	4b1f      	ldr	r3, [pc, #124]	@ (8006a40 <calculate_Energy+0xb8>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d107      	bne.n	80069d8 <calculate_Energy+0x50>
 80069c8:	4b1d      	ldr	r3, [pc, #116]	@ (8006a40 <calculate_Energy+0xb8>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d003      	beq.n	80069d8 <calculate_Energy+0x50>
            {
                measure_energy = false;
 80069d0:	4b18      	ldr	r3, [pc, #96]	@ (8006a34 <calculate_Energy+0xac>)
 80069d2:	2200      	movs	r2, #0
 80069d4:	701a      	strb	r2, [r3, #0]
            {
                energy_error_count++;
            }
        }
    }
}
 80069d6:	e024      	b.n	8006a22 <calculate_Energy+0x9a>
                energy_error_count++;
 80069d8:	4b1a      	ldr	r3, [pc, #104]	@ (8006a44 <calculate_Energy+0xbc>)
 80069da:	881b      	ldrh	r3, [r3, #0]
 80069dc:	b29b      	uxth	r3, r3
 80069de:	3301      	adds	r3, #1
 80069e0:	b29a      	uxth	r2, r3
 80069e2:	4b18      	ldr	r3, [pc, #96]	@ (8006a44 <calculate_Energy+0xbc>)
 80069e4:	801a      	strh	r2, [r3, #0]
}
 80069e6:	e01c      	b.n	8006a22 <calculate_Energy+0x9a>
            if (start_energy != 0)
 80069e8:	4b15      	ldr	r3, [pc, #84]	@ (8006a40 <calculate_Energy+0xb8>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d011      	beq.n	8006a14 <calculate_Energy+0x8c>
                temp = (uint32_t)(ADL.data.activeEnergy - start_energy);
 80069f0:	4b12      	ldr	r3, [pc, #72]	@ (8006a3c <calculate_Energy+0xb4>)
 80069f2:	6a1a      	ldr	r2, [r3, #32]
 80069f4:	4b12      	ldr	r3, [pc, #72]	@ (8006a40 <calculate_Energy+0xb8>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	1ad3      	subs	r3, r2, r3
 80069fa:	4a13      	ldr	r2, [pc, #76]	@ (8006a48 <calculate_Energy+0xc0>)
 80069fc:	6013      	str	r3, [r2, #0]
                if (temp >= (uint32_t)ADL.data.activeEnergy)
 80069fe:	4b0f      	ldr	r3, [pc, #60]	@ (8006a3c <calculate_Energy+0xb4>)
 8006a00:	6a1a      	ldr	r2, [r3, #32]
 8006a02:	4b11      	ldr	r3, [pc, #68]	@ (8006a48 <calculate_Energy+0xc0>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d90b      	bls.n	8006a22 <calculate_Energy+0x9a>
                    powerSide_data.powerEnergy.kWh = temp;
 8006a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8006a48 <calculate_Energy+0xc0>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a0a      	ldr	r2, [pc, #40]	@ (8006a38 <calculate_Energy+0xb0>)
 8006a10:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8006a12:	e006      	b.n	8006a22 <calculate_Energy+0x9a>
                energy_error_count++;
 8006a14:	4b0b      	ldr	r3, [pc, #44]	@ (8006a44 <calculate_Energy+0xbc>)
 8006a16:	881b      	ldrh	r3, [r3, #0]
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	3301      	adds	r3, #1
 8006a1c:	b29a      	uxth	r2, r3
 8006a1e:	4b09      	ldr	r3, [pc, #36]	@ (8006a44 <calculate_Energy+0xbc>)
 8006a20:	801a      	strh	r2, [r3, #0]
}
 8006a22:	bf00      	nop
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bc80      	pop	{r7}
 8006a28:	4770      	bx	lr
 8006a2a:	bf00      	nop
 8006a2c:	20000008 	.word	0x20000008
 8006a30:	20000918 	.word	0x20000918
 8006a34:	20000a18 	.word	0x20000a18
 8006a38:	20000934 	.word	0x20000934
 8006a3c:	20000b20 	.word	0x20000b20
 8006a40:	20000a1c 	.word	0x20000a1c
 8006a44:	20000a20 	.word	0x20000a20
 8006a48:	20000a24 	.word	0x20000a24

08006a4c <get_EnergyMeterData>:

void get_EnergyMeterData(void)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	af00      	add	r7, sp, #0
	powerSide_data.voltage.VA = (uint16_t) ADL.data.voltage_PhaseA;
 8006a50:	4b1a      	ldr	r3, [pc, #104]	@ (8006abc <get_EnergyMeterData+0x70>)
 8006a52:	899b      	ldrh	r3, [r3, #12]
 8006a54:	b29a      	uxth	r2, r3
 8006a56:	4b1a      	ldr	r3, [pc, #104]	@ (8006ac0 <get_EnergyMeterData+0x74>)
 8006a58:	829a      	strh	r2, [r3, #20]
	powerSide_data.voltage.VB = (uint16_t) ADL.data.voltage_PhaseB;
 8006a5a:	4b18      	ldr	r3, [pc, #96]	@ (8006abc <get_EnergyMeterData+0x70>)
 8006a5c:	89db      	ldrh	r3, [r3, #14]
 8006a5e:	b29a      	uxth	r2, r3
 8006a60:	4b17      	ldr	r3, [pc, #92]	@ (8006ac0 <get_EnergyMeterData+0x74>)
 8006a62:	82da      	strh	r2, [r3, #22]
	powerSide_data.voltage.VC = (uint16_t) ADL.data.voltage_PhaseC;
 8006a64:	4b15      	ldr	r3, [pc, #84]	@ (8006abc <get_EnergyMeterData+0x70>)
 8006a66:	8a1b      	ldrh	r3, [r3, #16]
 8006a68:	b29a      	uxth	r2, r3
 8006a6a:	4b15      	ldr	r3, [pc, #84]	@ (8006ac0 <get_EnergyMeterData+0x74>)
 8006a6c:	831a      	strh	r2, [r3, #24]
	powerSide_data.current.IA = (uint16_t) ADL.data.current_PhaseA;
 8006a6e:	4b13      	ldr	r3, [pc, #76]	@ (8006abc <get_EnergyMeterData+0x70>)
 8006a70:	8a5b      	ldrh	r3, [r3, #18]
 8006a72:	b29a      	uxth	r2, r3
 8006a74:	4b12      	ldr	r3, [pc, #72]	@ (8006ac0 <get_EnergyMeterData+0x74>)
 8006a76:	835a      	strh	r2, [r3, #26]
	powerSide_data.current.IB = (uint16_t) ADL.data.current_PhaseB;
 8006a78:	4b10      	ldr	r3, [pc, #64]	@ (8006abc <get_EnergyMeterData+0x70>)
 8006a7a:	8a9b      	ldrh	r3, [r3, #20]
 8006a7c:	b29a      	uxth	r2, r3
 8006a7e:	4b10      	ldr	r3, [pc, #64]	@ (8006ac0 <get_EnergyMeterData+0x74>)
 8006a80:	839a      	strh	r2, [r3, #28]
	powerSide_data.current.IC = (uint16_t) ADL.data.current_PhaseC;
 8006a82:	4b0e      	ldr	r3, [pc, #56]	@ (8006abc <get_EnergyMeterData+0x70>)
 8006a84:	8adb      	ldrh	r3, [r3, #22]
 8006a86:	b29a      	uxth	r2, r3
 8006a88:	4b0d      	ldr	r3, [pc, #52]	@ (8006ac0 <get_EnergyMeterData+0x74>)
 8006a8a:	83da      	strh	r2, [r3, #30]
	powerSide_data.powerEnergy.power = (uint8_t) ((ADL.data.activePower) / 100);
 8006a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006abc <get_EnergyMeterData+0x70>)
 8006a8e:	69db      	ldr	r3, [r3, #28]
 8006a90:	4a0c      	ldr	r2, [pc, #48]	@ (8006ac4 <get_EnergyMeterData+0x78>)
 8006a92:	fba2 2303 	umull	r2, r3, r2, r3
 8006a96:	095b      	lsrs	r3, r3, #5
 8006a98:	b2da      	uxtb	r2, r3
 8006a9a:	4b09      	ldr	r3, [pc, #36]	@ (8006ac0 <get_EnergyMeterData+0x74>)
 8006a9c:	f883 2020 	strb.w	r2, [r3, #32]
	powerSide_data.frequency = (uint16_t) (ADL.data.freqeuncy / 100);
 8006aa0:	4b06      	ldr	r3, [pc, #24]	@ (8006abc <get_EnergyMeterData+0x70>)
 8006aa2:	8b1b      	ldrh	r3, [r3, #24]
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	4a07      	ldr	r2, [pc, #28]	@ (8006ac4 <get_EnergyMeterData+0x78>)
 8006aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8006aac:	095b      	lsrs	r3, r3, #5
 8006aae:	b29a      	uxth	r2, r3
 8006ab0:	4b03      	ldr	r3, [pc, #12]	@ (8006ac0 <get_EnergyMeterData+0x74>)
 8006ab2:	859a      	strh	r2, [r3, #44]	@ 0x2c
}
 8006ab4:	bf00      	nop
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bc80      	pop	{r7}
 8006aba:	4770      	bx	lr
 8006abc:	20000b20 	.word	0x20000b20
 8006ac0:	20000934 	.word	0x20000934
 8006ac4:	51eb851f 	.word	0x51eb851f

08006ac8 <check_GFITest>:
uint8_t errorLog_count = 0;

volatile bool GFI_bypasss_flag = false;

static void check_GFITest(void)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	af00      	add	r7, sp, #0
	if (run_GFITest == true)
 8006acc:	4b1f      	ldr	r3, [pc, #124]	@ (8006b4c <check_GFITest+0x84>)
 8006ace:	781b      	ldrb	r3, [r3, #0]
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d038      	beq.n	8006b48 <check_GFITest+0x80>
	{
		static uint8_t state = 0;

		switch (state)
 8006ad6:	4b1e      	ldr	r3, [pc, #120]	@ (8006b50 <check_GFITest+0x88>)
 8006ad8:	781b      	ldrb	r3, [r3, #0]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d002      	beq.n	8006ae4 <check_GFITest+0x1c>
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d00d      	beq.n	8006afe <check_GFITest+0x36>
				run_GFITest = false;
				state = 0;
			}
			break;
		default:
			break;
 8006ae2:	e031      	b.n	8006b48 <check_GFITest+0x80>
			tick_clear(&gfi_test);
 8006ae4:	481b      	ldr	r0, [pc, #108]	@ (8006b54 <check_GFITest+0x8c>)
 8006ae6:	f002 f8c9 	bl	8008c7c <tick_clear>
			GFIC_TEST_ON();
 8006aea:	2201      	movs	r2, #1
 8006aec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006af0:	4819      	ldr	r0, [pc, #100]	@ (8006b58 <check_GFITest+0x90>)
 8006af2:	f005 fe32 	bl	800c75a <HAL_GPIO_WritePin>
			state = 1;
 8006af6:	4b16      	ldr	r3, [pc, #88]	@ (8006b50 <check_GFITest+0x88>)
 8006af8:	2201      	movs	r2, #1
 8006afa:	701a      	strb	r2, [r3, #0]
			break;
 8006afc:	e024      	b.n	8006b48 <check_GFITest+0x80>
			if (gfi_test.timeout_0_5s == true)
 8006afe:	4b15      	ldr	r3, [pc, #84]	@ (8006b54 <check_GFITest+0x8c>)
 8006b00:	799b      	ldrb	r3, [r3, #6]
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d01e      	beq.n	8006b46 <check_GFITest+0x7e>
				if (GFIC_TEST_SENSE() == 1)
 8006b08:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006b0c:	4812      	ldr	r0, [pc, #72]	@ (8006b58 <check_GFITest+0x90>)
 8006b0e:	f005 fe0d 	bl	800c72c <HAL_GPIO_ReadPin>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d105      	bne.n	8006b24 <check_GFITest+0x5c>
					powerSide_data.errorStatus.bit.error_GFI_test = 0;
 8006b18:	4a10      	ldr	r2, [pc, #64]	@ (8006b5c <check_GFITest+0x94>)
 8006b1a:	7853      	ldrb	r3, [r2, #1]
 8006b1c:	f023 0308 	bic.w	r3, r3, #8
 8006b20:	7053      	strb	r3, [r2, #1]
 8006b22:	e004      	b.n	8006b2e <check_GFITest+0x66>
					powerSide_data.errorStatus.bit.error_GFI_test = 1;
 8006b24:	4a0d      	ldr	r2, [pc, #52]	@ (8006b5c <check_GFITest+0x94>)
 8006b26:	7853      	ldrb	r3, [r2, #1]
 8006b28:	f043 0308 	orr.w	r3, r3, #8
 8006b2c:	7053      	strb	r3, [r2, #1]
				GFIC_TEST_OFF();
 8006b2e:	2200      	movs	r2, #0
 8006b30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006b34:	4808      	ldr	r0, [pc, #32]	@ (8006b58 <check_GFITest+0x90>)
 8006b36:	f005 fe10 	bl	800c75a <HAL_GPIO_WritePin>
				run_GFITest = false;
 8006b3a:	4b04      	ldr	r3, [pc, #16]	@ (8006b4c <check_GFITest+0x84>)
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	701a      	strb	r2, [r3, #0]
				state = 0;
 8006b40:	4b03      	ldr	r3, [pc, #12]	@ (8006b50 <check_GFITest+0x88>)
 8006b42:	2200      	movs	r2, #0
 8006b44:	701a      	strb	r2, [r3, #0]
			break;
 8006b46:	bf00      	nop
		}
	}
}
 8006b48:	bf00      	nop
 8006b4a:	bd80      	pop	{r7, pc}
 8006b4c:	20000a2b 	.word	0x20000a2b
 8006b50:	20000a55 	.word	0x20000a55
 8006b54:	20000abc 	.word	0x20000abc
 8006b58:	40010c00 	.word	0x40010c00
 8006b5c:	20000934 	.word	0x20000934

08006b60 <check_GFI>:

/*---------------------------------------------------
 	 Check GFI Trip
 ---------------------------------------------------*/
static void check_GFI(void)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	af00      	add	r7, sp, #0
	if (GFIC_SENSE() == 1)
 8006b64:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006b68:	481a      	ldr	r0, [pc, #104]	@ (8006bd4 <check_GFI+0x74>)
 8006b6a:	f005 fddf 	bl	800c72c <HAL_GPIO_ReadPin>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d116      	bne.n	8006ba2 <check_GFI+0x42>
	{
		GFI_errorOutCounter = 0;
 8006b74:	4b18      	ldr	r3, [pc, #96]	@ (8006bd8 <check_GFI+0x78>)
 8006b76:	2200      	movs	r2, #0
 8006b78:	801a      	strh	r2, [r3, #0]
		GFI_errorInCounter++;
 8006b7a:	4b18      	ldr	r3, [pc, #96]	@ (8006bdc <check_GFI+0x7c>)
 8006b7c:	881b      	ldrh	r3, [r3, #0]
 8006b7e:	3301      	adds	r3, #1
 8006b80:	b29a      	uxth	r2, r3
 8006b82:	4b16      	ldr	r3, [pc, #88]	@ (8006bdc <check_GFI+0x7c>)
 8006b84:	801a      	strh	r2, [r3, #0]
		if (GFI_errorInCounter >= GFI_errorCount)
 8006b86:	4b15      	ldr	r3, [pc, #84]	@ (8006bdc <check_GFI+0x7c>)
 8006b88:	881b      	ldrh	r3, [r3, #0]
 8006b8a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8006b8e:	d31e      	bcc.n	8006bce <check_GFI+0x6e>
		{
			GFI_errorInCounter = 0;
 8006b90:	4b12      	ldr	r3, [pc, #72]	@ (8006bdc <check_GFI+0x7c>)
 8006b92:	2200      	movs	r2, #0
 8006b94:	801a      	strh	r2, [r3, #0]
			powerSide_data.tripStatus.bit.trip_GFI = 1;
 8006b96:	4a12      	ldr	r2, [pc, #72]	@ (8006be0 <check_GFI+0x80>)
 8006b98:	7893      	ldrb	r3, [r2, #2]
 8006b9a:	f043 0302 	orr.w	r3, r3, #2
 8006b9e:	7093      	strb	r3, [r2, #2]
		{
			GFI_errorOutCounter = 0;
			powerSide_data.tripStatus.bit.trip_GFI = 0;
		}
	}
}
 8006ba0:	e015      	b.n	8006bce <check_GFI+0x6e>
		GFI_errorInCounter = 0;
 8006ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8006bdc <check_GFI+0x7c>)
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	801a      	strh	r2, [r3, #0]
		GFI_errorOutCounter++;
 8006ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8006bd8 <check_GFI+0x78>)
 8006baa:	881b      	ldrh	r3, [r3, #0]
 8006bac:	3301      	adds	r3, #1
 8006bae:	b29a      	uxth	r2, r3
 8006bb0:	4b09      	ldr	r3, [pc, #36]	@ (8006bd8 <check_GFI+0x78>)
 8006bb2:	801a      	strh	r2, [r3, #0]
		if (GFI_errorOutCounter >= GFI_errorCount)
 8006bb4:	4b08      	ldr	r3, [pc, #32]	@ (8006bd8 <check_GFI+0x78>)
 8006bb6:	881b      	ldrh	r3, [r3, #0]
 8006bb8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8006bbc:	d307      	bcc.n	8006bce <check_GFI+0x6e>
			GFI_errorOutCounter = 0;
 8006bbe:	4b06      	ldr	r3, [pc, #24]	@ (8006bd8 <check_GFI+0x78>)
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	801a      	strh	r2, [r3, #0]
			powerSide_data.tripStatus.bit.trip_GFI = 0;
 8006bc4:	4a06      	ldr	r2, [pc, #24]	@ (8006be0 <check_GFI+0x80>)
 8006bc6:	7893      	ldrb	r3, [r2, #2]
 8006bc8:	f023 0302 	bic.w	r3, r3, #2
 8006bcc:	7093      	strb	r3, [r2, #2]
}
 8006bce:	bf00      	nop
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	40010c00 	.word	0x40010c00
 8006bd8:	20000a30 	.word	0x20000a30
 8006bdc:	20000a2e 	.word	0x20000a2e
 8006be0:	20000934 	.word	0x20000934

08006be4 <check_OC>:

/*---------------------------------------------------
 	Check Over Current
 ---------------------------------------------------*/
static void check_OC(void)
{
 8006be4:	b480      	push	{r7}
 8006be6:	af00      	add	r7, sp, #0
	else
	{
		OC_errorInCounter = 0;
	}
#else
	if ((powerSide_data.current.IA >= OC_THRESHOLD)
 8006be8:	4b1f      	ldr	r3, [pc, #124]	@ (8006c68 <check_OC+0x84>)
 8006bea:	8b5b      	ldrh	r3, [r3, #26]
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	f640 52ab 	movw	r2, #3499	@ 0xdab
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d91d      	bls.n	8006c32 <check_OC+0x4e>
			&& (powerSide_data.current.IA < 10000))
 8006bf6:	4b1c      	ldr	r3, [pc, #112]	@ (8006c68 <check_OC+0x84>)
 8006bf8:	8b5b      	ldrh	r3, [r3, #26]
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d816      	bhi.n	8006c32 <check_OC+0x4e>
	{
		OC_errorOutCounter = 0;
 8006c04:	4b19      	ldr	r3, [pc, #100]	@ (8006c6c <check_OC+0x88>)
 8006c06:	2200      	movs	r2, #0
 8006c08:	801a      	strh	r2, [r3, #0]
		OC_errorInCounter++;
 8006c0a:	4b19      	ldr	r3, [pc, #100]	@ (8006c70 <check_OC+0x8c>)
 8006c0c:	881b      	ldrh	r3, [r3, #0]
 8006c0e:	3301      	adds	r3, #1
 8006c10:	b29a      	uxth	r2, r3
 8006c12:	4b17      	ldr	r3, [pc, #92]	@ (8006c70 <check_OC+0x8c>)
 8006c14:	801a      	strh	r2, [r3, #0]
		if (OC_errorInCounter >= OC_errorCount)
 8006c16:	4b16      	ldr	r3, [pc, #88]	@ (8006c70 <check_OC+0x8c>)
 8006c18:	881b      	ldrh	r3, [r3, #0]
 8006c1a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8006c1e:	d31f      	bcc.n	8006c60 <check_OC+0x7c>
		{
			OC_errorInCounter = 0;
 8006c20:	4b13      	ldr	r3, [pc, #76]	@ (8006c70 <check_OC+0x8c>)
 8006c22:	2200      	movs	r2, #0
 8006c24:	801a      	strh	r2, [r3, #0]
			powerSide_data.tripStatus.bit.trip_OC = 1;
 8006c26:	4a10      	ldr	r2, [pc, #64]	@ (8006c68 <check_OC+0x84>)
 8006c28:	7893      	ldrb	r3, [r2, #2]
 8006c2a:	f043 0301 	orr.w	r3, r3, #1
 8006c2e:	7093      	strb	r3, [r2, #2]
		if (OC_errorInCounter >= OC_errorCount)
 8006c30:	e016      	b.n	8006c60 <check_OC+0x7c>
		}
	}
	else
	{
		OC_errorInCounter = 0;
 8006c32:	4b0f      	ldr	r3, [pc, #60]	@ (8006c70 <check_OC+0x8c>)
 8006c34:	2200      	movs	r2, #0
 8006c36:	801a      	strh	r2, [r3, #0]
		OC_errorOutCounter++;
 8006c38:	4b0c      	ldr	r3, [pc, #48]	@ (8006c6c <check_OC+0x88>)
 8006c3a:	881b      	ldrh	r3, [r3, #0]
 8006c3c:	3301      	adds	r3, #1
 8006c3e:	b29a      	uxth	r2, r3
 8006c40:	4b0a      	ldr	r3, [pc, #40]	@ (8006c6c <check_OC+0x88>)
 8006c42:	801a      	strh	r2, [r3, #0]
		if (OC_errorOutCounter >= OC_errorCount)
 8006c44:	4b09      	ldr	r3, [pc, #36]	@ (8006c6c <check_OC+0x88>)
 8006c46:	881b      	ldrh	r3, [r3, #0]
 8006c48:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8006c4c:	d308      	bcc.n	8006c60 <check_OC+0x7c>
		{
			OC_errorOutCounter = 0;
 8006c4e:	4b07      	ldr	r3, [pc, #28]	@ (8006c6c <check_OC+0x88>)
 8006c50:	2200      	movs	r2, #0
 8006c52:	801a      	strh	r2, [r3, #0]
			powerSide_data.tripStatus.bit.trip_OC = 0;
 8006c54:	4a04      	ldr	r2, [pc, #16]	@ (8006c68 <check_OC+0x84>)
 8006c56:	7893      	ldrb	r3, [r2, #2]
 8006c58:	f023 0301 	bic.w	r3, r3, #1
 8006c5c:	7093      	strb	r3, [r2, #2]
		}
	}
#endif
}
 8006c5e:	e7ff      	b.n	8006c60 <check_OC+0x7c>
 8006c60:	bf00      	nop
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bc80      	pop	{r7}
 8006c66:	4770      	bx	lr
 8006c68:	20000934 	.word	0x20000934
 8006c6c:	20000a34 	.word	0x20000a34
 8006c70:	20000a32 	.word	0x20000a32

08006c74 <check_UV>:

/*---------------------------------------------------
 	 Check Under Voltage
 ---------------------------------------------------*/
static void check_UV(void)
{
 8006c74:	b480      	push	{r7}
 8006c76:	af00      	add	r7, sp, #0
				powerSide_data.errorStatus.bit.error_UV = 0;
			}
		}
	}
#else
	if (powerSide_data.voltage.VA < charger_configGet.uv_lower)
 8006c78:	4b21      	ldr	r3, [pc, #132]	@ (8006d00 <check_UV+0x8c>)
 8006c7a:	8a9b      	ldrh	r3, [r3, #20]
 8006c7c:	b29a      	uxth	r2, r3
 8006c7e:	4b21      	ldr	r3, [pc, #132]	@ (8006d04 <check_UV+0x90>)
 8006c80:	891b      	ldrh	r3, [r3, #8]
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d214      	bcs.n	8006cb2 <check_UV+0x3e>
	{
		UV_errorOutCounter = 0;
 8006c88:	4b1f      	ldr	r3, [pc, #124]	@ (8006d08 <check_UV+0x94>)
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	801a      	strh	r2, [r3, #0]
		UV_errorInCounter++;
 8006c8e:	4b1f      	ldr	r3, [pc, #124]	@ (8006d0c <check_UV+0x98>)
 8006c90:	881b      	ldrh	r3, [r3, #0]
 8006c92:	3301      	adds	r3, #1
 8006c94:	b29a      	uxth	r2, r3
 8006c96:	4b1d      	ldr	r3, [pc, #116]	@ (8006d0c <check_UV+0x98>)
 8006c98:	801a      	strh	r2, [r3, #0]
		if (UV_errorInCounter >= UV_errorCount)
 8006c9a:	4b1c      	ldr	r3, [pc, #112]	@ (8006d0c <check_UV+0x98>)
 8006c9c:	881b      	ldrh	r3, [r3, #0]
 8006c9e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d928      	bls.n	8006cf8 <check_UV+0x84>
		{
			powerSide_data.errorStatus.bit.error_UV = 1;
 8006ca6:	4a16      	ldr	r2, [pc, #88]	@ (8006d00 <check_UV+0x8c>)
 8006ca8:	7853      	ldrb	r3, [r2, #1]
 8006caa:	f043 0302 	orr.w	r3, r3, #2
 8006cae:	7053      	strb	r3, [r2, #1]
		{
			UV_errorOutCounter = 0;
		}
	}
#endif
}
 8006cb0:	e022      	b.n	8006cf8 <check_UV+0x84>
		UV_errorInCounter = 0;
 8006cb2:	4b16      	ldr	r3, [pc, #88]	@ (8006d0c <check_UV+0x98>)
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	801a      	strh	r2, [r3, #0]
		if (powerSide_data.voltage.VA >= charger_configGet.uv_upper)
 8006cb8:	4b11      	ldr	r3, [pc, #68]	@ (8006d00 <check_UV+0x8c>)
 8006cba:	8a9b      	ldrh	r3, [r3, #20]
 8006cbc:	b29a      	uxth	r2, r3
 8006cbe:	4b11      	ldr	r3, [pc, #68]	@ (8006d04 <check_UV+0x90>)
 8006cc0:	88db      	ldrh	r3, [r3, #6]
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d314      	bcc.n	8006cf2 <check_UV+0x7e>
			UV_errorOutCounter++;
 8006cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8006d08 <check_UV+0x94>)
 8006cca:	881b      	ldrh	r3, [r3, #0]
 8006ccc:	3301      	adds	r3, #1
 8006cce:	b29a      	uxth	r2, r3
 8006cd0:	4b0d      	ldr	r3, [pc, #52]	@ (8006d08 <check_UV+0x94>)
 8006cd2:	801a      	strh	r2, [r3, #0]
			if (UV_errorOutCounter >= UV_errorCount)
 8006cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8006d08 <check_UV+0x94>)
 8006cd6:	881b      	ldrh	r3, [r3, #0]
 8006cd8:	f242 720f 	movw	r2, #9999	@ 0x270f
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d90b      	bls.n	8006cf8 <check_UV+0x84>
				UV_errorOutCounter = 0;
 8006ce0:	4b09      	ldr	r3, [pc, #36]	@ (8006d08 <check_UV+0x94>)
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	801a      	strh	r2, [r3, #0]
				powerSide_data.errorStatus.bit.error_UV = 0;
 8006ce6:	4a06      	ldr	r2, [pc, #24]	@ (8006d00 <check_UV+0x8c>)
 8006ce8:	7853      	ldrb	r3, [r2, #1]
 8006cea:	f023 0302 	bic.w	r3, r3, #2
 8006cee:	7053      	strb	r3, [r2, #1]
}
 8006cf0:	e002      	b.n	8006cf8 <check_UV+0x84>
			UV_errorOutCounter = 0;
 8006cf2:	4b05      	ldr	r3, [pc, #20]	@ (8006d08 <check_UV+0x94>)
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	801a      	strh	r2, [r3, #0]
}
 8006cf8:	bf00      	nop
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bc80      	pop	{r7}
 8006cfe:	4770      	bx	lr
 8006d00:	20000934 	.word	0x20000934
 8006d04:	200009b0 	.word	0x200009b0
 8006d08:	20000a38 	.word	0x20000a38
 8006d0c:	20000a36 	.word	0x20000a36

08006d10 <check_OV>:

/*---------------------------------------------------
 Check Over Voltage
 ---------------------------------------------------*/
static void check_OV(void)
{
 8006d10:	b480      	push	{r7}
 8006d12:	af00      	add	r7, sp, #0
				powerSide_data.errorStatus.bit.error_OV = 0;
			}
		}
	}
#else
	if (powerSide_data.voltage.VA >= charger_configGet.ov_upper)
 8006d14:	4b1f      	ldr	r3, [pc, #124]	@ (8006d94 <check_OV+0x84>)
 8006d16:	8a9b      	ldrh	r3, [r3, #20]
 8006d18:	b29a      	uxth	r2, r3
 8006d1a:	4b1f      	ldr	r3, [pc, #124]	@ (8006d98 <check_OV+0x88>)
 8006d1c:	895b      	ldrh	r3, [r3, #10]
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d310      	bcc.n	8006d46 <check_OV+0x36>
	{
		OV_errorInCounter++;
 8006d24:	4b1d      	ldr	r3, [pc, #116]	@ (8006d9c <check_OV+0x8c>)
 8006d26:	881b      	ldrh	r3, [r3, #0]
 8006d28:	3301      	adds	r3, #1
 8006d2a:	b29a      	uxth	r2, r3
 8006d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8006d9c <check_OV+0x8c>)
 8006d2e:	801a      	strh	r2, [r3, #0]
		if (OV_errorInCounter >= OV_errorCount)
 8006d30:	4b1a      	ldr	r3, [pc, #104]	@ (8006d9c <check_OV+0x8c>)
 8006d32:	881b      	ldrh	r3, [r3, #0]
 8006d34:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8006d38:	d327      	bcc.n	8006d8a <check_OV+0x7a>
		{
			powerSide_data.errorStatus.bit.error_OV = 1;
 8006d3a:	4a16      	ldr	r2, [pc, #88]	@ (8006d94 <check_OV+0x84>)
 8006d3c:	7853      	ldrb	r3, [r2, #1]
 8006d3e:	f043 0301 	orr.w	r3, r3, #1
 8006d42:	7053      	strb	r3, [r2, #1]
		{
			OV_errorOutCounter = 0;
		}
	}
#endif
}
 8006d44:	e021      	b.n	8006d8a <check_OV+0x7a>
		OV_errorInCounter = 0;
 8006d46:	4b15      	ldr	r3, [pc, #84]	@ (8006d9c <check_OV+0x8c>)
 8006d48:	2200      	movs	r2, #0
 8006d4a:	801a      	strh	r2, [r3, #0]
		if (powerSide_data.voltage.VA < charger_configGet.ov_lower)
 8006d4c:	4b11      	ldr	r3, [pc, #68]	@ (8006d94 <check_OV+0x84>)
 8006d4e:	8a9b      	ldrh	r3, [r3, #20]
 8006d50:	b29a      	uxth	r2, r3
 8006d52:	4b11      	ldr	r3, [pc, #68]	@ (8006d98 <check_OV+0x88>)
 8006d54:	899b      	ldrh	r3, [r3, #12]
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d213      	bcs.n	8006d84 <check_OV+0x74>
			OV_errorOutCounter++;
 8006d5c:	4b10      	ldr	r3, [pc, #64]	@ (8006da0 <check_OV+0x90>)
 8006d5e:	881b      	ldrh	r3, [r3, #0]
 8006d60:	3301      	adds	r3, #1
 8006d62:	b29a      	uxth	r2, r3
 8006d64:	4b0e      	ldr	r3, [pc, #56]	@ (8006da0 <check_OV+0x90>)
 8006d66:	801a      	strh	r2, [r3, #0]
			if (OV_errorOutCounter >= OV_errorCount)
 8006d68:	4b0d      	ldr	r3, [pc, #52]	@ (8006da0 <check_OV+0x90>)
 8006d6a:	881b      	ldrh	r3, [r3, #0]
 8006d6c:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8006d70:	d30b      	bcc.n	8006d8a <check_OV+0x7a>
				OV_errorOutCounter = 0;
 8006d72:	4b0b      	ldr	r3, [pc, #44]	@ (8006da0 <check_OV+0x90>)
 8006d74:	2200      	movs	r2, #0
 8006d76:	801a      	strh	r2, [r3, #0]
				powerSide_data.errorStatus.bit.error_OV = 0;
 8006d78:	4a06      	ldr	r2, [pc, #24]	@ (8006d94 <check_OV+0x84>)
 8006d7a:	7853      	ldrb	r3, [r2, #1]
 8006d7c:	f023 0301 	bic.w	r3, r3, #1
 8006d80:	7053      	strb	r3, [r2, #1]
}
 8006d82:	e002      	b.n	8006d8a <check_OV+0x7a>
			OV_errorOutCounter = 0;
 8006d84:	4b06      	ldr	r3, [pc, #24]	@ (8006da0 <check_OV+0x90>)
 8006d86:	2200      	movs	r2, #0
 8006d88:	801a      	strh	r2, [r3, #0]
}
 8006d8a:	bf00      	nop
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bc80      	pop	{r7}
 8006d90:	4770      	bx	lr
 8006d92:	bf00      	nop
 8006d94:	20000934 	.word	0x20000934
 8006d98:	200009b0 	.word	0x200009b0
 8006d9c:	20000a3a 	.word	0x20000a3a
 8006da0:	20000a3c 	.word	0x20000a3c

08006da4 <check_PL>:

/*---------------------------------------------------
 Check Phase Loss
 ---------------------------------------------------*/
static void check_PL(void)
{
 8006da4:	b480      	push	{r7}
 8006da6:	af00      	add	r7, sp, #0
	if ((powerSide_data.voltage.VA < 1000)
 8006da8:	4b2e      	ldr	r3, [pc, #184]	@ (8006e64 <check_PL+0xc0>)
 8006daa:	8a9b      	ldrh	r3, [r3, #20]
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006db2:	d30b      	bcc.n	8006dcc <check_PL+0x28>
			|| (powerSide_data.voltage.VB < 1000)
 8006db4:	4b2b      	ldr	r3, [pc, #172]	@ (8006e64 <check_PL+0xc0>)
 8006db6:	8adb      	ldrh	r3, [r3, #22]
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006dbe:	d305      	bcc.n	8006dcc <check_PL+0x28>
			|| (powerSide_data.voltage.VB < 1000))
 8006dc0:	4b28      	ldr	r3, [pc, #160]	@ (8006e64 <check_PL+0xc0>)
 8006dc2:	8adb      	ldrh	r3, [r3, #22]
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006dca:	d213      	bcs.n	8006df4 <check_PL+0x50>
	{
		PL_errorInCounter++;
 8006dcc:	4b26      	ldr	r3, [pc, #152]	@ (8006e68 <check_PL+0xc4>)
 8006dce:	881b      	ldrh	r3, [r3, #0]
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	b29a      	uxth	r2, r3
 8006dd4:	4b24      	ldr	r3, [pc, #144]	@ (8006e68 <check_PL+0xc4>)
 8006dd6:	801a      	strh	r2, [r3, #0]
		PL_errorOutCounter = 0;
 8006dd8:	4b24      	ldr	r3, [pc, #144]	@ (8006e6c <check_PL+0xc8>)
 8006dda:	2200      	movs	r2, #0
 8006ddc:	801a      	strh	r2, [r3, #0]

		if (PL_errorInCounter >= PL_errorCount)
 8006dde:	4b22      	ldr	r3, [pc, #136]	@ (8006e68 <check_PL+0xc4>)
 8006de0:	881b      	ldrh	r3, [r3, #0]
 8006de2:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8006de6:	d339      	bcc.n	8006e5c <check_PL+0xb8>
		{
			powerSide_data.errorStatus.bit.error_PL = 1;
 8006de8:	4a1e      	ldr	r2, [pc, #120]	@ (8006e64 <check_PL+0xc0>)
 8006dea:	7853      	ldrb	r3, [r2, #1]
 8006dec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006df0:	7053      	strb	r3, [r2, #1]
		if (PL_errorInCounter >= PL_errorCount)
 8006df2:	e033      	b.n	8006e5c <check_PL+0xb8>
		}
	}
	else
	{
		PL_errorInCounter = 0;
 8006df4:	4b1c      	ldr	r3, [pc, #112]	@ (8006e68 <check_PL+0xc4>)
 8006df6:	2200      	movs	r2, #0
 8006df8:	801a      	strh	r2, [r3, #0]

		if (controlSide_data.status.bit.connector_state == 0)
 8006dfa:	4b1d      	ldr	r3, [pc, #116]	@ (8006e70 <check_PL+0xcc>)
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d129      	bne.n	8006e5c <check_PL+0xb8>
		{
			if ((powerSide_data.voltage.VA >= 1500)
 8006e08:	4b16      	ldr	r3, [pc, #88]	@ (8006e64 <check_PL+0xc0>)
 8006e0a:	8a9b      	ldrh	r3, [r3, #20]
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	f240 52db 	movw	r2, #1499	@ 0x5db
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d922      	bls.n	8006e5c <check_PL+0xb8>
					&& (powerSide_data.voltage.VB >= 1500)
 8006e16:	4b13      	ldr	r3, [pc, #76]	@ (8006e64 <check_PL+0xc0>)
 8006e18:	8adb      	ldrh	r3, [r3, #22]
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	f240 52db 	movw	r2, #1499	@ 0x5db
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d91b      	bls.n	8006e5c <check_PL+0xb8>
					&& (powerSide_data.voltage.VC >= 1500))
 8006e24:	4b0f      	ldr	r3, [pc, #60]	@ (8006e64 <check_PL+0xc0>)
 8006e26:	8b1b      	ldrh	r3, [r3, #24]
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	f240 52db 	movw	r2, #1499	@ 0x5db
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d914      	bls.n	8006e5c <check_PL+0xb8>
			{
				PL_errorOutCounter++;
 8006e32:	4b0e      	ldr	r3, [pc, #56]	@ (8006e6c <check_PL+0xc8>)
 8006e34:	881b      	ldrh	r3, [r3, #0]
 8006e36:	3301      	adds	r3, #1
 8006e38:	b29a      	uxth	r2, r3
 8006e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8006e6c <check_PL+0xc8>)
 8006e3c:	801a      	strh	r2, [r3, #0]

				if (PL_errorOutCounter >= UV_errorCount)
 8006e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8006e6c <check_PL+0xc8>)
 8006e40:	881b      	ldrh	r3, [r3, #0]
 8006e42:	f242 720f 	movw	r2, #9999	@ 0x270f
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d908      	bls.n	8006e5c <check_PL+0xb8>
				{
					PL_errorOutCounter = 0;
 8006e4a:	4b08      	ldr	r3, [pc, #32]	@ (8006e6c <check_PL+0xc8>)
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	801a      	strh	r2, [r3, #0]
					powerSide_data.errorStatus.bit.error_PL = 0;
 8006e50:	4a04      	ldr	r2, [pc, #16]	@ (8006e64 <check_PL+0xc0>)
 8006e52:	7853      	ldrb	r3, [r2, #1]
 8006e54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e58:	7053      	strb	r3, [r2, #1]
				}
			}
		}
	}
}
 8006e5a:	e7ff      	b.n	8006e5c <check_PL+0xb8>
 8006e5c:	bf00      	nop
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bc80      	pop	{r7}
 8006e62:	4770      	bx	lr
 8006e64:	20000934 	.word	0x20000934
 8006e68:	20000a3e 	.word	0x20000a3e
 8006e6c:	20000a40 	.word	0x20000a40
 8006e70:	20000918 	.word	0x20000918

08006e74 <check_Freq>:

/*---------------------------------------------------
 Check Frequency
 ---------------------------------------------------*/
static void check_Freq(void)
{
 8006e74:	b480      	push	{r7}
 8006e76:	af00      	add	r7, sp, #0
	if ((powerSide_data.frequency >= charger_configGet.freq_lower)
 8006e78:	4b20      	ldr	r3, [pc, #128]	@ (8006efc <check_Freq+0x88>)
 8006e7a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e7c:	b29a      	uxth	r2, r3
 8006e7e:	4b20      	ldr	r3, [pc, #128]	@ (8006f00 <check_Freq+0x8c>)
 8006e80:	8a1b      	ldrh	r3, [r3, #16]
 8006e82:	b29b      	uxth	r3, r3
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d31e      	bcc.n	8006ec6 <check_Freq+0x52>
			&& (powerSide_data.frequency <= charger_configGet.freq_upper))
 8006e88:	4b1c      	ldr	r3, [pc, #112]	@ (8006efc <check_Freq+0x88>)
 8006e8a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e8c:	b29a      	uxth	r2, r3
 8006e8e:	4b1c      	ldr	r3, [pc, #112]	@ (8006f00 <check_Freq+0x8c>)
 8006e90:	89db      	ldrh	r3, [r3, #14]
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d816      	bhi.n	8006ec6 <check_Freq+0x52>
	{
		Freq_errorInCounter = 0;
 8006e98:	4b1a      	ldr	r3, [pc, #104]	@ (8006f04 <check_Freq+0x90>)
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	801a      	strh	r2, [r3, #0]
		Freq_errorOutCounter++;
 8006e9e:	4b1a      	ldr	r3, [pc, #104]	@ (8006f08 <check_Freq+0x94>)
 8006ea0:	881b      	ldrh	r3, [r3, #0]
 8006ea2:	3301      	adds	r3, #1
 8006ea4:	b29a      	uxth	r2, r3
 8006ea6:	4b18      	ldr	r3, [pc, #96]	@ (8006f08 <check_Freq+0x94>)
 8006ea8:	801a      	strh	r2, [r3, #0]
		if (Freq_errorOutCounter >= Freq_errorCount)
 8006eaa:	4b17      	ldr	r3, [pc, #92]	@ (8006f08 <check_Freq+0x94>)
 8006eac:	881b      	ldrh	r3, [r3, #0]
 8006eae:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8006eb2:	d31f      	bcc.n	8006ef4 <check_Freq+0x80>
		{
			Freq_errorOutCounter = 0;
 8006eb4:	4b14      	ldr	r3, [pc, #80]	@ (8006f08 <check_Freq+0x94>)
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	801a      	strh	r2, [r3, #0]
			powerSide_data.errorStatus.bit.error_Freq = 0;
 8006eba:	4a10      	ldr	r2, [pc, #64]	@ (8006efc <check_Freq+0x88>)
 8006ebc:	7853      	ldrb	r3, [r2, #1]
 8006ebe:	f023 0310 	bic.w	r3, r3, #16
 8006ec2:	7053      	strb	r3, [r2, #1]
		if (Freq_errorOutCounter >= Freq_errorCount)
 8006ec4:	e016      	b.n	8006ef4 <check_Freq+0x80>
		}
	}
	else
	{
		Freq_errorOutCounter = 0;
 8006ec6:	4b10      	ldr	r3, [pc, #64]	@ (8006f08 <check_Freq+0x94>)
 8006ec8:	2200      	movs	r2, #0
 8006eca:	801a      	strh	r2, [r3, #0]
		Freq_errorInCounter++;
 8006ecc:	4b0d      	ldr	r3, [pc, #52]	@ (8006f04 <check_Freq+0x90>)
 8006ece:	881b      	ldrh	r3, [r3, #0]
 8006ed0:	3301      	adds	r3, #1
 8006ed2:	b29a      	uxth	r2, r3
 8006ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8006f04 <check_Freq+0x90>)
 8006ed6:	801a      	strh	r2, [r3, #0]
		if (Freq_errorInCounter >= Freq_errorCount)
 8006ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8006f04 <check_Freq+0x90>)
 8006eda:	881b      	ldrh	r3, [r3, #0]
 8006edc:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8006ee0:	d308      	bcc.n	8006ef4 <check_Freq+0x80>
		{
			Freq_errorInCounter = 0;
 8006ee2:	4b08      	ldr	r3, [pc, #32]	@ (8006f04 <check_Freq+0x90>)
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	801a      	strh	r2, [r3, #0]
			powerSide_data.errorStatus.bit.error_Freq = 1;
 8006ee8:	4a04      	ldr	r2, [pc, #16]	@ (8006efc <check_Freq+0x88>)
 8006eea:	7853      	ldrb	r3, [r2, #1]
 8006eec:	f043 0310 	orr.w	r3, r3, #16
 8006ef0:	7053      	strb	r3, [r2, #1]
		}
	}
}
 8006ef2:	e7ff      	b.n	8006ef4 <check_Freq+0x80>
 8006ef4:	bf00      	nop
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bc80      	pop	{r7}
 8006efa:	4770      	bx	lr
 8006efc:	20000934 	.word	0x20000934
 8006f00:	200009b0 	.word	0x200009b0
 8006f04:	20000a42 	.word	0x20000a42
 8006f08:	20000a44 	.word	0x20000a44

08006f0c <check_SC>:

/*---------------------------------------------------
 Check Stuck contactor
 ---------------------------------------------------*/
static void check_SC(void)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	af00      	add	r7, sp, #0
	//=========================== Stuck contactor condition check
	if ((currentState != STATE_C2)
 8006f10:	4b16      	ldr	r3, [pc, #88]	@ (8006f6c <check_SC+0x60>)
 8006f12:	781b      	ldrb	r3, [r3, #0]
 8006f14:	b2db      	uxtb	r3, r3
 8006f16:	2b06      	cmp	r3, #6
 8006f18:	d01a      	beq.n	8006f50 <check_SC+0x44>
			&& (powerSide_data.status.bit.contactor_state == ON))
 8006f1a:	4b15      	ldr	r3, [pc, #84]	@ (8006f70 <check_SC+0x64>)
 8006f1c:	781b      	ldrb	r3, [r3, #0]
 8006f1e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	d113      	bne.n	8006f50 <check_SC+0x44>
	{
		SC_errorInCounter++;
 8006f28:	4b12      	ldr	r3, [pc, #72]	@ (8006f74 <check_SC+0x68>)
 8006f2a:	881b      	ldrh	r3, [r3, #0]
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	b29a      	uxth	r2, r3
 8006f30:	4b10      	ldr	r3, [pc, #64]	@ (8006f74 <check_SC+0x68>)
 8006f32:	801a      	strh	r2, [r3, #0]
		if (SC_errorInCounter >= SC_errorCount)
 8006f34:	4b0f      	ldr	r3, [pc, #60]	@ (8006f74 <check_SC+0x68>)
 8006f36:	881b      	ldrh	r3, [r3, #0]
 8006f38:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8006f3c:	d311      	bcc.n	8006f62 <check_SC+0x56>
		{
			SC_errorInCounter = 0;
 8006f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f74 <check_SC+0x68>)
 8006f40:	2200      	movs	r2, #0
 8006f42:	801a      	strh	r2, [r3, #0]
			powerSide_data.errorStatus.bit.error_SR_C = 1;
 8006f44:	4a0a      	ldr	r2, [pc, #40]	@ (8006f70 <check_SC+0x64>)
 8006f46:	7853      	ldrb	r3, [r2, #1]
 8006f48:	f043 0304 	orr.w	r3, r3, #4
 8006f4c:	7053      	strb	r3, [r2, #1]
		if (SC_errorInCounter >= SC_errorCount)
 8006f4e:	e008      	b.n	8006f62 <check_SC+0x56>
		}
	}
	else
	{
		SC_errorInCounter = 0;
 8006f50:	4b08      	ldr	r3, [pc, #32]	@ (8006f74 <check_SC+0x68>)
 8006f52:	2200      	movs	r2, #0
 8006f54:	801a      	strh	r2, [r3, #0]
		powerSide_data.errorStatus.bit.error_SR_C = 0;
 8006f56:	4a06      	ldr	r2, [pc, #24]	@ (8006f70 <check_SC+0x64>)
 8006f58:	7853      	ldrb	r3, [r2, #1]
 8006f5a:	f023 0304 	bic.w	r3, r3, #4
 8006f5e:	7053      	strb	r3, [r2, #1]
	}
}
 8006f60:	bf00      	nop
 8006f62:	bf00      	nop
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bc80      	pop	{r7}
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop
 8006f6c:	20000008 	.word	0x20000008
 8006f70:	20000934 	.word	0x20000934
 8006f74:	20000a46 	.word	0x20000a46

08006f78 <check_OT>:

/*---------------------------------------------------
 Check over temperature
 ---------------------------------------------------*/
static void check_OT(void)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	af00      	add	r7, sp, #0
	if (((uint8_t)powerSide_data.tempSensors.T1) >= OT_UPPER_THRESHOLD)
 8006f7c:	4b21      	ldr	r3, [pc, #132]	@ (8007004 <check_OT+0x8c>)
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	4618      	mov	r0, r3
 8006f82:	f7fd fc6d 	bl	8004860 <__aeabi_f2uiz>
 8006f86:	4603      	mov	r3, r0
 8006f88:	b2db      	uxtb	r3, r3
 8006f8a:	2b3b      	cmp	r3, #59	@ 0x3b
 8006f8c:	d917      	bls.n	8006fbe <check_OT+0x46>
	{
		OT_errorOutCounter = 0;
 8006f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8007008 <check_OT+0x90>)
 8006f90:	2200      	movs	r2, #0
 8006f92:	801a      	strh	r2, [r3, #0]
		OT_errorInCounter++;
 8006f94:	4b1d      	ldr	r3, [pc, #116]	@ (800700c <check_OT+0x94>)
 8006f96:	881b      	ldrh	r3, [r3, #0]
 8006f98:	3301      	adds	r3, #1
 8006f9a:	b29a      	uxth	r2, r3
 8006f9c:	4b1b      	ldr	r3, [pc, #108]	@ (800700c <check_OT+0x94>)
 8006f9e:	801a      	strh	r2, [r3, #0]
		if (OT_errorInCounter >= OT_errorCount)
 8006fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800700c <check_OT+0x94>)
 8006fa2:	881b      	ldrh	r3, [r3, #0]
 8006fa4:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d928      	bls.n	8006ffe <check_OT+0x86>
		{
			OT_errorInCounter = 0;
 8006fac:	4b17      	ldr	r3, [pc, #92]	@ (800700c <check_OT+0x94>)
 8006fae:	2200      	movs	r2, #0
 8006fb0:	801a      	strh	r2, [r3, #0]
			powerSide_data.errorStatus.bit.error_OT = 1;
 8006fb2:	4a14      	ldr	r2, [pc, #80]	@ (8007004 <check_OT+0x8c>)
 8006fb4:	7853      	ldrb	r3, [r2, #1]
 8006fb6:	f043 0320 	orr.w	r3, r3, #32
 8006fba:	7053      	strb	r3, [r2, #1]
				OT_errorOutCounter = 0;
				powerSide_data.errorStatus.bit.error_OT = 0;
			}
		}
	}
}
 8006fbc:	e01f      	b.n	8006ffe <check_OT+0x86>
		OT_errorInCounter = 0;
 8006fbe:	4b13      	ldr	r3, [pc, #76]	@ (800700c <check_OT+0x94>)
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	801a      	strh	r2, [r3, #0]
		if (((uint8_t)powerSide_data.tempSensors.T1) < OT_LOWER_THRESHOLD)
 8006fc4:	4b0f      	ldr	r3, [pc, #60]	@ (8007004 <check_OT+0x8c>)
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f7fd fc49 	bl	8004860 <__aeabi_f2uiz>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	2b36      	cmp	r3, #54	@ 0x36
 8006fd4:	d813      	bhi.n	8006ffe <check_OT+0x86>
			OT_errorOutCounter++;
 8006fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8007008 <check_OT+0x90>)
 8006fd8:	881b      	ldrh	r3, [r3, #0]
 8006fda:	3301      	adds	r3, #1
 8006fdc:	b29a      	uxth	r2, r3
 8006fde:	4b0a      	ldr	r3, [pc, #40]	@ (8007008 <check_OT+0x90>)
 8006fe0:	801a      	strh	r2, [r3, #0]
			if (OT_errorOutCounter >= OT_errorCount)
 8006fe2:	4b09      	ldr	r3, [pc, #36]	@ (8007008 <check_OT+0x90>)
 8006fe4:	881b      	ldrh	r3, [r3, #0]
 8006fe6:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d907      	bls.n	8006ffe <check_OT+0x86>
				OT_errorOutCounter = 0;
 8006fee:	4b06      	ldr	r3, [pc, #24]	@ (8007008 <check_OT+0x90>)
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	801a      	strh	r2, [r3, #0]
				powerSide_data.errorStatus.bit.error_OT = 0;
 8006ff4:	4a03      	ldr	r2, [pc, #12]	@ (8007004 <check_OT+0x8c>)
 8006ff6:	7853      	ldrb	r3, [r2, #1]
 8006ff8:	f023 0320 	bic.w	r3, r3, #32
 8006ffc:	7053      	strb	r3, [r2, #1]
}
 8006ffe:	bf00      	nop
 8007000:	bd80      	pop	{r7, pc}
 8007002:	bf00      	nop
 8007004:	20000934 	.word	0x20000934
 8007008:	20000a4a 	.word	0x20000a4a
 800700c:	20000a48 	.word	0x20000a48

08007010 <errorDetector>:

/*---------------------------------------------------
 Error detector function
 ---------------------------------------------------*/
void errorDetector(void)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	af00      	add	r7, sp, #0
	if (charger_configGet.en_1.bit.sc_en == 1)
 8007014:	4b33      	ldr	r3, [pc, #204]	@ (80070e4 <errorDetector+0xd4>)
 8007016:	781b      	ldrb	r3, [r3, #0]
 8007018:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800701c:	b2db      	uxtb	r3, r3
 800701e:	2b01      	cmp	r3, #1
 8007020:	d101      	bne.n	8007026 <errorDetector+0x16>
	{
		check_SC();
 8007022:	f7ff ff73 	bl	8006f0c <check_SC>
	}

	if ((charger_configGet.en_1.bit.gfi_en == 1) && (GFI_bypasss_flag == false))
 8007026:	4b2f      	ldr	r3, [pc, #188]	@ (80070e4 <errorDetector+0xd4>)
 8007028:	785b      	ldrb	r3, [r3, #1]
 800702a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800702e:	b2db      	uxtb	r3, r3
 8007030:	2b01      	cmp	r3, #1
 8007032:	d118      	bne.n	8007066 <errorDetector+0x56>
 8007034:	4b2c      	ldr	r3, [pc, #176]	@ (80070e8 <errorDetector+0xd8>)
 8007036:	781b      	ldrb	r3, [r3, #0]
 8007038:	b2db      	uxtb	r3, r3
 800703a:	f083 0301 	eor.w	r3, r3, #1
 800703e:	b2db      	uxtb	r3, r3
 8007040:	2b00      	cmp	r3, #0
 8007042:	d010      	beq.n	8007066 <errorDetector+0x56>
	{
		GFIC_RESET_OFF();
 8007044:	2200      	movs	r2, #0
 8007046:	2108      	movs	r1, #8
 8007048:	4828      	ldr	r0, [pc, #160]	@ (80070ec <errorDetector+0xdc>)
 800704a:	f005 fb86 	bl	800c75a <HAL_GPIO_WritePin>
		check_GFI();
 800704e:	f7ff fd87 	bl	8006b60 <check_GFI>

		if (charger_configGet.en_1.bit.gfit_en == 1)
 8007052:	4b24      	ldr	r3, [pc, #144]	@ (80070e4 <errorDetector+0xd4>)
 8007054:	785b      	ldrb	r3, [r3, #1]
 8007056:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800705a:	b2db      	uxtb	r3, r3
 800705c:	2b01      	cmp	r3, #1
 800705e:	d10f      	bne.n	8007080 <errorDetector+0x70>
		{
			check_GFITest();
 8007060:	f7ff fd32 	bl	8006ac8 <check_GFITest>
		if (charger_configGet.en_1.bit.gfit_en == 1)
 8007064:	e00c      	b.n	8007080 <errorDetector+0x70>
		}
	}
	else
	{
		GFIC_RESET_ON();
 8007066:	2201      	movs	r2, #1
 8007068:	2108      	movs	r1, #8
 800706a:	4820      	ldr	r0, [pc, #128]	@ (80070ec <errorDetector+0xdc>)
 800706c:	f005 fb75 	bl	800c75a <HAL_GPIO_WritePin>

		if (timeout.timeout_3s == true)
 8007070:	4b1f      	ldr	r3, [pc, #124]	@ (80070f0 <errorDetector+0xe0>)
 8007072:	7a5b      	ldrb	r3, [r3, #9]
 8007074:	b2db      	uxtb	r3, r3
 8007076:	2b00      	cmp	r3, #0
 8007078:	d002      	beq.n	8007080 <errorDetector+0x70>
		{
			GFI_bypasss_flag = false;
 800707a:	4b1b      	ldr	r3, [pc, #108]	@ (80070e8 <errorDetector+0xd8>)
 800707c:	2200      	movs	r2, #0
 800707e:	701a      	strb	r2, [r3, #0]
		}
	}

	check_OC();
 8007080:	f7ff fdb0 	bl	8006be4 <check_OC>

	if (charger_configGet.en_1.bit.pl_en == 1)
 8007084:	4b17      	ldr	r3, [pc, #92]	@ (80070e4 <errorDetector+0xd4>)
 8007086:	785b      	ldrb	r3, [r3, #1]
 8007088:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800708c:	b2db      	uxtb	r3, r3
 800708e:	2b01      	cmp	r3, #1
 8007090:	d101      	bne.n	8007096 <errorDetector+0x86>
	{
		check_PL();
 8007092:	f7ff fe87 	bl	8006da4 <check_PL>
	}

	if (charger_configGet.en_2.bit.ot_en == 1)
 8007096:	4b13      	ldr	r3, [pc, #76]	@ (80070e4 <errorDetector+0xd4>)
 8007098:	789b      	ldrb	r3, [r3, #2]
 800709a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d101      	bne.n	80070a8 <errorDetector+0x98>
	{
		check_OT();
 80070a4:	f7ff ff68 	bl	8006f78 <check_OT>
	}

	if (charger_configGet.en_1.bit.ov_en == 1)
 80070a8:	4b0e      	ldr	r3, [pc, #56]	@ (80070e4 <errorDetector+0xd4>)
 80070aa:	781b      	ldrb	r3, [r3, #0]
 80070ac:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d101      	bne.n	80070ba <errorDetector+0xaa>
	{
		check_OV();
 80070b6:	f7ff fe2b 	bl	8006d10 <check_OV>
	}

	if (charger_configGet.en_1.bit.uv_en == 1)
 80070ba:	4b0a      	ldr	r3, [pc, #40]	@ (80070e4 <errorDetector+0xd4>)
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d101      	bne.n	80070cc <errorDetector+0xbc>
	{
		check_UV();
 80070c8:	f7ff fdd4 	bl	8006c74 <check_UV>
	}

	if (charger_configGet.en_1.bit.freq_en == 1)
 80070cc:	4b05      	ldr	r3, [pc, #20]	@ (80070e4 <errorDetector+0xd4>)
 80070ce:	785b      	ldrb	r3, [r3, #1]
 80070d0:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	2b01      	cmp	r3, #1
 80070d8:	d101      	bne.n	80070de <errorDetector+0xce>
	{
		check_Freq();
 80070da:	f7ff fecb 	bl	8006e74 <check_Freq>
	}
}
 80070de:	bf00      	nop
 80070e0:	bd80      	pop	{r7, pc}
 80070e2:	bf00      	nop
 80070e4:	200009b0 	.word	0x200009b0
 80070e8:	20000a54 	.word	0x20000a54
 80070ec:	40010c00 	.word	0x40010c00
 80070f0:	20000aa8 	.word	0x20000aa8

080070f4 <errorHandler>:

/*---------------------------------------------------
 Error handler function
 ---------------------------------------------------*/
void errorHandler(void)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	af00      	add	r7, sp, #0
	/*Stuck contactor handler*/
	if (powerSide_data.errorStatus.bit.error_SR_C == 1)
 80070f8:	4ba2      	ldr	r3, [pc, #648]	@ (8007384 <errorHandler+0x290>)
 80070fa:	785b      	ldrb	r3, [r3, #1]
 80070fc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007100:	b2db      	uxtb	r3, r3
 8007102:	2b01      	cmp	r3, #1
 8007104:	d108      	bne.n	8007118 <errorHandler+0x24>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007106:	4aa0      	ldr	r2, [pc, #640]	@ (8007388 <errorHandler+0x294>)
 8007108:	7853      	ldrb	r3, [r2, #1]
 800710a:	2102      	movs	r1, #2
 800710c:	f361 0383 	bfi	r3, r1, #2, #2
 8007110:	7053      	strb	r3, [r2, #1]
		currentError = SC;
 8007112:	4b9e      	ldr	r3, [pc, #632]	@ (800738c <errorHandler+0x298>)
 8007114:	2201      	movs	r2, #1
 8007116:	701a      	strb	r2, [r3, #0]
	}
	/*GFI Test failure handler*/
	if (powerSide_data.errorStatus.bit.error_GFI_test == 1)
 8007118:	4b9a      	ldr	r3, [pc, #616]	@ (8007384 <errorHandler+0x290>)
 800711a:	785b      	ldrb	r3, [r3, #1]
 800711c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007120:	b2db      	uxtb	r3, r3
 8007122:	2b01      	cmp	r3, #1
 8007124:	d108      	bne.n	8007138 <errorHandler+0x44>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007126:	4a98      	ldr	r2, [pc, #608]	@ (8007388 <errorHandler+0x294>)
 8007128:	7853      	ldrb	r3, [r2, #1]
 800712a:	2102      	movs	r1, #2
 800712c:	f361 0383 	bfi	r3, r1, #2, #2
 8007130:	7053      	strb	r3, [r2, #1]
		currentError = GFI_Test;
 8007132:	4b96      	ldr	r3, [pc, #600]	@ (800738c <errorHandler+0x298>)
 8007134:	2202      	movs	r2, #2
 8007136:	701a      	strb	r2, [r3, #0]
	}
	/*GFI handler*/
	if (powerSide_data.tripStatus.bit.trip_GFI == 1)
 8007138:	4b92      	ldr	r3, [pc, #584]	@ (8007384 <errorHandler+0x290>)
 800713a:	789b      	ldrb	r3, [r3, #2]
 800713c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007140:	b2db      	uxtb	r3, r3
 8007142:	2b01      	cmp	r3, #1
 8007144:	d126      	bne.n	8007194 <errorHandler+0xa0>
	{
		if (GFI_triggered == false)
 8007146:	4b92      	ldr	r3, [pc, #584]	@ (8007390 <errorHandler+0x29c>)
 8007148:	781b      	ldrb	r3, [r3, #0]
 800714a:	f083 0301 	eor.w	r3, r3, #1
 800714e:	b2db      	uxtb	r3, r3
 8007150:	2b00      	cmp	r3, #0
 8007152:	d00b      	beq.n	800716c <errorHandler+0x78>
		{
			GFI_triggered = true;
 8007154:	4b8e      	ldr	r3, [pc, #568]	@ (8007390 <errorHandler+0x29c>)
 8007156:	2201      	movs	r2, #1
 8007158:	701a      	strb	r2, [r3, #0]
			GFCI_errorCounter++;
 800715a:	4b8e      	ldr	r3, [pc, #568]	@ (8007394 <errorHandler+0x2a0>)
 800715c:	781b      	ldrb	r3, [r3, #0]
 800715e:	3301      	adds	r3, #1
 8007160:	b2da      	uxtb	r2, r3
 8007162:	4b8c      	ldr	r3, [pc, #560]	@ (8007394 <errorHandler+0x2a0>)
 8007164:	701a      	strb	r2, [r3, #0]
			gfic_reset = true;
 8007166:	4b8c      	ldr	r3, [pc, #560]	@ (8007398 <errorHandler+0x2a4>)
 8007168:	2201      	movs	r2, #1
 800716a:	701a      	strb	r2, [r3, #0]
		}

		if (GFCI_errorCounter >= GFCI_errorCount)
 800716c:	4b89      	ldr	r3, [pc, #548]	@ (8007394 <errorHandler+0x2a0>)
 800716e:	781b      	ldrb	r3, [r3, #0]
 8007170:	2b02      	cmp	r3, #2
 8007172:	d909      	bls.n	8007188 <errorHandler+0x94>
		{
			controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007174:	4a84      	ldr	r2, [pc, #528]	@ (8007388 <errorHandler+0x294>)
 8007176:	7853      	ldrb	r3, [r2, #1]
 8007178:	2102      	movs	r1, #2
 800717a:	f361 0383 	bfi	r3, r1, #2, #2
 800717e:	7053      	strb	r3, [r2, #1]
			currentError = GFI;
 8007180:	4b82      	ldr	r3, [pc, #520]	@ (800738c <errorHandler+0x298>)
 8007182:	2203      	movs	r2, #3
 8007184:	701a      	strb	r2, [r3, #0]
 8007186:	e005      	b.n	8007194 <errorHandler+0xa0>
		}
		else
		{
			controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 8007188:	4a7f      	ldr	r2, [pc, #508]	@ (8007388 <errorHandler+0x294>)
 800718a:	7853      	ldrb	r3, [r2, #1]
 800718c:	2101      	movs	r1, #1
 800718e:	f361 0383 	bfi	r3, r1, #2, #2
 8007192:	7053      	strb	r3, [r2, #1]
		}
	}
	/*Modbus error handler*/
	if (controlSide_data.errorStatus.bit.serialAError == 1)
 8007194:	4b7c      	ldr	r3, [pc, #496]	@ (8007388 <errorHandler+0x294>)
 8007196:	785b      	ldrb	r3, [r3, #1]
 8007198:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800719c:	b2db      	uxtb	r3, r3
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d108      	bne.n	80071b4 <errorHandler+0xc0>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 80071a2:	4a79      	ldr	r2, [pc, #484]	@ (8007388 <errorHandler+0x294>)
 80071a4:	7853      	ldrb	r3, [r2, #1]
 80071a6:	2102      	movs	r1, #2
 80071a8:	f361 0383 	bfi	r3, r1, #2, #2
 80071ac:	7053      	strb	r3, [r2, #1]
		currentError = modbus_error;
 80071ae:	4b77      	ldr	r3, [pc, #476]	@ (800738c <errorHandler+0x298>)
 80071b0:	2204      	movs	r2, #4
 80071b2:	701a      	strb	r2, [r3, #0]
	}
	/*Over current handler*/
	if (powerSide_data.tripStatus.bit.trip_OC == 1)
 80071b4:	4b73      	ldr	r3, [pc, #460]	@ (8007384 <errorHandler+0x290>)
 80071b6:	789b      	ldrb	r3, [r3, #2]
 80071b8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d108      	bne.n	80071d4 <errorHandler+0xe0>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 80071c2:	4a71      	ldr	r2, [pc, #452]	@ (8007388 <errorHandler+0x294>)
 80071c4:	7853      	ldrb	r3, [r2, #1]
 80071c6:	2102      	movs	r1, #2
 80071c8:	f361 0383 	bfi	r3, r1, #2, #2
 80071cc:	7053      	strb	r3, [r2, #1]
		currentError = OC;
 80071ce:	4b6f      	ldr	r3, [pc, #444]	@ (800738c <errorHandler+0x298>)
 80071d0:	2205      	movs	r2, #5
 80071d2:	701a      	strb	r2, [r3, #0]
	}
	/*Phase loss handler*/
	if (powerSide_data.errorStatus.bit.error_PL == 1)
 80071d4:	4b6b      	ldr	r3, [pc, #428]	@ (8007384 <errorHandler+0x290>)
 80071d6:	785b      	ldrb	r3, [r3, #1]
 80071d8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80071dc:	b2db      	uxtb	r3, r3
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d108      	bne.n	80071f4 <errorHandler+0x100>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 80071e2:	4a69      	ldr	r2, [pc, #420]	@ (8007388 <errorHandler+0x294>)
 80071e4:	7853      	ldrb	r3, [r2, #1]
 80071e6:	2102      	movs	r1, #2
 80071e8:	f361 0383 	bfi	r3, r1, #2, #2
 80071ec:	7053      	strb	r3, [r2, #1]
		currentError = PL;
 80071ee:	4b67      	ldr	r3, [pc, #412]	@ (800738c <errorHandler+0x298>)
 80071f0:	2206      	movs	r2, #6
 80071f2:	701a      	strb	r2, [r3, #0]
	}
	/*Over temperature handler*/
	if (powerSide_data.errorStatus.bit.error_OT == 1)
 80071f4:	4b63      	ldr	r3, [pc, #396]	@ (8007384 <errorHandler+0x290>)
 80071f6:	785b      	ldrb	r3, [r3, #1]
 80071f8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d108      	bne.n	8007214 <errorHandler+0x120>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 8007202:	4a61      	ldr	r2, [pc, #388]	@ (8007388 <errorHandler+0x294>)
 8007204:	7853      	ldrb	r3, [r2, #1]
 8007206:	2101      	movs	r1, #1
 8007208:	f361 0383 	bfi	r3, r1, #2, #2
 800720c:	7053      	strb	r3, [r2, #1]
		currentError = OT;
 800720e:	4b5f      	ldr	r3, [pc, #380]	@ (800738c <errorHandler+0x298>)
 8007210:	2207      	movs	r2, #7
 8007212:	701a      	strb	r2, [r3, #0]
	}
	/*Control pilot fault handler*/
	if (controlSide_data.errorStatus.bit.CPFault == 1)
 8007214:	4b5c      	ldr	r3, [pc, #368]	@ (8007388 <errorHandler+0x294>)
 8007216:	785b      	ldrb	r3, [r3, #1]
 8007218:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800721c:	b2db      	uxtb	r3, r3
 800721e:	2b01      	cmp	r3, #1
 8007220:	d108      	bne.n	8007234 <errorHandler+0x140>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007222:	4a59      	ldr	r2, [pc, #356]	@ (8007388 <errorHandler+0x294>)
 8007224:	7853      	ldrb	r3, [r2, #1]
 8007226:	2102      	movs	r1, #2
 8007228:	f361 0383 	bfi	r3, r1, #2, #2
 800722c:	7053      	strb	r3, [r2, #1]
		currentError = CP_Fault;
 800722e:	4b57      	ldr	r3, [pc, #348]	@ (800738c <errorHandler+0x298>)
 8007230:	2208      	movs	r2, #8
 8007232:	701a      	strb	r2, [r3, #0]
	}
	/*Diode check failure handler*/
	if (controlSide_data.errorStatus.bit.diodeCheck_failed == 1)
 8007234:	4b54      	ldr	r3, [pc, #336]	@ (8007388 <errorHandler+0x294>)
 8007236:	785b      	ldrb	r3, [r3, #1]
 8007238:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800723c:	b2db      	uxtb	r3, r3
 800723e:	2b01      	cmp	r3, #1
 8007240:	d108      	bne.n	8007254 <errorHandler+0x160>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007242:	4a51      	ldr	r2, [pc, #324]	@ (8007388 <errorHandler+0x294>)
 8007244:	7853      	ldrb	r3, [r2, #1]
 8007246:	2102      	movs	r1, #2
 8007248:	f361 0383 	bfi	r3, r1, #2, #2
 800724c:	7053      	strb	r3, [r2, #1]
		currentError = Diode_Failure;
 800724e:	4b4f      	ldr	r3, [pc, #316]	@ (800738c <errorHandler+0x298>)
 8007250:	2209      	movs	r2, #9
 8007252:	701a      	strb	r2, [r3, #0]
	}
	/*Over voltage handler*/
	if (powerSide_data.errorStatus.bit.error_OV == 1)
 8007254:	4b4b      	ldr	r3, [pc, #300]	@ (8007384 <errorHandler+0x290>)
 8007256:	785b      	ldrb	r3, [r3, #1]
 8007258:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b01      	cmp	r3, #1
 8007260:	d108      	bne.n	8007274 <errorHandler+0x180>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 8007262:	4a49      	ldr	r2, [pc, #292]	@ (8007388 <errorHandler+0x294>)
 8007264:	7853      	ldrb	r3, [r2, #1]
 8007266:	2101      	movs	r1, #1
 8007268:	f361 0383 	bfi	r3, r1, #2, #2
 800726c:	7053      	strb	r3, [r2, #1]
		currentError = OV;
 800726e:	4b47      	ldr	r3, [pc, #284]	@ (800738c <errorHandler+0x298>)
 8007270:	220a      	movs	r2, #10
 8007272:	701a      	strb	r2, [r3, #0]
	}
	/*Under voltage handler*/
	if (powerSide_data.errorStatus.bit.error_UV == 1)
 8007274:	4b43      	ldr	r3, [pc, #268]	@ (8007384 <errorHandler+0x290>)
 8007276:	785b      	ldrb	r3, [r3, #1]
 8007278:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800727c:	b2db      	uxtb	r3, r3
 800727e:	2b01      	cmp	r3, #1
 8007280:	d108      	bne.n	8007294 <errorHandler+0x1a0>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 8007282:	4a41      	ldr	r2, [pc, #260]	@ (8007388 <errorHandler+0x294>)
 8007284:	7853      	ldrb	r3, [r2, #1]
 8007286:	2101      	movs	r1, #1
 8007288:	f361 0383 	bfi	r3, r1, #2, #2
 800728c:	7053      	strb	r3, [r2, #1]
		currentError = UV;
 800728e:	4b3f      	ldr	r3, [pc, #252]	@ (800738c <errorHandler+0x298>)
 8007290:	220b      	movs	r2, #11
 8007292:	701a      	strb	r2, [r3, #0]
	}
	/*Frequency error handler*/

	if (powerSide_data.errorStatus.bit.error_Freq == 1)
 8007294:	4b3b      	ldr	r3, [pc, #236]	@ (8007384 <errorHandler+0x290>)
 8007296:	785b      	ldrb	r3, [r3, #1]
 8007298:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800729c:	b2db      	uxtb	r3, r3
 800729e:	2b01      	cmp	r3, #1
 80072a0:	d108      	bne.n	80072b4 <errorHandler+0x1c0>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 80072a2:	4a39      	ldr	r2, [pc, #228]	@ (8007388 <errorHandler+0x294>)
 80072a4:	7853      	ldrb	r3, [r2, #1]
 80072a6:	2101      	movs	r1, #1
 80072a8:	f361 0383 	bfi	r3, r1, #2, #2
 80072ac:	7053      	strb	r3, [r2, #1]
		currentError = Freq;
 80072ae:	4b37      	ldr	r3, [pc, #220]	@ (800738c <errorHandler+0x298>)
 80072b0:	220c      	movs	r2, #12
 80072b2:	701a      	strb	r2, [r3, #0]
	}

	/*GFI trip reset handler*/
	if (gfic_reset == true)
 80072b4:	4b38      	ldr	r3, [pc, #224]	@ (8007398 <errorHandler+0x2a4>)
 80072b6:	781b      	ldrb	r3, [r3, #0]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d03c      	beq.n	8007336 <errorHandler+0x242>
	{
		if (GFCI_errorCounter >= GFCI_errorCount)
 80072bc:	4b35      	ldr	r3, [pc, #212]	@ (8007394 <errorHandler+0x2a0>)
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	2b02      	cmp	r3, #2
 80072c2:	d921      	bls.n	8007308 <errorHandler+0x214>
		{
			if (controlSide_data.status.bit.connector_state == 0)
 80072c4:	4b30      	ldr	r3, [pc, #192]	@ (8007388 <errorHandler+0x294>)
 80072c6:	781b      	ldrb	r3, [r3, #0]
 80072c8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d131      	bne.n	8007336 <errorHandler+0x242>
			{
				GFCI_errorCounter = 0;
 80072d2:	4b30      	ldr	r3, [pc, #192]	@ (8007394 <errorHandler+0x2a0>)
 80072d4:	2200      	movs	r2, #0
 80072d6:	701a      	strb	r2, [r3, #0]
				GFIC_RESET_ON();
 80072d8:	2201      	movs	r2, #1
 80072da:	2108      	movs	r1, #8
 80072dc:	482f      	ldr	r0, [pc, #188]	@ (800739c <errorHandler+0x2a8>)
 80072de:	f005 fa3c 	bl	800c75a <HAL_GPIO_WritePin>

				if (powerSide_data.tripStatus.bit.trip_GFI == 0)
 80072e2:	4b28      	ldr	r3, [pc, #160]	@ (8007384 <errorHandler+0x290>)
 80072e4:	789b      	ldrb	r3, [r3, #2]
 80072e6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80072ea:	b2db      	uxtb	r3, r3
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d122      	bne.n	8007336 <errorHandler+0x242>
				{
					GFI_triggered = false;
 80072f0:	4b27      	ldr	r3, [pc, #156]	@ (8007390 <errorHandler+0x29c>)
 80072f2:	2200      	movs	r2, #0
 80072f4:	701a      	strb	r2, [r3, #0]
					gfic_reset = false;
 80072f6:	4b28      	ldr	r3, [pc, #160]	@ (8007398 <errorHandler+0x2a4>)
 80072f8:	2200      	movs	r2, #0
 80072fa:	701a      	strb	r2, [r3, #0]
					GFIC_RESET_OFF();
 80072fc:	2200      	movs	r2, #0
 80072fe:	2108      	movs	r1, #8
 8007300:	4826      	ldr	r0, [pc, #152]	@ (800739c <errorHandler+0x2a8>)
 8007302:	f005 fa2a 	bl	800c75a <HAL_GPIO_WritePin>
 8007306:	e016      	b.n	8007336 <errorHandler+0x242>
				}
			}
		}
		else
		{
			GFIC_RESET_ON();
 8007308:	2201      	movs	r2, #1
 800730a:	2108      	movs	r1, #8
 800730c:	4823      	ldr	r0, [pc, #140]	@ (800739c <errorHandler+0x2a8>)
 800730e:	f005 fa24 	bl	800c75a <HAL_GPIO_WritePin>

			if (powerSide_data.tripStatus.bit.trip_GFI == 0)
 8007312:	4b1c      	ldr	r3, [pc, #112]	@ (8007384 <errorHandler+0x290>)
 8007314:	789b      	ldrb	r3, [r3, #2]
 8007316:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800731a:	b2db      	uxtb	r3, r3
 800731c:	2b00      	cmp	r3, #0
 800731e:	d10a      	bne.n	8007336 <errorHandler+0x242>
			{
				GFI_triggered = false;
 8007320:	4b1b      	ldr	r3, [pc, #108]	@ (8007390 <errorHandler+0x29c>)
 8007322:	2200      	movs	r2, #0
 8007324:	701a      	strb	r2, [r3, #0]
				gfic_reset = false;
 8007326:	4b1c      	ldr	r3, [pc, #112]	@ (8007398 <errorHandler+0x2a4>)
 8007328:	2200      	movs	r2, #0
 800732a:	701a      	strb	r2, [r3, #0]
				GFIC_RESET_OFF();
 800732c:	2200      	movs	r2, #0
 800732e:	2108      	movs	r1, #8
 8007330:	481a      	ldr	r0, [pc, #104]	@ (800739c <errorHandler+0x2a8>)
 8007332:	f005 fa12 	bl	800c75a <HAL_GPIO_WritePin>
			}
		}
	}

	/*Handle error flags clearing*/
	if ((powerSide_data.tripStatus.all == 0)
 8007336:	4b13      	ldr	r3, [pc, #76]	@ (8007384 <errorHandler+0x290>)
 8007338:	789b      	ldrb	r3, [r3, #2]
 800733a:	b2db      	uxtb	r3, r3
 800733c:	2b00      	cmp	r3, #0
 800733e:	d11e      	bne.n	800737e <errorHandler+0x28a>
			&& (powerSide_data.errorStatus.all == 0)
 8007340:	4b10      	ldr	r3, [pc, #64]	@ (8007384 <errorHandler+0x290>)
 8007342:	785b      	ldrb	r3, [r3, #1]
 8007344:	b2db      	uxtb	r3, r3
 8007346:	2b00      	cmp	r3, #0
 8007348:	d119      	bne.n	800737e <errorHandler+0x28a>
			&& (controlSide_data.errorStatus.bit.diodeCheck_failed == 0)
 800734a:	4b0f      	ldr	r3, [pc, #60]	@ (8007388 <errorHandler+0x294>)
 800734c:	785b      	ldrb	r3, [r3, #1]
 800734e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007352:	b2db      	uxtb	r3, r3
 8007354:	2b00      	cmp	r3, #0
 8007356:	d112      	bne.n	800737e <errorHandler+0x28a>
			&& (controlSide_data.errorStatus.bit.CPFault == 0)
 8007358:	4b0b      	ldr	r3, [pc, #44]	@ (8007388 <errorHandler+0x294>)
 800735a:	785b      	ldrb	r3, [r3, #1]
 800735c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007360:	b2db      	uxtb	r3, r3
 8007362:	2b00      	cmp	r3, #0
 8007364:	d10b      	bne.n	800737e <errorHandler+0x28a>
			&& (controlSide_data.errorStatus.bit.serialAError == 0))
 8007366:	4b08      	ldr	r3, [pc, #32]	@ (8007388 <errorHandler+0x294>)
 8007368:	785b      	ldrb	r3, [r3, #1]
 800736a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800736e:	b2db      	uxtb	r3, r3
 8007370:	2b00      	cmp	r3, #0
 8007372:	d104      	bne.n	800737e <errorHandler+0x28a>
	{
		controlSide_data.errorStatus.bit.fault_level = 0;
 8007374:	4a04      	ldr	r2, [pc, #16]	@ (8007388 <errorHandler+0x294>)
 8007376:	7853      	ldrb	r3, [r2, #1]
 8007378:	f023 030c 	bic.w	r3, r3, #12
 800737c:	7053      	strb	r3, [r2, #1]
	}
}
 800737e:	bf00      	nop
 8007380:	bd80      	pop	{r7, pc}
 8007382:	bf00      	nop
 8007384:	20000934 	.word	0x20000934
 8007388:	20000918 	.word	0x20000918
 800738c:	20000a51 	.word	0x20000a51
 8007390:	20000a2d 	.word	0x20000a2d
 8007394:	20000a2c 	.word	0x20000a2c
 8007398:	20000a2a 	.word	0x20000a2a
 800739c:	40010c00 	.word	0x40010c00

080073a0 <errorBuffer_log>:

void errorBuffer_log(void)
{
 80073a0:	b480      	push	{r7}
 80073a2:	af00      	add	r7, sp, #0
	if (currentError != previousError)
 80073a4:	4b10      	ldr	r3, [pc, #64]	@ (80073e8 <errorBuffer_log+0x48>)
 80073a6:	781a      	ldrb	r2, [r3, #0]
 80073a8:	4b10      	ldr	r3, [pc, #64]	@ (80073ec <errorBuffer_log+0x4c>)
 80073aa:	781b      	ldrb	r3, [r3, #0]
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d017      	beq.n	80073e0 <errorBuffer_log+0x40>
	{
		error_buffer[errorLog_count] = currentError;
 80073b0:	4b0f      	ldr	r3, [pc, #60]	@ (80073f0 <errorBuffer_log+0x50>)
 80073b2:	781b      	ldrb	r3, [r3, #0]
 80073b4:	461a      	mov	r2, r3
 80073b6:	4b0c      	ldr	r3, [pc, #48]	@ (80073e8 <errorBuffer_log+0x48>)
 80073b8:	7819      	ldrb	r1, [r3, #0]
 80073ba:	4b0e      	ldr	r3, [pc, #56]	@ (80073f4 <errorBuffer_log+0x54>)
 80073bc:	5499      	strb	r1, [r3, r2]
		errorLog_count++;
 80073be:	4b0c      	ldr	r3, [pc, #48]	@ (80073f0 <errorBuffer_log+0x50>)
 80073c0:	781b      	ldrb	r3, [r3, #0]
 80073c2:	3301      	adds	r3, #1
 80073c4:	b2da      	uxtb	r2, r3
 80073c6:	4b0a      	ldr	r3, [pc, #40]	@ (80073f0 <errorBuffer_log+0x50>)
 80073c8:	701a      	strb	r2, [r3, #0]

		if (errorLog_count >= ERROR_BUFFER_SIZE)
 80073ca:	4b09      	ldr	r3, [pc, #36]	@ (80073f0 <errorBuffer_log+0x50>)
 80073cc:	781b      	ldrb	r3, [r3, #0]
 80073ce:	2b04      	cmp	r3, #4
 80073d0:	d902      	bls.n	80073d8 <errorBuffer_log+0x38>
		{
			errorLog_count = 0;
 80073d2:	4b07      	ldr	r3, [pc, #28]	@ (80073f0 <errorBuffer_log+0x50>)
 80073d4:	2200      	movs	r2, #0
 80073d6:	701a      	strb	r2, [r3, #0]
		}

		previousError = currentError;
 80073d8:	4b03      	ldr	r3, [pc, #12]	@ (80073e8 <errorBuffer_log+0x48>)
 80073da:	781a      	ldrb	r2, [r3, #0]
 80073dc:	4b03      	ldr	r3, [pc, #12]	@ (80073ec <errorBuffer_log+0x4c>)
 80073de:	701a      	strb	r2, [r3, #0]
	}
}
 80073e0:	bf00      	nop
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bc80      	pop	{r7}
 80073e6:	4770      	bx	lr
 80073e8:	20000a51 	.word	0x20000a51
 80073ec:	20000a52 	.word	0x20000a52
 80073f0:	20000a53 	.word	0x20000a53
 80073f4:	20000a4c 	.word	0x20000a4c

080073f8 <errorBuffer_report>:

void errorBuffer_report(void)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	af00      	add	r7, sp, #0
	static uint8_t id = 0;

	if (error_handler.timeout_8s == true)
 80073fc:	4b10      	ldr	r3, [pc, #64]	@ (8007440 <errorBuffer_report+0x48>)
 80073fe:	7b1b      	ldrb	r3, [r3, #12]
 8007400:	b2db      	uxtb	r3, r3
 8007402:	2b00      	cmp	r3, #0
 8007404:	d019      	beq.n	800743a <errorBuffer_report+0x42>
	{
		tick_clear(&error_handler);
 8007406:	480e      	ldr	r0, [pc, #56]	@ (8007440 <errorBuffer_report+0x48>)
 8007408:	f001 fc38 	bl	8008c7c <tick_clear>

		controlSide_data.errorReport = error_buffer[id];
 800740c:	4b0d      	ldr	r3, [pc, #52]	@ (8007444 <errorBuffer_report+0x4c>)
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	461a      	mov	r2, r3
 8007412:	4b0d      	ldr	r3, [pc, #52]	@ (8007448 <errorBuffer_report+0x50>)
 8007414:	5c9b      	ldrb	r3, [r3, r2]
 8007416:	b2da      	uxtb	r2, r3
 8007418:	4b0c      	ldr	r3, [pc, #48]	@ (800744c <errorBuffer_report+0x54>)
 800741a:	75da      	strb	r2, [r3, #23]
		id++;
 800741c:	4b09      	ldr	r3, [pc, #36]	@ (8007444 <errorBuffer_report+0x4c>)
 800741e:	781b      	ldrb	r3, [r3, #0]
 8007420:	3301      	adds	r3, #1
 8007422:	b2da      	uxtb	r2, r3
 8007424:	4b07      	ldr	r3, [pc, #28]	@ (8007444 <errorBuffer_report+0x4c>)
 8007426:	701a      	strb	r2, [r3, #0]

		if (id >= errorLog_count)
 8007428:	4b06      	ldr	r3, [pc, #24]	@ (8007444 <errorBuffer_report+0x4c>)
 800742a:	781a      	ldrb	r2, [r3, #0]
 800742c:	4b08      	ldr	r3, [pc, #32]	@ (8007450 <errorBuffer_report+0x58>)
 800742e:	781b      	ldrb	r3, [r3, #0]
 8007430:	429a      	cmp	r2, r3
 8007432:	d302      	bcc.n	800743a <errorBuffer_report+0x42>
		{
			id = 0;
 8007434:	4b03      	ldr	r3, [pc, #12]	@ (8007444 <errorBuffer_report+0x4c>)
 8007436:	2200      	movs	r2, #0
 8007438:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800743a:	bf00      	nop
 800743c:	bd80      	pop	{r7, pc}
 800743e:	bf00      	nop
 8007440:	20000b0c 	.word	0x20000b0c
 8007444:	20000a56 	.word	0x20000a56
 8007448:	20000a4c 	.word	0x20000a4c
 800744c:	20000918 	.word	0x20000918
 8007450:	20000a53 	.word	0x20000a53

08007454 <errorBuffer_clear>:
//		}
//	}
}

void errorBuffer_clear(void)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	af00      	add	r7, sp, #0
	currentError = 0;
 8007458:	4b07      	ldr	r3, [pc, #28]	@ (8007478 <errorBuffer_clear+0x24>)
 800745a:	2200      	movs	r2, #0
 800745c:	701a      	strb	r2, [r3, #0]
	previousError = 0;
 800745e:	4b07      	ldr	r3, [pc, #28]	@ (800747c <errorBuffer_clear+0x28>)
 8007460:	2200      	movs	r2, #0
 8007462:	701a      	strb	r2, [r3, #0]
	errorLog_count = 0;
 8007464:	4b06      	ldr	r3, [pc, #24]	@ (8007480 <errorBuffer_clear+0x2c>)
 8007466:	2200      	movs	r2, #0
 8007468:	701a      	strb	r2, [r3, #0]
	memset((uint8_t*) error_buffer, 0, (sizeof(error_buffer)/sizeof(error_buffer[0])));
 800746a:	2205      	movs	r2, #5
 800746c:	2100      	movs	r1, #0
 800746e:	4805      	ldr	r0, [pc, #20]	@ (8007484 <errorBuffer_clear+0x30>)
 8007470:	f008 fa6e 	bl	800f950 <memset>
}
 8007474:	bf00      	nop
 8007476:	bd80      	pop	{r7, pc}
 8007478:	20000a51 	.word	0x20000a51
 800747c:	20000a52 	.word	0x20000a52
 8007480:	20000a53 	.word	0x20000a53
 8007484:	20000a4c 	.word	0x20000a4c

08007488 <initRTC>:
//################################################################################
//--------------------------------------------------------------------------------
//			RTC initialization Function
//--------------------------------------------------------------------------------
void initRTC(void)
{
 8007488:	b480      	push	{r7}
 800748a:	af00      	add	r7, sp, #0
	RtcTime.Hours = 0;
 800748c:	4b34      	ldr	r3, [pc, #208]	@ (8007560 <initRTC+0xd8>)
 800748e:	2200      	movs	r2, #0
 8007490:	701a      	strb	r2, [r3, #0]
	RtcTime.Minutes = 0;
 8007492:	4b33      	ldr	r3, [pc, #204]	@ (8007560 <initRTC+0xd8>)
 8007494:	2200      	movs	r2, #0
 8007496:	705a      	strb	r2, [r3, #1]
	RtcTime.Seconds = 0;
 8007498:	4b31      	ldr	r3, [pc, #196]	@ (8007560 <initRTC+0xd8>)
 800749a:	2200      	movs	r2, #0
 800749c:	709a      	strb	r2, [r3, #2]

	RtcDate.Date = 0;
 800749e:	4b31      	ldr	r3, [pc, #196]	@ (8007564 <initRTC+0xdc>)
 80074a0:	2200      	movs	r2, #0
 80074a2:	709a      	strb	r2, [r3, #2]
	RtcDate.Month = 0;
 80074a4:	4b2f      	ldr	r3, [pc, #188]	@ (8007564 <initRTC+0xdc>)
 80074a6:	2200      	movs	r2, #0
 80074a8:	705a      	strb	r2, [r3, #1]
	RtcDate.Year = 0;
 80074aa:	4b2e      	ldr	r3, [pc, #184]	@ (8007564 <initRTC+0xdc>)
 80074ac:	2200      	movs	r2, #0
 80074ae:	70da      	strb	r2, [r3, #3]
	RtcDate.WeekDay = 0;
 80074b0:	4b2c      	ldr	r3, [pc, #176]	@ (8007564 <initRTC+0xdc>)
 80074b2:	2200      	movs	r2, #0
 80074b4:	701a      	strb	r2, [r3, #0]

	rtcUpdate_time.Hours = 0;
 80074b6:	4b2c      	ldr	r3, [pc, #176]	@ (8007568 <initRTC+0xe0>)
 80074b8:	2200      	movs	r2, #0
 80074ba:	701a      	strb	r2, [r3, #0]
	rtcUpdate_time.Minutes = 0;
 80074bc:	4b2a      	ldr	r3, [pc, #168]	@ (8007568 <initRTC+0xe0>)
 80074be:	2200      	movs	r2, #0
 80074c0:	705a      	strb	r2, [r3, #1]
	rtcUpdate_time.Seconds = 0;
 80074c2:	4b29      	ldr	r3, [pc, #164]	@ (8007568 <initRTC+0xe0>)
 80074c4:	2200      	movs	r2, #0
 80074c6:	709a      	strb	r2, [r3, #2]

	rtcUpdate_date.Date = 0;
 80074c8:	4b28      	ldr	r3, [pc, #160]	@ (800756c <initRTC+0xe4>)
 80074ca:	2200      	movs	r2, #0
 80074cc:	709a      	strb	r2, [r3, #2]
	rtcUpdate_date.Month = 0;
 80074ce:	4b27      	ldr	r3, [pc, #156]	@ (800756c <initRTC+0xe4>)
 80074d0:	2200      	movs	r2, #0
 80074d2:	705a      	strb	r2, [r3, #1]
	rtcUpdate_date.Year = 0;
 80074d4:	4b25      	ldr	r3, [pc, #148]	@ (800756c <initRTC+0xe4>)
 80074d6:	2200      	movs	r2, #0
 80074d8:	70da      	strb	r2, [r3, #3]
	rtcUpdate_date.WeekDay = 0;
 80074da:	4b24      	ldr	r3, [pc, #144]	@ (800756c <initRTC+0xe4>)
 80074dc:	2200      	movs	r2, #0
 80074de:	701a      	strb	r2, [r3, #0]

	weekdayOn.Hours = 0;
 80074e0:	4b23      	ldr	r3, [pc, #140]	@ (8007570 <initRTC+0xe8>)
 80074e2:	2200      	movs	r2, #0
 80074e4:	701a      	strb	r2, [r3, #0]
	weekdayOn.Minutes = 0;
 80074e6:	4b22      	ldr	r3, [pc, #136]	@ (8007570 <initRTC+0xe8>)
 80074e8:	2200      	movs	r2, #0
 80074ea:	705a      	strb	r2, [r3, #1]
	weekdayOn.Seconds = 0;
 80074ec:	4b20      	ldr	r3, [pc, #128]	@ (8007570 <initRTC+0xe8>)
 80074ee:	2200      	movs	r2, #0
 80074f0:	709a      	strb	r2, [r3, #2]

	weekdayOff.Hours = 0;
 80074f2:	4b20      	ldr	r3, [pc, #128]	@ (8007574 <initRTC+0xec>)
 80074f4:	2200      	movs	r2, #0
 80074f6:	701a      	strb	r2, [r3, #0]
	weekdayOff.Minutes = 0;
 80074f8:	4b1e      	ldr	r3, [pc, #120]	@ (8007574 <initRTC+0xec>)
 80074fa:	2200      	movs	r2, #0
 80074fc:	705a      	strb	r2, [r3, #1]
	weekdayOff.Seconds = 0;
 80074fe:	4b1d      	ldr	r3, [pc, #116]	@ (8007574 <initRTC+0xec>)
 8007500:	2200      	movs	r2, #0
 8007502:	709a      	strb	r2, [r3, #2]

	weekendOn.Hours = 0;
 8007504:	4b1c      	ldr	r3, [pc, #112]	@ (8007578 <initRTC+0xf0>)
 8007506:	2200      	movs	r2, #0
 8007508:	701a      	strb	r2, [r3, #0]
	weekendOn.Minutes = 0;
 800750a:	4b1b      	ldr	r3, [pc, #108]	@ (8007578 <initRTC+0xf0>)
 800750c:	2200      	movs	r2, #0
 800750e:	705a      	strb	r2, [r3, #1]
	weekendOn.Seconds = 0;
 8007510:	4b19      	ldr	r3, [pc, #100]	@ (8007578 <initRTC+0xf0>)
 8007512:	2200      	movs	r2, #0
 8007514:	709a      	strb	r2, [r3, #2]

	weekendOff.Hours = 0;
 8007516:	4b19      	ldr	r3, [pc, #100]	@ (800757c <initRTC+0xf4>)
 8007518:	2200      	movs	r2, #0
 800751a:	701a      	strb	r2, [r3, #0]
	weekendOff.Minutes = 0;
 800751c:	4b17      	ldr	r3, [pc, #92]	@ (800757c <initRTC+0xf4>)
 800751e:	2200      	movs	r2, #0
 8007520:	705a      	strb	r2, [r3, #1]
	weekendOff.Seconds = 0;
 8007522:	4b16      	ldr	r3, [pc, #88]	@ (800757c <initRTC+0xf4>)
 8007524:	2200      	movs	r2, #0
 8007526:	709a      	strb	r2, [r3, #2]

	rtcUpdate = false;
 8007528:	4b15      	ldr	r3, [pc, #84]	@ (8007580 <initRTC+0xf8>)
 800752a:	2200      	movs	r2, #0
 800752c:	701a      	strb	r2, [r3, #0]
	rtcUpdateComplete = false;
 800752e:	4b15      	ldr	r3, [pc, #84]	@ (8007584 <initRTC+0xfc>)
 8007530:	2200      	movs	r2, #0
 8007532:	701a      	strb	r2, [r3, #0]
	rtcUpdateAlarm = false;
 8007534:	4b14      	ldr	r3, [pc, #80]	@ (8007588 <initRTC+0x100>)
 8007536:	2200      	movs	r2, #0
 8007538:	701a      	strb	r2, [r3, #0]
	rtcUpdateAlarmComplete = false;
 800753a:	4b14      	ldr	r3, [pc, #80]	@ (800758c <initRTC+0x104>)
 800753c:	2200      	movs	r2, #0
 800753e:	701a      	strb	r2, [r3, #0]
	alarmWeekday_active = false;
 8007540:	4b13      	ldr	r3, [pc, #76]	@ (8007590 <initRTC+0x108>)
 8007542:	2200      	movs	r2, #0
 8007544:	701a      	strb	r2, [r3, #0]
	alarmWeekend_active = false;
 8007546:	4b13      	ldr	r3, [pc, #76]	@ (8007594 <initRTC+0x10c>)
 8007548:	2200      	movs	r2, #0
 800754a:	701a      	strb	r2, [r3, #0]

	alarmCount = 0;
 800754c:	4b12      	ldr	r3, [pc, #72]	@ (8007598 <initRTC+0x110>)
 800754e:	2200      	movs	r2, #0
 8007550:	701a      	strb	r2, [r3, #0]
	scheduleOnOff = 0;
 8007552:	4b12      	ldr	r3, [pc, #72]	@ (800759c <initRTC+0x114>)
 8007554:	2200      	movs	r2, #0
 8007556:	701a      	strb	r2, [r3, #0]
}
 8007558:	bf00      	nop
 800755a:	46bd      	mov	sp, r7
 800755c:	bc80      	pop	{r7}
 800755e:	4770      	bx	lr
 8007560:	20000a58 	.word	0x20000a58
 8007564:	20000a5c 	.word	0x20000a5c
 8007568:	20000a60 	.word	0x20000a60
 800756c:	20000a64 	.word	0x20000a64
 8007570:	20000a68 	.word	0x20000a68
 8007574:	20000a6c 	.word	0x20000a6c
 8007578:	20000a70 	.word	0x20000a70
 800757c:	20000a74 	.word	0x20000a74
 8007580:	20000a77 	.word	0x20000a77
 8007584:	20000a78 	.word	0x20000a78
 8007588:	20000a79 	.word	0x20000a79
 800758c:	20000a7a 	.word	0x20000a7a
 8007590:	20000a7b 	.word	0x20000a7b
 8007594:	20000a7c 	.word	0x20000a7c
 8007598:	20000a80 	.word	0x20000a80
 800759c:	20000a7f 	.word	0x20000a7f

080075a0 <RTC_ToEpoch>:

#define JULIAN_DATE_BASE     2440588
// Convert Date/Time structures to epoch time
uint32_t RTC_ToEpoch(RTC_TimeTypeDef *time, RTC_DateTypeDef *date)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b087      	sub	sp, #28
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	6039      	str	r1, [r7, #0]
	uint8_t m;
	uint32_t JDN;

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_da
	// Calculate some coefficients
	a = (14 - date->Month) / 12;
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	785b      	ldrb	r3, [r3, #1]
 80075ae:	f1c3 030e 	rsb	r3, r3, #14
 80075b2:	4a43      	ldr	r2, [pc, #268]	@ (80076c0 <RTC_ToEpoch+0x120>)
 80075b4:	fb82 1203 	smull	r1, r2, r2, r3
 80075b8:	1052      	asrs	r2, r2, #1
 80075ba:	17db      	asrs	r3, r3, #31
 80075bc:	1ad3      	subs	r3, r2, r3
 80075be:	75fb      	strb	r3, [r7, #23]
	y = (date->Year + 2000) + 4800 - a; // years since 1 March, 4801 BC
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	78db      	ldrb	r3, [r3, #3]
 80075c4:	461a      	mov	r2, r3
 80075c6:	7dfb      	ldrb	r3, [r7, #23]
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	1ad3      	subs	r3, r2, r3
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	f503 53d4 	add.w	r3, r3, #6784	@ 0x1a80
 80075d2:	3310      	adds	r3, #16
 80075d4:	82bb      	strh	r3, [r7, #20]
	m = date->Month + (12 * a) - 3; // since 1 March, 4801 BC
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	785a      	ldrb	r2, [r3, #1]
 80075da:	7dfb      	ldrb	r3, [r7, #23]
 80075dc:	4619      	mov	r1, r3
 80075de:	0049      	lsls	r1, r1, #1
 80075e0:	440b      	add	r3, r1
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	4413      	add	r3, r2
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	3b03      	subs	r3, #3
 80075ec:	74fb      	strb	r3, [r7, #19]

	// Gregorian calendar date compute
	JDN = date->Date;
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	789b      	ldrb	r3, [r3, #2]
 80075f2:	60fb      	str	r3, [r7, #12]
	JDN += (153 * m + 2) / 5;
 80075f4:	7cfa      	ldrb	r2, [r7, #19]
 80075f6:	4613      	mov	r3, r2
 80075f8:	00db      	lsls	r3, r3, #3
 80075fa:	4413      	add	r3, r2
 80075fc:	011a      	lsls	r2, r3, #4
 80075fe:	4413      	add	r3, r2
 8007600:	3302      	adds	r3, #2
 8007602:	4a30      	ldr	r2, [pc, #192]	@ (80076c4 <RTC_ToEpoch+0x124>)
 8007604:	fb82 1203 	smull	r1, r2, r2, r3
 8007608:	1052      	asrs	r2, r2, #1
 800760a:	17db      	asrs	r3, r3, #31
 800760c:	1ad3      	subs	r3, r2, r3
 800760e:	461a      	mov	r2, r3
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	4413      	add	r3, r2
 8007614:	60fb      	str	r3, [r7, #12]
	JDN += 365 * y;
 8007616:	8abb      	ldrh	r3, [r7, #20]
 8007618:	f240 126d 	movw	r2, #365	@ 0x16d
 800761c:	fb02 f303 	mul.w	r3, r2, r3
 8007620:	461a      	mov	r2, r3
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	4413      	add	r3, r2
 8007626:	60fb      	str	r3, [r7, #12]
	JDN += y / 4;
 8007628:	8abb      	ldrh	r3, [r7, #20]
 800762a:	089b      	lsrs	r3, r3, #2
 800762c:	b29b      	uxth	r3, r3
 800762e:	461a      	mov	r2, r3
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	4413      	add	r3, r2
 8007634:	60fb      	str	r3, [r7, #12]
	JDN += -y / 100;
 8007636:	8abb      	ldrh	r3, [r7, #20]
 8007638:	4a23      	ldr	r2, [pc, #140]	@ (80076c8 <RTC_ToEpoch+0x128>)
 800763a:	fb82 1203 	smull	r1, r2, r2, r3
 800763e:	1152      	asrs	r2, r2, #5
 8007640:	17db      	asrs	r3, r3, #31
 8007642:	1a9b      	subs	r3, r3, r2
 8007644:	461a      	mov	r2, r3
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	4413      	add	r3, r2
 800764a:	60fb      	str	r3, [r7, #12]
	JDN += y / 400;
 800764c:	8abb      	ldrh	r3, [r7, #20]
 800764e:	4a1e      	ldr	r2, [pc, #120]	@ (80076c8 <RTC_ToEpoch+0x128>)
 8007650:	fba2 2303 	umull	r2, r3, r2, r3
 8007654:	09db      	lsrs	r3, r3, #7
 8007656:	b29b      	uxth	r3, r3
 8007658:	461a      	mov	r2, r3
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	4413      	add	r3, r2
 800765e:	60fb      	str	r3, [r7, #12]
	JDN = JDN - 32045;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f5a3 43fa 	sub.w	r3, r3, #32000	@ 0x7d00
 8007666:	3b2d      	subs	r3, #45	@ 0x2d
 8007668:	60fb      	str	r3, [r7, #12]
	JDN = JDN - JULIAN_DATE_BASE;    // Calculate from base date
 800766a:	68fa      	ldr	r2, [r7, #12]
 800766c:	4b17      	ldr	r3, [pc, #92]	@ (80076cc <RTC_ToEpoch+0x12c>)
 800766e:	4413      	add	r3, r2
 8007670:	60fb      	str	r3, [r7, #12]
	JDN *= 86400;                     // Days to seconds
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	4a16      	ldr	r2, [pc, #88]	@ (80076d0 <RTC_ToEpoch+0x130>)
 8007676:	fb02 f303 	mul.w	r3, r2, r3
 800767a:	60fb      	str	r3, [r7, #12]
	JDN += time->Hours * 3600;    // ... and today seconds
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	781b      	ldrb	r3, [r3, #0]
 8007680:	461a      	mov	r2, r3
 8007682:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8007686:	fb02 f303 	mul.w	r3, r2, r3
 800768a:	461a      	mov	r2, r3
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	4413      	add	r3, r2
 8007690:	60fb      	str	r3, [r7, #12]
	JDN += time->Minutes * 60;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	785b      	ldrb	r3, [r3, #1]
 8007696:	461a      	mov	r2, r3
 8007698:	4613      	mov	r3, r2
 800769a:	011b      	lsls	r3, r3, #4
 800769c:	1a9b      	subs	r3, r3, r2
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	461a      	mov	r2, r3
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	4413      	add	r3, r2
 80076a6:	60fb      	str	r3, [r7, #12]
	JDN += time->Seconds;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	789b      	ldrb	r3, [r3, #2]
 80076ac:	461a      	mov	r2, r3
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	4413      	add	r3, r2
 80076b2:	60fb      	str	r3, [r7, #12]

	return JDN;
 80076b4:	68fb      	ldr	r3, [r7, #12]
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	371c      	adds	r7, #28
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bc80      	pop	{r7}
 80076be:	4770      	bx	lr
 80076c0:	2aaaaaab 	.word	0x2aaaaaab
 80076c4:	66666667 	.word	0x66666667
 80076c8:	51eb851f 	.word	0x51eb851f
 80076cc:	ffdac274 	.word	0xffdac274
 80076d0:	00015180 	.word	0x00015180

080076d4 <RTC_FromEpoch>:

// Convert epoch time to Date/Time structures
void RTC_FromEpoch(uint32_t epoch, RTC_TimeTypeDef *time, RTC_DateTypeDef *date)
{
 80076d4:	b5b0      	push	{r4, r5, r7, lr}
 80076d6:	b094      	sub	sp, #80	@ 0x50
 80076d8:	af00      	add	r7, sp, #0
 80076da:	60f8      	str	r0, [r7, #12]
 80076dc:	60b9      	str	r1, [r7, #8]
 80076de:	607a      	str	r2, [r7, #4]
	uint32_t b;
	uint32_t c;
	uint32_t d;
	uint32_t e;
	uint32_t m;
	int16_t year = 0;
 80076e0:	2300      	movs	r3, #0
 80076e2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	int16_t month = 0;
 80076e6:	2300      	movs	r3, #0
 80076e8:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	int16_t dow = 0;
 80076ec:	2300      	movs	r3, #0
 80076ee:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	int16_t mday = 0;
 80076f2:	2300      	movs	r3, #0
 80076f4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	int16_t hour = 0;
 80076f8:	2300      	movs	r3, #0
 80076fa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	int16_t min = 0;
 80076fe:	2300      	movs	r3, #0
 8007700:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	int16_t sec = 0;
 8007704:	2300      	movs	r3, #0
 8007706:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
	uint64_t JD = 0;
 800770a:	f04f 0200 	mov.w	r2, #0
 800770e:	f04f 0300 	mov.w	r3, #0
 8007712:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	uint64_t JDN = 0;
 8007716:	f04f 0200 	mov.w	r2, #0
 800771a:	f04f 0300 	mov.w	r3, #0
 800771e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_day

	JD = ((epoch + 43200) / (86400 >> 1)) + (2440587 << 1) + 1;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	f503 4328 	add.w	r3, r3, #43008	@ 0xa800
 8007728:	33c0      	adds	r3, #192	@ 0xc0
 800772a:	4a7f      	ldr	r2, [pc, #508]	@ (8007928 <RTC_FromEpoch+0x254>)
 800772c:	fba2 2303 	umull	r2, r3, r2, r3
 8007730:	0bda      	lsrs	r2, r3, #15
 8007732:	4b7e      	ldr	r3, [pc, #504]	@ (800792c <RTC_FromEpoch+0x258>)
 8007734:	4413      	add	r3, r2
 8007736:	2200      	movs	r2, #0
 8007738:	461c      	mov	r4, r3
 800773a:	4615      	mov	r5, r2
 800773c:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
	JDN = JD >> 1;
 8007740:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8007744:	f04f 0200 	mov.w	r2, #0
 8007748:	f04f 0300 	mov.w	r3, #0
 800774c:	0842      	lsrs	r2, r0, #1
 800774e:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8007752:	084b      	lsrs	r3, r1, #1
 8007754:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

	tm = epoch;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	t1 = tm / 60;
 800775c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800775e:	4a74      	ldr	r2, [pc, #464]	@ (8007930 <RTC_FromEpoch+0x25c>)
 8007760:	fba2 2303 	umull	r2, r3, r2, r3
 8007764:	095b      	lsrs	r3, r3, #5
 8007766:	62bb      	str	r3, [r7, #40]	@ 0x28
	sec = tm - (t1 * 60);
 8007768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800776a:	b29a      	uxth	r2, r3
 800776c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776e:	b29b      	uxth	r3, r3
 8007770:	4619      	mov	r1, r3
 8007772:	0109      	lsls	r1, r1, #4
 8007774:	1acb      	subs	r3, r1, r3
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	b29b      	uxth	r3, r3
 800777a:	1ad3      	subs	r3, r2, r3
 800777c:	b29b      	uxth	r3, r3
 800777e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
	tm = t1;
 8007782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007784:	62fb      	str	r3, [r7, #44]	@ 0x2c
	t1 = tm / 60;
 8007786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007788:	4a69      	ldr	r2, [pc, #420]	@ (8007930 <RTC_FromEpoch+0x25c>)
 800778a:	fba2 2303 	umull	r2, r3, r2, r3
 800778e:	095b      	lsrs	r3, r3, #5
 8007790:	62bb      	str	r3, [r7, #40]	@ 0x28
	min = tm - (t1 * 60);
 8007792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007794:	b29a      	uxth	r2, r3
 8007796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007798:	b29b      	uxth	r3, r3
 800779a:	4619      	mov	r1, r3
 800779c:	0109      	lsls	r1, r1, #4
 800779e:	1acb      	subs	r3, r1, r3
 80077a0:	009b      	lsls	r3, r3, #2
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	1ad3      	subs	r3, r2, r3
 80077a6:	b29b      	uxth	r3, r3
 80077a8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	tm = t1;
 80077ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	t1 = tm / 24;
 80077b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077b2:	4a60      	ldr	r2, [pc, #384]	@ (8007934 <RTC_FromEpoch+0x260>)
 80077b4:	fba2 2303 	umull	r2, r3, r2, r3
 80077b8:	091b      	lsrs	r3, r3, #4
 80077ba:	62bb      	str	r3, [r7, #40]	@ 0x28
	hour = tm - (t1 * 24);
 80077bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077be:	b29a      	uxth	r2, r3
 80077c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	4619      	mov	r1, r3
 80077c6:	0049      	lsls	r1, r1, #1
 80077c8:	440b      	add	r3, r1
 80077ca:	00db      	lsls	r3, r3, #3
 80077cc:	b29b      	uxth	r3, r3
 80077ce:	1ad3      	subs	r3, r2, r3
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

	dow = JDN % 7;
 80077d6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80077da:	f04f 0207 	mov.w	r2, #7
 80077de:	f04f 0300 	mov.w	r3, #0
 80077e2:	f7fd f85d 	bl	80048a0 <__aeabi_uldivmod>
 80077e6:	4613      	mov	r3, r2
 80077e8:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	a = JDN + 32044;
 80077ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ee:	f503 43fa 	add.w	r3, r3, #32000	@ 0x7d00
 80077f2:	332c      	adds	r3, #44	@ 0x2c
 80077f4:	627b      	str	r3, [r7, #36]	@ 0x24
	b = ((4 * a) + 3) / 146097;
 80077f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f8:	009b      	lsls	r3, r3, #2
 80077fa:	3303      	adds	r3, #3
 80077fc:	4a4e      	ldr	r2, [pc, #312]	@ (8007938 <RTC_FromEpoch+0x264>)
 80077fe:	fba2 2303 	umull	r2, r3, r2, r3
 8007802:	0bdb      	lsrs	r3, r3, #15
 8007804:	623b      	str	r3, [r7, #32]
	c = a - ((146097 * b) / 4);
 8007806:	6a3b      	ldr	r3, [r7, #32]
 8007808:	4a4c      	ldr	r2, [pc, #304]	@ (800793c <RTC_FromEpoch+0x268>)
 800780a:	fb02 f303 	mul.w	r3, r2, r3
 800780e:	089b      	lsrs	r3, r3, #2
 8007810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007812:	1ad3      	subs	r3, r2, r3
 8007814:	61fb      	str	r3, [r7, #28]
	d = ((4 * c) + 3) / 1461;
 8007816:	69fb      	ldr	r3, [r7, #28]
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	3303      	adds	r3, #3
 800781c:	4a48      	ldr	r2, [pc, #288]	@ (8007940 <RTC_FromEpoch+0x26c>)
 800781e:	fba2 2303 	umull	r2, r3, r2, r3
 8007822:	09db      	lsrs	r3, r3, #7
 8007824:	61bb      	str	r3, [r7, #24]
	e = c - ((1461 * d) / 4);
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	f240 52b5 	movw	r2, #1461	@ 0x5b5
 800782c:	fb02 f303 	mul.w	r3, r2, r3
 8007830:	089b      	lsrs	r3, r3, #2
 8007832:	69fa      	ldr	r2, [r7, #28]
 8007834:	1ad3      	subs	r3, r2, r3
 8007836:	617b      	str	r3, [r7, #20]
	m = ((5 * e) + 2) / 153;
 8007838:	697a      	ldr	r2, [r7, #20]
 800783a:	4613      	mov	r3, r2
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	4413      	add	r3, r2
 8007840:	3302      	adds	r3, #2
 8007842:	4a40      	ldr	r2, [pc, #256]	@ (8007944 <RTC_FromEpoch+0x270>)
 8007844:	fba2 2303 	umull	r2, r3, r2, r3
 8007848:	09db      	lsrs	r3, r3, #7
 800784a:	613b      	str	r3, [r7, #16]
	mday = e - (((153 * m) + 2) / 5) + 1;
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	b299      	uxth	r1, r3
 8007850:	693a      	ldr	r2, [r7, #16]
 8007852:	4613      	mov	r3, r2
 8007854:	00db      	lsls	r3, r3, #3
 8007856:	4413      	add	r3, r2
 8007858:	011a      	lsls	r2, r3, #4
 800785a:	4413      	add	r3, r2
 800785c:	3302      	adds	r3, #2
 800785e:	4a3a      	ldr	r2, [pc, #232]	@ (8007948 <RTC_FromEpoch+0x274>)
 8007860:	fba2 2303 	umull	r2, r3, r2, r3
 8007864:	089b      	lsrs	r3, r3, #2
 8007866:	b29b      	uxth	r3, r3
 8007868:	1acb      	subs	r3, r1, r3
 800786a:	b29b      	uxth	r3, r3
 800786c:	3301      	adds	r3, #1
 800786e:	b29b      	uxth	r3, r3
 8007870:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	month = m + 3 - (12 * (m / 10));
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	b29a      	uxth	r2, r3
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	4933      	ldr	r1, [pc, #204]	@ (8007948 <RTC_FromEpoch+0x274>)
 800787c:	fba1 1303 	umull	r1, r3, r1, r3
 8007880:	08db      	lsrs	r3, r3, #3
 8007882:	b29b      	uxth	r3, r3
 8007884:	4619      	mov	r1, r3
 8007886:	0049      	lsls	r1, r1, #1
 8007888:	440b      	add	r3, r1
 800788a:	009b      	lsls	r3, r3, #2
 800788c:	b29b      	uxth	r3, r3
 800788e:	1ad3      	subs	r3, r2, r3
 8007890:	b29b      	uxth	r3, r3
 8007892:	3303      	adds	r3, #3
 8007894:	b29b      	uxth	r3, r3
 8007896:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	year = (100 * b) + d - 4800 + (m / 10);
 800789a:	6a3b      	ldr	r3, [r7, #32]
 800789c:	b29b      	uxth	r3, r3
 800789e:	461a      	mov	r2, r3
 80078a0:	0092      	lsls	r2, r2, #2
 80078a2:	4413      	add	r3, r2
 80078a4:	461a      	mov	r2, r3
 80078a6:	0091      	lsls	r1, r2, #2
 80078a8:	461a      	mov	r2, r3
 80078aa:	460b      	mov	r3, r1
 80078ac:	4413      	add	r3, r2
 80078ae:	009b      	lsls	r3, r3, #2
 80078b0:	b29a      	uxth	r2, r3
 80078b2:	69bb      	ldr	r3, [r7, #24]
 80078b4:	b29b      	uxth	r3, r3
 80078b6:	4413      	add	r3, r2
 80078b8:	b29a      	uxth	r2, r3
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	4922      	ldr	r1, [pc, #136]	@ (8007948 <RTC_FromEpoch+0x274>)
 80078be:	fba1 1303 	umull	r1, r3, r1, r3
 80078c2:	08db      	lsrs	r3, r3, #3
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	4413      	add	r3, r2
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	f5a3 5396 	sub.w	r3, r3, #4800	@ 0x12c0
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

	date->Year = year - 2000;
 80078d4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80078d8:	b2db      	uxtb	r3, r3
 80078da:	3330      	adds	r3, #48	@ 0x30
 80078dc:	b2da      	uxtb	r2, r3
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	70da      	strb	r2, [r3, #3]
	date->Month = month;
 80078e2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80078e6:	b2da      	uxtb	r2, r3
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	705a      	strb	r2, [r3, #1]
	date->Date = mday;
 80078ec:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80078f0:	b2da      	uxtb	r2, r3
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	709a      	strb	r2, [r3, #2]
	date->WeekDay = dow;
 80078f6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80078fa:	b2da      	uxtb	r2, r3
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	701a      	strb	r2, [r3, #0]
	time->Hours = hour;
 8007900:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007904:	b2da      	uxtb	r2, r3
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	701a      	strb	r2, [r3, #0]
	time->Minutes = min;
 800790a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800790e:	b2da      	uxtb	r2, r3
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	705a      	strb	r2, [r3, #1]
	time->Seconds = sec;
 8007914:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007918:	b2da      	uxtb	r2, r3
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	709a      	strb	r2, [r3, #2]
}
 800791e:	bf00      	nop
 8007920:	3750      	adds	r7, #80	@ 0x50
 8007922:	46bd      	mov	sp, r7
 8007924:	bdb0      	pop	{r4, r5, r7, pc}
 8007926:	bf00      	nop
 8007928:	c22e4507 	.word	0xc22e4507
 800792c:	004a7b17 	.word	0x004a7b17
 8007930:	88888889 	.word	0x88888889
 8007934:	aaaaaaab 	.word	0xaaaaaaab
 8007938:	396b06bd 	.word	0x396b06bd
 800793c:	00023ab1 	.word	0x00023ab1
 8007940:	166db073 	.word	0x166db073
 8007944:	d62b80d7 	.word	0xd62b80d7
 8007948:	cccccccd 	.word	0xcccccccd

0800794c <get_date>:

void get_date(void)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b082      	sub	sp, #8
 8007950:	af00      	add	r7, sp, #0
	unix1 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 8007952:	2101      	movs	r1, #1
 8007954:	484e      	ldr	r0, [pc, #312]	@ (8007a90 <get_date+0x144>)
 8007956:	f006 fa7f 	bl	800de58 <HAL_RTCEx_BKUPRead>
 800795a:	4603      	mov	r3, r0
 800795c:	b29a      	uxth	r2, r3
 800795e:	4b4d      	ldr	r3, [pc, #308]	@ (8007a94 <get_date+0x148>)
 8007960:	801a      	strh	r2, [r3, #0]
	unix2 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8007962:	2102      	movs	r1, #2
 8007964:	484a      	ldr	r0, [pc, #296]	@ (8007a90 <get_date+0x144>)
 8007966:	f006 fa77 	bl	800de58 <HAL_RTCEx_BKUPRead>
 800796a:	4603      	mov	r3, r0
 800796c:	b29a      	uxth	r2, r3
 800796e:	4b4a      	ldr	r3, [pc, #296]	@ (8007a98 <get_date+0x14c>)
 8007970:	801a      	strh	r2, [r3, #0]
	unix_time_get = ((unix2 << 16) | unix1);
 8007972:	4b49      	ldr	r3, [pc, #292]	@ (8007a98 <get_date+0x14c>)
 8007974:	881b      	ldrh	r3, [r3, #0]
 8007976:	041b      	lsls	r3, r3, #16
 8007978:	4a46      	ldr	r2, [pc, #280]	@ (8007a94 <get_date+0x148>)
 800797a:	8812      	ldrh	r2, [r2, #0]
 800797c:	4313      	orrs	r3, r2
 800797e:	461a      	mov	r2, r3
 8007980:	4b46      	ldr	r3, [pc, #280]	@ (8007a9c <get_date+0x150>)
 8007982:	601a      	str	r2, [r3, #0]
	RTC_FromEpoch(unix_time_get, &unix_time, &unix_date);
 8007984:	4b45      	ldr	r3, [pc, #276]	@ (8007a9c <get_date+0x150>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a45      	ldr	r2, [pc, #276]	@ (8007aa0 <get_date+0x154>)
 800798a:	4946      	ldr	r1, [pc, #280]	@ (8007aa4 <get_date+0x158>)
 800798c:	4618      	mov	r0, r3
 800798e:	f7ff fea1 	bl	80076d4 <RTC_FromEpoch>
//	if (HAL_RTC_SetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN) != HAL_OK)
//	{
//		Error_Handler();
//	}

	hrtc.DateToUpdate.Date = unix_date.Date;
 8007992:	4b43      	ldr	r3, [pc, #268]	@ (8007aa0 <get_date+0x154>)
 8007994:	789a      	ldrb	r2, [r3, #2]
 8007996:	4b3e      	ldr	r3, [pc, #248]	@ (8007a90 <get_date+0x144>)
 8007998:	739a      	strb	r2, [r3, #14]
	hrtc.DateToUpdate.Month = unix_date.Month;
 800799a:	4b41      	ldr	r3, [pc, #260]	@ (8007aa0 <get_date+0x154>)
 800799c:	785a      	ldrb	r2, [r3, #1]
 800799e:	4b3c      	ldr	r3, [pc, #240]	@ (8007a90 <get_date+0x144>)
 80079a0:	735a      	strb	r2, [r3, #13]
	hrtc.DateToUpdate.Year = unix_date.Year;
 80079a2:	4b3f      	ldr	r3, [pc, #252]	@ (8007aa0 <get_date+0x154>)
 80079a4:	78da      	ldrb	r2, [r3, #3]
 80079a6:	4b3a      	ldr	r3, [pc, #232]	@ (8007a90 <get_date+0x144>)
 80079a8:	73da      	strb	r2, [r3, #15]

	uint32_t year = 0U, weekday = 0U;
 80079aa:	2300      	movs	r3, #0
 80079ac:	603b      	str	r3, [r7, #0]
 80079ae:	2300      	movs	r3, #0
 80079b0:	607b      	str	r3, [r7, #4]

	year = 2000U + unix_date.Year;
 80079b2:	4b3b      	ldr	r3, [pc, #236]	@ (8007aa0 <get_date+0x154>)
 80079b4:	78db      	ldrb	r3, [r3, #3]
 80079b6:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80079ba:	603b      	str	r3, [r7, #0]

	if (unix_date.Month < 3U) {
 80079bc:	4b38      	ldr	r3, [pc, #224]	@ (8007aa0 <get_date+0x154>)
 80079be:	785b      	ldrb	r3, [r3, #1]
 80079c0:	2b02      	cmp	r3, #2
 80079c2:	d830      	bhi.n	8007a26 <get_date+0xda>
		/*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
		weekday = (((23U * unix_date.Month) / 9U) + unix_date.Date + 4U + year + ((year - 1U) / 4U)
 80079c4:	4b36      	ldr	r3, [pc, #216]	@ (8007aa0 <get_date+0x154>)
 80079c6:	785b      	ldrb	r3, [r3, #1]
 80079c8:	461a      	mov	r2, r3
 80079ca:	4613      	mov	r3, r2
 80079cc:	005b      	lsls	r3, r3, #1
 80079ce:	4413      	add	r3, r2
 80079d0:	00db      	lsls	r3, r3, #3
 80079d2:	1a9b      	subs	r3, r3, r2
 80079d4:	4a34      	ldr	r2, [pc, #208]	@ (8007aa8 <get_date+0x15c>)
 80079d6:	fba2 2303 	umull	r2, r3, r2, r3
 80079da:	085b      	lsrs	r3, r3, #1
 80079dc:	4a30      	ldr	r2, [pc, #192]	@ (8007aa0 <get_date+0x154>)
 80079de:	7892      	ldrb	r2, [r2, #2]
 80079e0:	441a      	add	r2, r3
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	441a      	add	r2, r3
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	3b01      	subs	r3, #1
 80079ea:	089b      	lsrs	r3, r3, #2
 80079ec:	441a      	add	r2, r3
				- ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	3b01      	subs	r3, #1
 80079f2:	492e      	ldr	r1, [pc, #184]	@ (8007aac <get_date+0x160>)
 80079f4:	fba1 1303 	umull	r1, r3, r1, r3
 80079f8:	095b      	lsrs	r3, r3, #5
 80079fa:	1ad2      	subs	r2, r2, r3
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	3b01      	subs	r3, #1
 8007a00:	492a      	ldr	r1, [pc, #168]	@ (8007aac <get_date+0x160>)
 8007a02:	fba1 1303 	umull	r1, r3, r1, r3
 8007a06:	09db      	lsrs	r3, r3, #7
 8007a08:	4413      	add	r3, r2
 8007a0a:	1d1a      	adds	r2, r3, #4
		weekday = (((23U * unix_date.Month) / 9U) + unix_date.Date + 4U + year + ((year - 1U) / 4U)
 8007a0c:	4b28      	ldr	r3, [pc, #160]	@ (8007ab0 <get_date+0x164>)
 8007a0e:	fba3 1302 	umull	r1, r3, r3, r2
 8007a12:	1ad1      	subs	r1, r2, r3
 8007a14:	0849      	lsrs	r1, r1, #1
 8007a16:	440b      	add	r3, r1
 8007a18:	0899      	lsrs	r1, r3, #2
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	00db      	lsls	r3, r3, #3
 8007a1e:	1a5b      	subs	r3, r3, r1
 8007a20:	1ad3      	subs	r3, r2, r3
 8007a22:	607b      	str	r3, [r7, #4]
 8007a24:	e02c      	b.n	8007a80 <get_date+0x134>
	} else {
		/*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
		weekday = (((23U * unix_date.Month) / 9U) + unix_date.Date + 4U + year + (year / 4U)
 8007a26:	4b1e      	ldr	r3, [pc, #120]	@ (8007aa0 <get_date+0x154>)
 8007a28:	785b      	ldrb	r3, [r3, #1]
 8007a2a:	461a      	mov	r2, r3
 8007a2c:	4613      	mov	r3, r2
 8007a2e:	005b      	lsls	r3, r3, #1
 8007a30:	4413      	add	r3, r2
 8007a32:	00db      	lsls	r3, r3, #3
 8007a34:	1a9b      	subs	r3, r3, r2
 8007a36:	4a1c      	ldr	r2, [pc, #112]	@ (8007aa8 <get_date+0x15c>)
 8007a38:	fba2 2303 	umull	r2, r3, r2, r3
 8007a3c:	085b      	lsrs	r3, r3, #1
 8007a3e:	4a18      	ldr	r2, [pc, #96]	@ (8007aa0 <get_date+0x154>)
 8007a40:	7892      	ldrb	r2, [r2, #2]
 8007a42:	441a      	add	r2, r3
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	441a      	add	r2, r3
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	089b      	lsrs	r3, r3, #2
 8007a4c:	441a      	add	r2, r3
				- (year / 100U) + (year / 400U) - 2U) % 7U;
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	4916      	ldr	r1, [pc, #88]	@ (8007aac <get_date+0x160>)
 8007a52:	fba1 1303 	umull	r1, r3, r1, r3
 8007a56:	095b      	lsrs	r3, r3, #5
 8007a58:	1ad2      	subs	r2, r2, r3
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	4913      	ldr	r1, [pc, #76]	@ (8007aac <get_date+0x160>)
 8007a5e:	fba1 1303 	umull	r1, r3, r1, r3
 8007a62:	09db      	lsrs	r3, r3, #7
 8007a64:	4413      	add	r3, r2
 8007a66:	1c9a      	adds	r2, r3, #2
		weekday = (((23U * unix_date.Month) / 9U) + unix_date.Date + 4U + year + (year / 4U)
 8007a68:	4b11      	ldr	r3, [pc, #68]	@ (8007ab0 <get_date+0x164>)
 8007a6a:	fba3 1302 	umull	r1, r3, r3, r2
 8007a6e:	1ad1      	subs	r1, r2, r3
 8007a70:	0849      	lsrs	r1, r1, #1
 8007a72:	440b      	add	r3, r1
 8007a74:	0899      	lsrs	r1, r3, #2
 8007a76:	460b      	mov	r3, r1
 8007a78:	00db      	lsls	r3, r3, #3
 8007a7a:	1a5b      	subs	r3, r3, r1
 8007a7c:	1ad3      	subs	r3, r2, r3
 8007a7e:	607b      	str	r3, [r7, #4]
	}

	hrtc.DateToUpdate.WeekDay = weekday;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	b2da      	uxtb	r2, r3
 8007a84:	4b02      	ldr	r3, [pc, #8]	@ (8007a90 <get_date+0x144>)
 8007a86:	731a      	strb	r2, [r3, #12]
}
 8007a88:	bf00      	nop
 8007a8a:	3708      	adds	r7, #8
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}
 8007a90:	200014ec 	.word	0x200014ec
 8007a94:	20000a8c 	.word	0x20000a8c
 8007a98:	20000a8e 	.word	0x20000a8e
 8007a9c:	20000a94 	.word	0x20000a94
 8007aa0:	20000a9c 	.word	0x20000a9c
 8007aa4:	20000a98 	.word	0x20000a98
 8007aa8:	38e38e39 	.word	0x38e38e39
 8007aac:	51eb851f 	.word	0x51eb851f
 8007ab0:	24924925 	.word	0x24924925

08007ab4 <updateRTC>:
//################################################################################
//--------------------------------------------------------------------------------
//			RTC update time Function
//--------------------------------------------------------------------------------
void updateRTC()
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b082      	sub	sp, #8
 8007ab8:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef sTime =
 8007aba:	1d3b      	adds	r3, r7, #4
 8007abc:	2100      	movs	r1, #0
 8007abe:	460a      	mov	r2, r1
 8007ac0:	801a      	strh	r2, [r3, #0]
 8007ac2:	460a      	mov	r2, r1
 8007ac4:	709a      	strb	r2, [r3, #2]
	{ 0 };
	RTC_DateTypeDef sDate =
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	603b      	str	r3, [r7, #0]
	{ 0 };

	sTime.Hours = networkSide_data.setTime.Hours;
 8007aca:	4b2d      	ldr	r3, [pc, #180]	@ (8007b80 <updateRTC+0xcc>)
 8007acc:	7bdb      	ldrb	r3, [r3, #15]
 8007ace:	b2db      	uxtb	r3, r3
 8007ad0:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = networkSide_data.setTime.Minutes;
 8007ad2:	4b2b      	ldr	r3, [pc, #172]	@ (8007b80 <updateRTC+0xcc>)
 8007ad4:	7c1b      	ldrb	r3, [r3, #16]
 8007ad6:	b2db      	uxtb	r3, r3
 8007ad8:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0;
 8007ada:	2300      	movs	r3, #0
 8007adc:	71bb      	strb	r3, [r7, #6]

	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8007ade:	1d3b      	adds	r3, r7, #4
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	4619      	mov	r1, r3
 8007ae4:	4827      	ldr	r0, [pc, #156]	@ (8007b84 <updateRTC+0xd0>)
 8007ae6:	f005 fc81 	bl	800d3ec <HAL_RTC_SetTime>
 8007aea:	4603      	mov	r3, r0
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d001      	beq.n	8007af4 <updateRTC+0x40>
	{
		Error_Handler();
 8007af0:	f002 fe3e 	bl	800a770 <Error_Handler>
	}

	HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 8007af4:	2200      	movs	r2, #0
 8007af6:	4924      	ldr	r1, [pc, #144]	@ (8007b88 <updateRTC+0xd4>)
 8007af8:	4822      	ldr	r0, [pc, #136]	@ (8007b84 <updateRTC+0xd0>)
 8007afa:	f005 fd0f 	bl	800d51c <HAL_RTC_GetTime>

	sDate.Date = networkSide_data.setDate.Date;
 8007afe:	4b20      	ldr	r3, [pc, #128]	@ (8007b80 <updateRTC+0xcc>)
 8007b00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	70bb      	strb	r3, [r7, #2]
	sDate.Month = networkSide_data.setDate.Month;
 8007b08:	4b1d      	ldr	r3, [pc, #116]	@ (8007b80 <updateRTC+0xcc>)
 8007b0a:	7fdb      	ldrb	r3, [r3, #31]
 8007b0c:	b2db      	uxtb	r3, r3
 8007b0e:	707b      	strb	r3, [r7, #1]
	sDate.Year = networkSide_data.setDate.Year;
 8007b10:	4b1b      	ldr	r3, [pc, #108]	@ (8007b80 <updateRTC+0xcc>)
 8007b12:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8007b1a:	463b      	mov	r3, r7
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	4619      	mov	r1, r3
 8007b20:	4818      	ldr	r0, [pc, #96]	@ (8007b84 <updateRTC+0xd0>)
 8007b22:	f005 fdd3 	bl	800d6cc <HAL_RTC_SetDate>
 8007b26:	4603      	mov	r3, r0
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d001      	beq.n	8007b30 <updateRTC+0x7c>
	{
		Error_Handler();
 8007b2c:	f002 fe20 	bl	800a770 <Error_Handler>
	}

	HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 8007b30:	2200      	movs	r2, #0
 8007b32:	4916      	ldr	r1, [pc, #88]	@ (8007b8c <updateRTC+0xd8>)
 8007b34:	4813      	ldr	r0, [pc, #76]	@ (8007b84 <updateRTC+0xd0>)
 8007b36:	f005 fe7f 	bl	800d838 <HAL_RTC_GetDate>

	unix_time_set = RTC_ToEpoch(&sTime, &sDate);
 8007b3a:	463a      	mov	r2, r7
 8007b3c:	1d3b      	adds	r3, r7, #4
 8007b3e:	4611      	mov	r1, r2
 8007b40:	4618      	mov	r0, r3
 8007b42:	f7ff fd2d 	bl	80075a0 <RTC_ToEpoch>
 8007b46:	4603      	mov	r3, r0
 8007b48:	4a11      	ldr	r2, [pc, #68]	@ (8007b90 <updateRTC+0xdc>)
 8007b4a:	6013      	str	r3, [r2, #0]
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, (unix_time_set & 0xFFFF));
 8007b4c:	4b10      	ldr	r3, [pc, #64]	@ (8007b90 <updateRTC+0xdc>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	461a      	mov	r2, r3
 8007b54:	2101      	movs	r1, #1
 8007b56:	480b      	ldr	r0, [pc, #44]	@ (8007b84 <updateRTC+0xd0>)
 8007b58:	f006 f964 	bl	800de24 <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, (unix_time_set >> 16));
 8007b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8007b90 <updateRTC+0xdc>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	0c1b      	lsrs	r3, r3, #16
 8007b62:	461a      	mov	r2, r3
 8007b64:	2102      	movs	r1, #2
 8007b66:	4807      	ldr	r0, [pc, #28]	@ (8007b84 <updateRTC+0xd0>)
 8007b68:	f006 f95c 	bl	800de24 <HAL_RTCEx_BKUPWrite>

	controlSide_data.networkSide_request.bit.rtcUpdateComplete = true;
 8007b6c:	4a09      	ldr	r2, [pc, #36]	@ (8007b94 <updateRTC+0xe0>)
 8007b6e:	7d53      	ldrb	r3, [r2, #21]
 8007b70:	f043 0320 	orr.w	r3, r3, #32
 8007b74:	7553      	strb	r3, [r2, #21]
}
 8007b76:	bf00      	nop
 8007b78:	3708      	adds	r7, #8
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}
 8007b7e:	bf00      	nop
 8007b80:	20000964 	.word	0x20000964
 8007b84:	200014ec 	.word	0x200014ec
 8007b88:	20000a58 	.word	0x20000a58
 8007b8c:	20000a5c 	.word	0x20000a5c
 8007b90:	20000a90 	.word	0x20000a90
 8007b94:	20000918 	.word	0x20000918

08007b98 <updateAlarm>:
//################################################################################
//--------------------------------------------------------------------------------
//			RTC update alarm Function
//--------------------------------------------------------------------------------
void updateAlarm()
{
 8007b98:	b480      	push	{r7}
 8007b9a:	af00      	add	r7, sp, #0
	weekdayOn.Hours = networkSide_data.weekdayOn.Hours;
 8007b9c:	4b42      	ldr	r3, [pc, #264]	@ (8007ca8 <updateAlarm+0x110>)
 8007b9e:	7c9b      	ldrb	r3, [r3, #18]
 8007ba0:	b2da      	uxtb	r2, r3
 8007ba2:	4b42      	ldr	r3, [pc, #264]	@ (8007cac <updateAlarm+0x114>)
 8007ba4:	701a      	strb	r2, [r3, #0]
	weekdayOn.Minutes = networkSide_data.weekdayOn.Minutes;
 8007ba6:	4b40      	ldr	r3, [pc, #256]	@ (8007ca8 <updateAlarm+0x110>)
 8007ba8:	7cdb      	ldrb	r3, [r3, #19]
 8007baa:	b2da      	uxtb	r2, r3
 8007bac:	4b3f      	ldr	r3, [pc, #252]	@ (8007cac <updateAlarm+0x114>)
 8007bae:	705a      	strb	r2, [r3, #1]
	weekdayOff.Hours = networkSide_data.weekdayOff.Hours;
 8007bb0:	4b3d      	ldr	r3, [pc, #244]	@ (8007ca8 <updateAlarm+0x110>)
 8007bb2:	7d5b      	ldrb	r3, [r3, #21]
 8007bb4:	b2da      	uxtb	r2, r3
 8007bb6:	4b3e      	ldr	r3, [pc, #248]	@ (8007cb0 <updateAlarm+0x118>)
 8007bb8:	701a      	strb	r2, [r3, #0]
	weekdayOff.Minutes = networkSide_data.weekdayOff.Minutes;
 8007bba:	4b3b      	ldr	r3, [pc, #236]	@ (8007ca8 <updateAlarm+0x110>)
 8007bbc:	7d9b      	ldrb	r3, [r3, #22]
 8007bbe:	b2da      	uxtb	r2, r3
 8007bc0:	4b3b      	ldr	r3, [pc, #236]	@ (8007cb0 <updateAlarm+0x118>)
 8007bc2:	705a      	strb	r2, [r3, #1]

	weekendOn.Hours = networkSide_data.weekendOn.Hours;
 8007bc4:	4b38      	ldr	r3, [pc, #224]	@ (8007ca8 <updateAlarm+0x110>)
 8007bc6:	7e1b      	ldrb	r3, [r3, #24]
 8007bc8:	b2da      	uxtb	r2, r3
 8007bca:	4b3a      	ldr	r3, [pc, #232]	@ (8007cb4 <updateAlarm+0x11c>)
 8007bcc:	701a      	strb	r2, [r3, #0]
	weekendOn.Minutes = networkSide_data.weekendOn.Minutes;
 8007bce:	4b36      	ldr	r3, [pc, #216]	@ (8007ca8 <updateAlarm+0x110>)
 8007bd0:	7e5b      	ldrb	r3, [r3, #25]
 8007bd2:	b2da      	uxtb	r2, r3
 8007bd4:	4b37      	ldr	r3, [pc, #220]	@ (8007cb4 <updateAlarm+0x11c>)
 8007bd6:	705a      	strb	r2, [r3, #1]
	weekendOff.Hours = networkSide_data.weekendOff.Hours;
 8007bd8:	4b33      	ldr	r3, [pc, #204]	@ (8007ca8 <updateAlarm+0x110>)
 8007bda:	7edb      	ldrb	r3, [r3, #27]
 8007bdc:	b2da      	uxtb	r2, r3
 8007bde:	4b36      	ldr	r3, [pc, #216]	@ (8007cb8 <updateAlarm+0x120>)
 8007be0:	701a      	strb	r2, [r3, #0]
	weekendOff.Minutes = networkSide_data.weekendOff.Minutes;
 8007be2:	4b31      	ldr	r3, [pc, #196]	@ (8007ca8 <updateAlarm+0x110>)
 8007be4:	7f1b      	ldrb	r3, [r3, #28]
 8007be6:	b2da      	uxtb	r2, r3
 8007be8:	4b33      	ldr	r3, [pc, #204]	@ (8007cb8 <updateAlarm+0x120>)
 8007bea:	705a      	strb	r2, [r3, #1]

	if (scheduleCharge_active == true)
 8007bec:	4b33      	ldr	r3, [pc, #204]	@ (8007cbc <updateAlarm+0x124>)
 8007bee:	781b      	ldrb	r3, [r3, #0]
 8007bf0:	b2db      	uxtb	r3, r3
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d04f      	beq.n	8007c96 <updateAlarm+0xfe>
	{
		if (weekend_on == 1)
 8007bf6:	4b32      	ldr	r3, [pc, #200]	@ (8007cc0 <updateAlarm+0x128>)
 8007bf8:	881b      	ldrh	r3, [r3, #0]
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d123      	bne.n	8007c46 <updateAlarm+0xae>
		{
			onTime = ((weekendOn.Hours * 100) + weekendOn.Minutes);
 8007bfe:	4b2d      	ldr	r3, [pc, #180]	@ (8007cb4 <updateAlarm+0x11c>)
 8007c00:	781b      	ldrb	r3, [r3, #0]
 8007c02:	461a      	mov	r2, r3
 8007c04:	0092      	lsls	r2, r2, #2
 8007c06:	4413      	add	r3, r2
 8007c08:	461a      	mov	r2, r3
 8007c0a:	0091      	lsls	r1, r2, #2
 8007c0c:	461a      	mov	r2, r3
 8007c0e:	460b      	mov	r3, r1
 8007c10:	4413      	add	r3, r2
 8007c12:	009b      	lsls	r3, r3, #2
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	4a27      	ldr	r2, [pc, #156]	@ (8007cb4 <updateAlarm+0x11c>)
 8007c18:	7852      	ldrb	r2, [r2, #1]
 8007c1a:	4413      	add	r3, r2
 8007c1c:	b29a      	uxth	r2, r3
 8007c1e:	4b29      	ldr	r3, [pc, #164]	@ (8007cc4 <updateAlarm+0x12c>)
 8007c20:	801a      	strh	r2, [r3, #0]
			offTime = ((weekendOff.Hours * 100) + weekendOff.Minutes);
 8007c22:	4b25      	ldr	r3, [pc, #148]	@ (8007cb8 <updateAlarm+0x120>)
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	461a      	mov	r2, r3
 8007c28:	0092      	lsls	r2, r2, #2
 8007c2a:	4413      	add	r3, r2
 8007c2c:	461a      	mov	r2, r3
 8007c2e:	0091      	lsls	r1, r2, #2
 8007c30:	461a      	mov	r2, r3
 8007c32:	460b      	mov	r3, r1
 8007c34:	4413      	add	r3, r2
 8007c36:	009b      	lsls	r3, r3, #2
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	4a1f      	ldr	r2, [pc, #124]	@ (8007cb8 <updateAlarm+0x120>)
 8007c3c:	7852      	ldrb	r2, [r2, #1]
 8007c3e:	4413      	add	r3, r2
 8007c40:	b29a      	uxth	r2, r3
 8007c42:	4b21      	ldr	r3, [pc, #132]	@ (8007cc8 <updateAlarm+0x130>)
 8007c44:	801a      	strh	r2, [r3, #0]
		}

		if (weekend_on == 2)
 8007c46:	4b1e      	ldr	r3, [pc, #120]	@ (8007cc0 <updateAlarm+0x128>)
 8007c48:	881b      	ldrh	r3, [r3, #0]
 8007c4a:	2b02      	cmp	r3, #2
 8007c4c:	d123      	bne.n	8007c96 <updateAlarm+0xfe>
		{
			onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007c4e:	4b17      	ldr	r3, [pc, #92]	@ (8007cac <updateAlarm+0x114>)
 8007c50:	781b      	ldrb	r3, [r3, #0]
 8007c52:	461a      	mov	r2, r3
 8007c54:	0092      	lsls	r2, r2, #2
 8007c56:	4413      	add	r3, r2
 8007c58:	461a      	mov	r2, r3
 8007c5a:	0091      	lsls	r1, r2, #2
 8007c5c:	461a      	mov	r2, r3
 8007c5e:	460b      	mov	r3, r1
 8007c60:	4413      	add	r3, r2
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	4a11      	ldr	r2, [pc, #68]	@ (8007cac <updateAlarm+0x114>)
 8007c68:	7852      	ldrb	r2, [r2, #1]
 8007c6a:	4413      	add	r3, r2
 8007c6c:	b29a      	uxth	r2, r3
 8007c6e:	4b15      	ldr	r3, [pc, #84]	@ (8007cc4 <updateAlarm+0x12c>)
 8007c70:	801a      	strh	r2, [r3, #0]
			offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007c72:	4b0f      	ldr	r3, [pc, #60]	@ (8007cb0 <updateAlarm+0x118>)
 8007c74:	781b      	ldrb	r3, [r3, #0]
 8007c76:	461a      	mov	r2, r3
 8007c78:	0092      	lsls	r2, r2, #2
 8007c7a:	4413      	add	r3, r2
 8007c7c:	461a      	mov	r2, r3
 8007c7e:	0091      	lsls	r1, r2, #2
 8007c80:	461a      	mov	r2, r3
 8007c82:	460b      	mov	r3, r1
 8007c84:	4413      	add	r3, r2
 8007c86:	009b      	lsls	r3, r3, #2
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	4a09      	ldr	r2, [pc, #36]	@ (8007cb0 <updateAlarm+0x118>)
 8007c8c:	7852      	ldrb	r2, [r2, #1]
 8007c8e:	4413      	add	r3, r2
 8007c90:	b29a      	uxth	r2, r3
 8007c92:	4b0d      	ldr	r3, [pc, #52]	@ (8007cc8 <updateAlarm+0x130>)
 8007c94:	801a      	strh	r2, [r3, #0]
		}
	}

	controlSide_data.networkSide_request.bit.rtcUpdateAlarmComplete = true;
 8007c96:	4a0d      	ldr	r2, [pc, #52]	@ (8007ccc <updateAlarm+0x134>)
 8007c98:	7d53      	ldrb	r3, [r2, #21]
 8007c9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c9e:	7553      	strb	r3, [r2, #21]
}
 8007ca0:	bf00      	nop
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bc80      	pop	{r7}
 8007ca6:	4770      	bx	lr
 8007ca8:	20000964 	.word	0x20000964
 8007cac:	20000a68 	.word	0x20000a68
 8007cb0:	20000a6c 	.word	0x20000a6c
 8007cb4:	20000a70 	.word	0x20000a70
 8007cb8:	20000a74 	.word	0x20000a74
 8007cbc:	20000a88 	.word	0x20000a88
 8007cc0:	20000a8a 	.word	0x20000a8a
 8007cc4:	20000a86 	.word	0x20000a86
 8007cc8:	20000a84 	.word	0x20000a84
 8007ccc:	20000918 	.word	0x20000918

08007cd0 <checkWeekday_Time>:
//################################################################################
//--------------------------------------------------------------------------------
//			RTC check schedule charge Function
//--------------------------------------------------------------------------------
void checkWeekday_Time(void)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	af00      	add	r7, sp, #0
	currentTime = ((RtcTime.Hours * 100) + RtcTime.Minutes);
 8007cd4:	4b67      	ldr	r3, [pc, #412]	@ (8007e74 <checkWeekday_Time+0x1a4>)
 8007cd6:	781b      	ldrb	r3, [r3, #0]
 8007cd8:	461a      	mov	r2, r3
 8007cda:	0092      	lsls	r2, r2, #2
 8007cdc:	4413      	add	r3, r2
 8007cde:	461a      	mov	r2, r3
 8007ce0:	0091      	lsls	r1, r2, #2
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	460b      	mov	r3, r1
 8007ce6:	4413      	add	r3, r2
 8007ce8:	009b      	lsls	r3, r3, #2
 8007cea:	b29b      	uxth	r3, r3
 8007cec:	4a61      	ldr	r2, [pc, #388]	@ (8007e74 <checkWeekday_Time+0x1a4>)
 8007cee:	7852      	ldrb	r2, [r2, #1]
 8007cf0:	4413      	add	r3, r2
 8007cf2:	b29a      	uxth	r2, r3
 8007cf4:	4b60      	ldr	r3, [pc, #384]	@ (8007e78 <checkWeekday_Time+0x1a8>)
 8007cf6:	801a      	strh	r2, [r3, #0]

	if (networkSide_data.scheduleCharge == 1)
 8007cf8:	4b60      	ldr	r3, [pc, #384]	@ (8007e7c <checkWeekday_Time+0x1ac>)
 8007cfa:	7a9b      	ldrb	r3, [r3, #10]
 8007cfc:	b2db      	uxtb	r3, r3
 8007cfe:	2b01      	cmp	r3, #1
 8007d00:	f040 80ad 	bne.w	8007e5e <checkWeekday_Time+0x18e>
	{
		schedule_timeUpdate = true;
 8007d04:	4b5e      	ldr	r3, [pc, #376]	@ (8007e80 <checkWeekday_Time+0x1b0>)
 8007d06:	2201      	movs	r2, #1
 8007d08:	701a      	strb	r2, [r3, #0]

		if (scheduleCharge_active == false)
 8007d0a:	4b5e      	ldr	r3, [pc, #376]	@ (8007e84 <checkWeekday_Time+0x1b4>)
 8007d0c:	781b      	ldrb	r3, [r3, #0]
 8007d0e:	b2db      	uxtb	r3, r3
 8007d10:	f083 0301 	eor.w	r3, r3, #1
 8007d14:	b2db      	uxtb	r3, r3
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d056      	beq.n	8007dc8 <checkWeekday_Time+0xf8>
		{
			//Check if weekday is Saturday or Sunday
			if ((RtcDate.WeekDay == RTC_WEEKDAY_SATURDAY)
 8007d1a:	4b5b      	ldr	r3, [pc, #364]	@ (8007e88 <checkWeekday_Time+0x1b8>)
 8007d1c:	781b      	ldrb	r3, [r3, #0]
 8007d1e:	2b06      	cmp	r3, #6
 8007d20:	d003      	beq.n	8007d2a <checkWeekday_Time+0x5a>
					|| (RtcDate.WeekDay == RTC_WEEKDAY_SUNDAY))
 8007d22:	4b59      	ldr	r3, [pc, #356]	@ (8007e88 <checkWeekday_Time+0x1b8>)
 8007d24:	781b      	ldrb	r3, [r3, #0]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d127      	bne.n	8007d7a <checkWeekday_Time+0xaa>
			{
				onTime = ((weekendOn.Hours * 100) + weekendOn.Minutes);
 8007d2a:	4b58      	ldr	r3, [pc, #352]	@ (8007e8c <checkWeekday_Time+0x1bc>)
 8007d2c:	781b      	ldrb	r3, [r3, #0]
 8007d2e:	461a      	mov	r2, r3
 8007d30:	0092      	lsls	r2, r2, #2
 8007d32:	4413      	add	r3, r2
 8007d34:	461a      	mov	r2, r3
 8007d36:	0091      	lsls	r1, r2, #2
 8007d38:	461a      	mov	r2, r3
 8007d3a:	460b      	mov	r3, r1
 8007d3c:	4413      	add	r3, r2
 8007d3e:	009b      	lsls	r3, r3, #2
 8007d40:	b29b      	uxth	r3, r3
 8007d42:	4a52      	ldr	r2, [pc, #328]	@ (8007e8c <checkWeekday_Time+0x1bc>)
 8007d44:	7852      	ldrb	r2, [r2, #1]
 8007d46:	4413      	add	r3, r2
 8007d48:	b29a      	uxth	r2, r3
 8007d4a:	4b51      	ldr	r3, [pc, #324]	@ (8007e90 <checkWeekday_Time+0x1c0>)
 8007d4c:	801a      	strh	r2, [r3, #0]
				offTime = ((weekendOff.Hours * 100) + weekendOff.Minutes);
 8007d4e:	4b51      	ldr	r3, [pc, #324]	@ (8007e94 <checkWeekday_Time+0x1c4>)
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	461a      	mov	r2, r3
 8007d54:	0092      	lsls	r2, r2, #2
 8007d56:	4413      	add	r3, r2
 8007d58:	461a      	mov	r2, r3
 8007d5a:	0091      	lsls	r1, r2, #2
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	460b      	mov	r3, r1
 8007d60:	4413      	add	r3, r2
 8007d62:	009b      	lsls	r3, r3, #2
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	4a4b      	ldr	r2, [pc, #300]	@ (8007e94 <checkWeekday_Time+0x1c4>)
 8007d68:	7852      	ldrb	r2, [r2, #1]
 8007d6a:	4413      	add	r3, r2
 8007d6c:	b29a      	uxth	r2, r3
 8007d6e:	4b4a      	ldr	r3, [pc, #296]	@ (8007e98 <checkWeekday_Time+0x1c8>)
 8007d70:	801a      	strh	r2, [r3, #0]
				weekend_on = 1;
 8007d72:	4b4a      	ldr	r3, [pc, #296]	@ (8007e9c <checkWeekday_Time+0x1cc>)
 8007d74:	2201      	movs	r2, #1
 8007d76:	801a      	strh	r2, [r3, #0]
 8007d78:	e026      	b.n	8007dc8 <checkWeekday_Time+0xf8>
			}
			else
			{
				onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007d7a:	4b49      	ldr	r3, [pc, #292]	@ (8007ea0 <checkWeekday_Time+0x1d0>)
 8007d7c:	781b      	ldrb	r3, [r3, #0]
 8007d7e:	461a      	mov	r2, r3
 8007d80:	0092      	lsls	r2, r2, #2
 8007d82:	4413      	add	r3, r2
 8007d84:	461a      	mov	r2, r3
 8007d86:	0091      	lsls	r1, r2, #2
 8007d88:	461a      	mov	r2, r3
 8007d8a:	460b      	mov	r3, r1
 8007d8c:	4413      	add	r3, r2
 8007d8e:	009b      	lsls	r3, r3, #2
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	4a43      	ldr	r2, [pc, #268]	@ (8007ea0 <checkWeekday_Time+0x1d0>)
 8007d94:	7852      	ldrb	r2, [r2, #1]
 8007d96:	4413      	add	r3, r2
 8007d98:	b29a      	uxth	r2, r3
 8007d9a:	4b3d      	ldr	r3, [pc, #244]	@ (8007e90 <checkWeekday_Time+0x1c0>)
 8007d9c:	801a      	strh	r2, [r3, #0]
				offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007d9e:	4b41      	ldr	r3, [pc, #260]	@ (8007ea4 <checkWeekday_Time+0x1d4>)
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	461a      	mov	r2, r3
 8007da4:	0092      	lsls	r2, r2, #2
 8007da6:	4413      	add	r3, r2
 8007da8:	461a      	mov	r2, r3
 8007daa:	0091      	lsls	r1, r2, #2
 8007dac:	461a      	mov	r2, r3
 8007dae:	460b      	mov	r3, r1
 8007db0:	4413      	add	r3, r2
 8007db2:	009b      	lsls	r3, r3, #2
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	4a3b      	ldr	r2, [pc, #236]	@ (8007ea4 <checkWeekday_Time+0x1d4>)
 8007db8:	7852      	ldrb	r2, [r2, #1]
 8007dba:	4413      	add	r3, r2
 8007dbc:	b29a      	uxth	r2, r3
 8007dbe:	4b36      	ldr	r3, [pc, #216]	@ (8007e98 <checkWeekday_Time+0x1c8>)
 8007dc0:	801a      	strh	r2, [r3, #0]
				weekend_on = 2;
 8007dc2:	4b36      	ldr	r3, [pc, #216]	@ (8007e9c <checkWeekday_Time+0x1cc>)
 8007dc4:	2202      	movs	r2, #2
 8007dc6:	801a      	strh	r2, [r3, #0]
			}
		}

		if (offTime < onTime)
 8007dc8:	4b33      	ldr	r3, [pc, #204]	@ (8007e98 <checkWeekday_Time+0x1c8>)
 8007dca:	881b      	ldrh	r3, [r3, #0]
 8007dcc:	b29a      	uxth	r2, r3
 8007dce:	4b30      	ldr	r3, [pc, #192]	@ (8007e90 <checkWeekday_Time+0x1c0>)
 8007dd0:	881b      	ldrh	r3, [r3, #0]
 8007dd2:	b29b      	uxth	r3, r3
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d224      	bcs.n	8007e22 <checkWeekday_Time+0x152>
		{
			if (currentTime >= onTime)
 8007dd8:	4b27      	ldr	r3, [pc, #156]	@ (8007e78 <checkWeekday_Time+0x1a8>)
 8007dda:	881b      	ldrh	r3, [r3, #0]
 8007ddc:	b29a      	uxth	r2, r3
 8007dde:	4b2c      	ldr	r3, [pc, #176]	@ (8007e90 <checkWeekday_Time+0x1c0>)
 8007de0:	881b      	ldrh	r3, [r3, #0]
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d306      	bcc.n	8007df6 <checkWeekday_Time+0x126>
			{
				scheduleOnOff = 5;
 8007de8:	4b2f      	ldr	r3, [pc, #188]	@ (8007ea8 <checkWeekday_Time+0x1d8>)
 8007dea:	2205      	movs	r2, #5
 8007dec:	701a      	strb	r2, [r3, #0]
				scheduleCharge_active = true;
 8007dee:	4b25      	ldr	r3, [pc, #148]	@ (8007e84 <checkWeekday_Time+0x1b4>)
 8007df0:	2201      	movs	r2, #1
 8007df2:	701a      	strb	r2, [r3, #0]
	else
	{
		scheduleOnOff = 0;
		scheduleCharge_active = false;
	}
}
 8007df4:	e039      	b.n	8007e6a <checkWeekday_Time+0x19a>
				if (currentTime < offTime)
 8007df6:	4b20      	ldr	r3, [pc, #128]	@ (8007e78 <checkWeekday_Time+0x1a8>)
 8007df8:	881b      	ldrh	r3, [r3, #0]
 8007dfa:	b29a      	uxth	r2, r3
 8007dfc:	4b26      	ldr	r3, [pc, #152]	@ (8007e98 <checkWeekday_Time+0x1c8>)
 8007dfe:	881b      	ldrh	r3, [r3, #0]
 8007e00:	b29b      	uxth	r3, r3
 8007e02:	429a      	cmp	r2, r3
 8007e04:	d206      	bcs.n	8007e14 <checkWeekday_Time+0x144>
					scheduleOnOff = 5;
 8007e06:	4b28      	ldr	r3, [pc, #160]	@ (8007ea8 <checkWeekday_Time+0x1d8>)
 8007e08:	2205      	movs	r2, #5
 8007e0a:	701a      	strb	r2, [r3, #0]
					scheduleCharge_active = true;
 8007e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8007e84 <checkWeekday_Time+0x1b4>)
 8007e0e:	2201      	movs	r2, #1
 8007e10:	701a      	strb	r2, [r3, #0]
}
 8007e12:	e02a      	b.n	8007e6a <checkWeekday_Time+0x19a>
					scheduleOnOff = 3;
 8007e14:	4b24      	ldr	r3, [pc, #144]	@ (8007ea8 <checkWeekday_Time+0x1d8>)
 8007e16:	2203      	movs	r2, #3
 8007e18:	701a      	strb	r2, [r3, #0]
					scheduleCharge_active = false;
 8007e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8007e84 <checkWeekday_Time+0x1b4>)
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	701a      	strb	r2, [r3, #0]
}
 8007e20:	e023      	b.n	8007e6a <checkWeekday_Time+0x19a>
			if ((currentTime >= onTime) && (currentTime < offTime))
 8007e22:	4b15      	ldr	r3, [pc, #84]	@ (8007e78 <checkWeekday_Time+0x1a8>)
 8007e24:	881b      	ldrh	r3, [r3, #0]
 8007e26:	b29a      	uxth	r2, r3
 8007e28:	4b19      	ldr	r3, [pc, #100]	@ (8007e90 <checkWeekday_Time+0x1c0>)
 8007e2a:	881b      	ldrh	r3, [r3, #0]
 8007e2c:	b29b      	uxth	r3, r3
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d30e      	bcc.n	8007e50 <checkWeekday_Time+0x180>
 8007e32:	4b11      	ldr	r3, [pc, #68]	@ (8007e78 <checkWeekday_Time+0x1a8>)
 8007e34:	881b      	ldrh	r3, [r3, #0]
 8007e36:	b29a      	uxth	r2, r3
 8007e38:	4b17      	ldr	r3, [pc, #92]	@ (8007e98 <checkWeekday_Time+0x1c8>)
 8007e3a:	881b      	ldrh	r3, [r3, #0]
 8007e3c:	b29b      	uxth	r3, r3
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d206      	bcs.n	8007e50 <checkWeekday_Time+0x180>
				scheduleOnOff = 5;
 8007e42:	4b19      	ldr	r3, [pc, #100]	@ (8007ea8 <checkWeekday_Time+0x1d8>)
 8007e44:	2205      	movs	r2, #5
 8007e46:	701a      	strb	r2, [r3, #0]
				scheduleCharge_active = true;
 8007e48:	4b0e      	ldr	r3, [pc, #56]	@ (8007e84 <checkWeekday_Time+0x1b4>)
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	701a      	strb	r2, [r3, #0]
}
 8007e4e:	e00c      	b.n	8007e6a <checkWeekday_Time+0x19a>
				scheduleOnOff = 3;
 8007e50:	4b15      	ldr	r3, [pc, #84]	@ (8007ea8 <checkWeekday_Time+0x1d8>)
 8007e52:	2203      	movs	r2, #3
 8007e54:	701a      	strb	r2, [r3, #0]
				scheduleCharge_active = false;
 8007e56:	4b0b      	ldr	r3, [pc, #44]	@ (8007e84 <checkWeekday_Time+0x1b4>)
 8007e58:	2200      	movs	r2, #0
 8007e5a:	701a      	strb	r2, [r3, #0]
}
 8007e5c:	e005      	b.n	8007e6a <checkWeekday_Time+0x19a>
		scheduleOnOff = 0;
 8007e5e:	4b12      	ldr	r3, [pc, #72]	@ (8007ea8 <checkWeekday_Time+0x1d8>)
 8007e60:	2200      	movs	r2, #0
 8007e62:	701a      	strb	r2, [r3, #0]
		scheduleCharge_active = false;
 8007e64:	4b07      	ldr	r3, [pc, #28]	@ (8007e84 <checkWeekday_Time+0x1b4>)
 8007e66:	2200      	movs	r2, #0
 8007e68:	701a      	strb	r2, [r3, #0]
}
 8007e6a:	bf00      	nop
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bc80      	pop	{r7}
 8007e70:	4770      	bx	lr
 8007e72:	bf00      	nop
 8007e74:	20000a58 	.word	0x20000a58
 8007e78:	20000a82 	.word	0x20000a82
 8007e7c:	20000964 	.word	0x20000964
 8007e80:	20000a7e 	.word	0x20000a7e
 8007e84:	20000a88 	.word	0x20000a88
 8007e88:	20000a5c 	.word	0x20000a5c
 8007e8c:	20000a70 	.word	0x20000a70
 8007e90:	20000a86 	.word	0x20000a86
 8007e94:	20000a74 	.word	0x20000a74
 8007e98:	20000a84 	.word	0x20000a84
 8007e9c:	20000a8a 	.word	0x20000a8a
 8007ea0:	20000a68 	.word	0x20000a68
 8007ea4:	20000a6c 	.word	0x20000a6c
 8007ea8:	20000a7f 	.word	0x20000a7f

08007eac <sm_control_run>:
//--------------------------------------------------------------------------------
//                  State engine
//--------------------------------------------------------------------------------

void sm_control_run(void)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	af00      	add	r7, sp, #0
	controlSide_data.status.bit.curretState = currentState;
 8007eb0:	4b2f      	ldr	r3, [pc, #188]	@ (8007f70 <sm_control_run+0xc4>)
 8007eb2:	781b      	ldrb	r3, [r3, #0]
 8007eb4:	b2db      	uxtb	r3, r3
 8007eb6:	f003 031f 	and.w	r3, r3, #31
 8007eba:	b2d9      	uxtb	r1, r3
 8007ebc:	4a2d      	ldr	r2, [pc, #180]	@ (8007f74 <sm_control_run+0xc8>)
 8007ebe:	7813      	ldrb	r3, [r2, #0]
 8007ec0:	f361 0304 	bfi	r3, r1, #0, #5
 8007ec4:	7013      	strb	r3, [r2, #0]

	switch (currentState)
 8007ec6:	4b2a      	ldr	r3, [pc, #168]	@ (8007f70 <sm_control_run+0xc4>)
 8007ec8:	781b      	ldrb	r3, [r3, #0]
 8007eca:	b2db      	uxtb	r3, r3
 8007ecc:	2b09      	cmp	r3, #9
 8007ece:	d84c      	bhi.n	8007f6a <sm_control_run+0xbe>
 8007ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8007ed8 <sm_control_run+0x2c>)
 8007ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ed6:	bf00      	nop
 8007ed8:	08007f01 	.word	0x08007f01
 8007edc:	08007f0b 	.word	0x08007f0b
 8007ee0:	08007f17 	.word	0x08007f17
 8007ee4:	08007f23 	.word	0x08007f23
 8007ee8:	08007f2f 	.word	0x08007f2f
 8007eec:	08007f3b 	.word	0x08007f3b
 8007ef0:	08007f47 	.word	0x08007f47
 8007ef4:	08007f6b 	.word	0x08007f6b
 8007ef8:	08007f53 	.word	0x08007f53
 8007efc:	08007f5f 	.word	0x08007f5f
	{
		case STATE_POWER_ON:
			power_on();
 8007f00:	f000 f8f6 	bl	80080f0 <power_on>
			previousState = STATE_POWER_ON;
 8007f04:	4b1c      	ldr	r3, [pc, #112]	@ (8007f78 <sm_control_run+0xcc>)
 8007f06:	2200      	movs	r2, #0
 8007f08:	701a      	strb	r2, [r3, #0]
		case STATE_A1:
			stateA1();
 8007f0a:	f000 f8f7 	bl	80080fc <stateA1>
			previousState = STATE_A1;
 8007f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8007f78 <sm_control_run+0xcc>)
 8007f10:	2201      	movs	r2, #1
 8007f12:	701a      	strb	r2, [r3, #0]
			break;
 8007f14:	e02a      	b.n	8007f6c <sm_control_run+0xc0>
		case STATE_A2:
			stateA2();
 8007f16:	f000 f943 	bl	80081a0 <stateA2>
			previousState = STATE_A2;
 8007f1a:	4b17      	ldr	r3, [pc, #92]	@ (8007f78 <sm_control_run+0xcc>)
 8007f1c:	2202      	movs	r2, #2
 8007f1e:	701a      	strb	r2, [r3, #0]
			break;
 8007f20:	e024      	b.n	8007f6c <sm_control_run+0xc0>
		case STATE_B1:
			stateB1();
 8007f22:	f000 f9a3 	bl	800826c <stateB1>
			previousState = STATE_B1;
 8007f26:	4b14      	ldr	r3, [pc, #80]	@ (8007f78 <sm_control_run+0xcc>)
 8007f28:	2203      	movs	r2, #3
 8007f2a:	701a      	strb	r2, [r3, #0]
			break;
 8007f2c:	e01e      	b.n	8007f6c <sm_control_run+0xc0>
		case STATE_B2:
			stateB2();
 8007f2e:	f000 fa5b 	bl	80083e8 <stateB2>
			previousState = STATE_B2;
 8007f32:	4b11      	ldr	r3, [pc, #68]	@ (8007f78 <sm_control_run+0xcc>)
 8007f34:	2204      	movs	r2, #4
 8007f36:	701a      	strb	r2, [r3, #0]
			break;
 8007f38:	e018      	b.n	8007f6c <sm_control_run+0xc0>
		case STATE_C1:
			stateC1();
 8007f3a:	f000 faf3 	bl	8008524 <stateC1>
			previousState = STATE_C1;
 8007f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8007f78 <sm_control_run+0xcc>)
 8007f40:	2205      	movs	r2, #5
 8007f42:	701a      	strb	r2, [r3, #0]
			break;
 8007f44:	e012      	b.n	8007f6c <sm_control_run+0xc0>
		case STATE_C2:
			stateC2();
 8007f46:	f000 fbd1 	bl	80086ec <stateC2>
			previousState = STATE_C2;
 8007f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8007f78 <sm_control_run+0xcc>)
 8007f4c:	2206      	movs	r2, #6
 8007f4e:	701a      	strb	r2, [r3, #0]
			break;
 8007f50:	e00c      	b.n	8007f6c <sm_control_run+0xc0>
		case STATE_F:
			stateF();
 8007f52:	f000 fcaf 	bl	80088b4 <stateF>
			previousState = STATE_F;
 8007f56:	4b08      	ldr	r3, [pc, #32]	@ (8007f78 <sm_control_run+0xcc>)
 8007f58:	2208      	movs	r2, #8
 8007f5a:	701a      	strb	r2, [r3, #0]
			break;
 8007f5c:	e006      	b.n	8007f6c <sm_control_run+0xc0>
		case TEMP_STATE_F:
			temp_stateF();
 8007f5e:	f000 fd09 	bl	8008974 <temp_stateF>
			previousState = TEMP_STATE_F;
 8007f62:	4b05      	ldr	r3, [pc, #20]	@ (8007f78 <sm_control_run+0xcc>)
 8007f64:	2209      	movs	r2, #9
 8007f66:	701a      	strb	r2, [r3, #0]
			break;
 8007f68:	e000      	b.n	8007f6c <sm_control_run+0xc0>
		default:
//        stateF();
//        previousState = STATE_F;
			break;
 8007f6a:	bf00      	nop
	}
}
 8007f6c:	bf00      	nop
 8007f6e:	bd80      	pop	{r7, pc}
 8007f70:	20000008 	.word	0x20000008
 8007f74:	20000918 	.word	0x20000918
 8007f78:	20000009 	.word	0x20000009

08007f7c <stateA_transition>:

void stateA_transition(uint16_t a1a2)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	4603      	mov	r3, r0
 8007f84:	80fb      	strh	r3, [r7, #6]
	if (controlSide_data.controlPilot.cp_Vmax > STATEA_MIN
 8007f86:	4b17      	ldr	r3, [pc, #92]	@ (8007fe4 <stateA_transition+0x68>)
 8007f88:	8a5b      	ldrh	r3, [r3, #18]
 8007f8a:	b21b      	sxth	r3, r3
 8007f8c:	2b6a      	cmp	r3, #106	@ 0x6a
 8007f8e:	dd1f      	ble.n	8007fd0 <stateA_transition+0x54>
			&& controlSide_data.controlPilot.cp_Vmax < STATEA_MAX) //Jump to STATE A1
 8007f90:	4b14      	ldr	r3, [pc, #80]	@ (8007fe4 <stateA_transition+0x68>)
 8007f92:	8a5b      	ldrh	r3, [r3, #18]
 8007f94:	b21b      	sxth	r3, r3
 8007f96:	2b81      	cmp	r3, #129	@ 0x81
 8007f98:	dc1a      	bgt.n	8007fd0 <stateA_transition+0x54>
	{
		stateA_counter++;
 8007f9a:	4b13      	ldr	r3, [pc, #76]	@ (8007fe8 <stateA_transition+0x6c>)
 8007f9c:	881b      	ldrh	r3, [r3, #0]
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	b29a      	uxth	r2, r3
 8007fa2:	4b11      	ldr	r3, [pc, #68]	@ (8007fe8 <stateA_transition+0x6c>)
 8007fa4:	801a      	strh	r2, [r3, #0]
		if (stateA_counter >= STATE_A_COUNT)
 8007fa6:	4b10      	ldr	r3, [pc, #64]	@ (8007fe8 <stateA_transition+0x6c>)
 8007fa8:	881b      	ldrh	r3, [r3, #0]
 8007faa:	2b4f      	cmp	r3, #79	@ 0x4f
 8007fac:	d914      	bls.n	8007fd8 <stateA_transition+0x5c>
		{
			stateA_counter = 0;
 8007fae:	4b0e      	ldr	r3, [pc, #56]	@ (8007fe8 <stateA_transition+0x6c>)
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	801a      	strh	r2, [r3, #0]
			stateEntry_flag = true;
 8007fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8007fec <stateA_transition+0x70>)
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	701a      	strb	r2, [r3, #0]
			if (a1a2 == 0)
 8007fba:	88fb      	ldrh	r3, [r7, #6]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d103      	bne.n	8007fc8 <stateA_transition+0x4c>
			{
				currentState = STATE_A1;
 8007fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8007ff0 <stateA_transition+0x74>)
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	701a      	strb	r2, [r3, #0]
		if (stateA_counter >= STATE_A_COUNT)
 8007fc6:	e007      	b.n	8007fd8 <stateA_transition+0x5c>
			}
			else
			{
				currentState = STATE_A2;
 8007fc8:	4b09      	ldr	r3, [pc, #36]	@ (8007ff0 <stateA_transition+0x74>)
 8007fca:	2202      	movs	r2, #2
 8007fcc:	701a      	strb	r2, [r3, #0]
		if (stateA_counter >= STATE_A_COUNT)
 8007fce:	e003      	b.n	8007fd8 <stateA_transition+0x5c>
			}
		}
	}
	else
	{
		stateA_counter = 0;
 8007fd0:	4b05      	ldr	r3, [pc, #20]	@ (8007fe8 <stateA_transition+0x6c>)
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	801a      	strh	r2, [r3, #0]
	}
}
 8007fd6:	bf00      	nop
 8007fd8:	bf00      	nop
 8007fda:	370c      	adds	r7, #12
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bc80      	pop	{r7}
 8007fe0:	4770      	bx	lr
 8007fe2:	bf00      	nop
 8007fe4:	20000918 	.word	0x20000918
 8007fe8:	20000aa0 	.word	0x20000aa0
 8007fec:	2000000a 	.word	0x2000000a
 8007ff0:	20000008 	.word	0x20000008

08007ff4 <stateB_transition>:

void stateB_transition(uint16_t b1b2)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b083      	sub	sp, #12
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	80fb      	strh	r3, [r7, #6]
	if (controlSide_data.controlPilot.cp_Vmax > STATEB_MIN //Jump to B1 if S2 relay released
 8007ffe:	4b17      	ldr	r3, [pc, #92]	@ (800805c <stateB_transition+0x68>)
 8008000:	8a5b      	ldrh	r3, [r3, #18]
 8008002:	b21b      	sxth	r3, r3
 8008004:	2b4c      	cmp	r3, #76	@ 0x4c
 8008006:	dd1f      	ble.n	8008048 <stateB_transition+0x54>
	&& controlSide_data.controlPilot.cp_Vmax < STATEB_MAX)
 8008008:	4b14      	ldr	r3, [pc, #80]	@ (800805c <stateB_transition+0x68>)
 800800a:	8a5b      	ldrh	r3, [r3, #18]
 800800c:	b21b      	sxth	r3, r3
 800800e:	2b67      	cmp	r3, #103	@ 0x67
 8008010:	dc1a      	bgt.n	8008048 <stateB_transition+0x54>
	{
		stateB_counter++;
 8008012:	4b13      	ldr	r3, [pc, #76]	@ (8008060 <stateB_transition+0x6c>)
 8008014:	881b      	ldrh	r3, [r3, #0]
 8008016:	3301      	adds	r3, #1
 8008018:	b29a      	uxth	r2, r3
 800801a:	4b11      	ldr	r3, [pc, #68]	@ (8008060 <stateB_transition+0x6c>)
 800801c:	801a      	strh	r2, [r3, #0]
		if (stateB_counter == STATE_B_COUNT)
 800801e:	4b10      	ldr	r3, [pc, #64]	@ (8008060 <stateB_transition+0x6c>)
 8008020:	881b      	ldrh	r3, [r3, #0]
 8008022:	2b50      	cmp	r3, #80	@ 0x50
 8008024:	d114      	bne.n	8008050 <stateB_transition+0x5c>
		{
			stateB_counter = 0;
 8008026:	4b0e      	ldr	r3, [pc, #56]	@ (8008060 <stateB_transition+0x6c>)
 8008028:	2200      	movs	r2, #0
 800802a:	801a      	strh	r2, [r3, #0]
			stateEntry_flag = true;
 800802c:	4b0d      	ldr	r3, [pc, #52]	@ (8008064 <stateB_transition+0x70>)
 800802e:	2201      	movs	r2, #1
 8008030:	701a      	strb	r2, [r3, #0]
			if (b1b2 == 0)
 8008032:	88fb      	ldrh	r3, [r7, #6]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d103      	bne.n	8008040 <stateB_transition+0x4c>
			{
				currentState = STATE_B1;
 8008038:	4b0b      	ldr	r3, [pc, #44]	@ (8008068 <stateB_transition+0x74>)
 800803a:	2203      	movs	r2, #3
 800803c:	701a      	strb	r2, [r3, #0]
		if (stateB_counter == STATE_B_COUNT)
 800803e:	e007      	b.n	8008050 <stateB_transition+0x5c>
			}
			else
			{
				currentState = STATE_B2;
 8008040:	4b09      	ldr	r3, [pc, #36]	@ (8008068 <stateB_transition+0x74>)
 8008042:	2204      	movs	r2, #4
 8008044:	701a      	strb	r2, [r3, #0]
		if (stateB_counter == STATE_B_COUNT)
 8008046:	e003      	b.n	8008050 <stateB_transition+0x5c>
			}
		}
	}
	else
	{
		stateB_counter = 0;
 8008048:	4b05      	ldr	r3, [pc, #20]	@ (8008060 <stateB_transition+0x6c>)
 800804a:	2200      	movs	r2, #0
 800804c:	801a      	strh	r2, [r3, #0]
	}
}
 800804e:	bf00      	nop
 8008050:	bf00      	nop
 8008052:	370c      	adds	r7, #12
 8008054:	46bd      	mov	sp, r7
 8008056:	bc80      	pop	{r7}
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	20000918 	.word	0x20000918
 8008060:	20000aa2 	.word	0x20000aa2
 8008064:	2000000a 	.word	0x2000000a
 8008068:	20000008 	.word	0x20000008

0800806c <stateC_transition>:

void stateC_transition(uint16_t c1c2)
{
 800806c:	b480      	push	{r7}
 800806e:	b083      	sub	sp, #12
 8008070:	af00      	add	r7, sp, #0
 8008072:	4603      	mov	r3, r0
 8008074:	80fb      	strh	r3, [r7, #6]
	if (controlSide_data.controlPilot.cp_Vmax > STATEC_MIN
 8008076:	4b17      	ldr	r3, [pc, #92]	@ (80080d4 <stateC_transition+0x68>)
 8008078:	8a5b      	ldrh	r3, [r3, #18]
 800807a:	b21b      	sxth	r3, r3
 800807c:	2b2e      	cmp	r3, #46	@ 0x2e
 800807e:	dd1f      	ble.n	80080c0 <stateC_transition+0x54>
			&& controlSide_data.controlPilot.cp_Vmax < STATEC_MAX)
 8008080:	4b14      	ldr	r3, [pc, #80]	@ (80080d4 <stateC_transition+0x68>)
 8008082:	8a5b      	ldrh	r3, [r3, #18]
 8008084:	b21b      	sxth	r3, r3
 8008086:	2b49      	cmp	r3, #73	@ 0x49
 8008088:	dc1a      	bgt.n	80080c0 <stateC_transition+0x54>
	{
		stateC_counter++;
 800808a:	4b13      	ldr	r3, [pc, #76]	@ (80080d8 <stateC_transition+0x6c>)
 800808c:	881b      	ldrh	r3, [r3, #0]
 800808e:	3301      	adds	r3, #1
 8008090:	b29a      	uxth	r2, r3
 8008092:	4b11      	ldr	r3, [pc, #68]	@ (80080d8 <stateC_transition+0x6c>)
 8008094:	801a      	strh	r2, [r3, #0]
		if (stateC_counter == STATE_C_COUNT)
 8008096:	4b10      	ldr	r3, [pc, #64]	@ (80080d8 <stateC_transition+0x6c>)
 8008098:	881b      	ldrh	r3, [r3, #0]
 800809a:	2b50      	cmp	r3, #80	@ 0x50
 800809c:	d114      	bne.n	80080c8 <stateC_transition+0x5c>
		{
			stateC_counter = 0;
 800809e:	4b0e      	ldr	r3, [pc, #56]	@ (80080d8 <stateC_transition+0x6c>)
 80080a0:	2200      	movs	r2, #0
 80080a2:	801a      	strh	r2, [r3, #0]
			stateEntry_flag = true;
 80080a4:	4b0d      	ldr	r3, [pc, #52]	@ (80080dc <stateC_transition+0x70>)
 80080a6:	2201      	movs	r2, #1
 80080a8:	701a      	strb	r2, [r3, #0]
			if (c1c2 == 0)
 80080aa:	88fb      	ldrh	r3, [r7, #6]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d103      	bne.n	80080b8 <stateC_transition+0x4c>
			{
				currentState = STATE_C1;
 80080b0:	4b0b      	ldr	r3, [pc, #44]	@ (80080e0 <stateC_transition+0x74>)
 80080b2:	2205      	movs	r2, #5
 80080b4:	701a      	strb	r2, [r3, #0]
		if (stateC_counter == STATE_C_COUNT)
 80080b6:	e007      	b.n	80080c8 <stateC_transition+0x5c>
			}
			else
			{
				currentState = STATE_C2;
 80080b8:	4b09      	ldr	r3, [pc, #36]	@ (80080e0 <stateC_transition+0x74>)
 80080ba:	2206      	movs	r2, #6
 80080bc:	701a      	strb	r2, [r3, #0]
		if (stateC_counter == STATE_C_COUNT)
 80080be:	e003      	b.n	80080c8 <stateC_transition+0x5c>
			}
		}
	}
	else
	{
		stateC_counter = 0;
 80080c0:	4b05      	ldr	r3, [pc, #20]	@ (80080d8 <stateC_transition+0x6c>)
 80080c2:	2200      	movs	r2, #0
 80080c4:	801a      	strh	r2, [r3, #0]
	}
}
 80080c6:	bf00      	nop
 80080c8:	bf00      	nop
 80080ca:	370c      	adds	r7, #12
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bc80      	pop	{r7}
 80080d0:	4770      	bx	lr
 80080d2:	bf00      	nop
 80080d4:	20000918 	.word	0x20000918
 80080d8:	20000aa4 	.word	0x20000aa4
 80080dc:	2000000a 	.word	0x2000000a
 80080e0:	20000008 	.word	0x20000008

080080e4 <stateD_transition>:

void stateD_transition(void)
{
 80080e4:	b480      	push	{r7}
 80080e6:	af00      	add	r7, sp, #0
//	}
//	else
//	{
//		stateD_counter = 0;
//	}
}
 80080e8:	bf00      	nop
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bc80      	pop	{r7}
 80080ee:	4770      	bx	lr

080080f0 <power_on>:

void power_on(void)
{
 80080f0:	b480      	push	{r7}
 80080f2:	af00      	add	r7, sp, #0

}
 80080f4:	bf00      	nop
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bc80      	pop	{r7}
 80080fa:	4770      	bx	lr

080080fc <stateA1>:

void stateA1(void)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	af00      	add	r7, sp, #0
	/*---------------------------------------------------
	 One time code
	 ---------------------------------------------------*/
	if (stateEntry_flag == true)
 8008100:	4b1f      	ldr	r3, [pc, #124]	@ (8008180 <stateA1+0x84>)
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	b2db      	uxtb	r3, r3
 8008106:	2b00      	cmp	r3, #0
 8008108:	d024      	beq.n	8008154 <stateA1+0x58>
	{
		stateEntry_flag = false;
 800810a:	4b1d      	ldr	r3, [pc, #116]	@ (8008180 <stateA1+0x84>)
 800810c:	2200      	movs	r2, #0
 800810e:	701a      	strb	r2, [r3, #0]

		controlSide_data.status.bit.curretState = STATE_A1;	//Current state update
 8008110:	4a1c      	ldr	r2, [pc, #112]	@ (8008184 <stateA1+0x88>)
 8008112:	7813      	ldrb	r3, [r2, #0]
 8008114:	2101      	movs	r1, #1
 8008116:	f361 0304 	bfi	r3, r1, #0, #5
 800811a:	7013      	strb	r3, [r2, #0]
		diodeCheck_flag = false;							//Diode check
 800811c:	4b1a      	ldr	r3, [pc, #104]	@ (8008188 <stateA1+0x8c>)
 800811e:	2200      	movs	r2, #0
 8008120:	701a      	strb	r2, [r3, #0]
		run_GFITest = true;									//GFI test flag
 8008122:	4b1a      	ldr	r3, [pc, #104]	@ (800818c <stateA1+0x90>)
 8008124:	2201      	movs	r2, #1
 8008126:	701a      	strb	r2, [r3, #0]
		diodeCheck_passed = false;	
 8008128:	4b19      	ldr	r3, [pc, #100]	@ (8008190 <stateA1+0x94>)
 800812a:	2200      	movs	r2, #0
 800812c:	701a      	strb	r2, [r3, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 800812e:	4b15      	ldr	r3, [pc, #84]	@ (8008184 <stateA1+0x88>)
 8008130:	2201      	movs	r2, #1
 8008132:	725a      	strb	r2, [r3, #9]
		controlSide_data.controlPilot.cp_duty_enable = 0;
 8008134:	4b13      	ldr	r3, [pc, #76]	@ (8008184 <stateA1+0x88>)
 8008136:	2200      	movs	r2, #0
 8008138:	721a      	strb	r2, [r3, #8]

		tick_clear(&timeout);								//Clear timer
 800813a:	4816      	ldr	r0, [pc, #88]	@ (8008194 <stateA1+0x98>)
 800813c:	f000 fd9e 	bl	8008c7c <tick_clear>

		L_RELAY_OFF();										//Turn off contactor
 8008140:	2200      	movs	r2, #0
 8008142:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008146:	4814      	ldr	r0, [pc, #80]	@ (8008198 <stateA1+0x9c>)
 8008148:	f004 fb07 	bl	800c75a <HAL_GPIO_WritePin>

		charger_variable_init();							//Stuck relay test flag
 800814c:	f000 fc6e 	bl	8008a2c <charger_variable_init>
		errorBuffer_clear();
 8008150:	f7ff f980 	bl	8007454 <errorBuffer_clear>
//	}

	/*---------------------------------------------------
		State transition
	 ---------------------------------------------------*/
	stateB_transition(0);
 8008154:	2000      	movs	r0, #0
 8008156:	f7ff ff4d 	bl	8007ff4 <stateB_transition>
#if A_TO_C_Transition
	stateC_transition(0);
 800815a:	2000      	movs	r0, #0
 800815c:	f7ff ff86 	bl	800806c <stateC_transition>
#endif
	/*---------------------------------------------------
		Fault handler
	 ---------------------------------------------------*/
	if (controlSide_data.errorStatus.bit.fault_level != 0)
 8008160:	4b08      	ldr	r3, [pc, #32]	@ (8008184 <stateA1+0x88>)
 8008162:	785b      	ldrb	r3, [r3, #1]
 8008164:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008168:	b2db      	uxtb	r3, r3
 800816a:	2b00      	cmp	r3, #0
 800816c:	d005      	beq.n	800817a <stateA1+0x7e>
	{
		stateEntry_flag = true;
 800816e:	4b04      	ldr	r3, [pc, #16]	@ (8008180 <stateA1+0x84>)
 8008170:	2201      	movs	r2, #1
 8008172:	701a      	strb	r2, [r3, #0]
		currentState = STATE_F;
 8008174:	4b09      	ldr	r3, [pc, #36]	@ (800819c <stateA1+0xa0>)
 8008176:	2208      	movs	r2, #8
 8008178:	701a      	strb	r2, [r3, #0]
	}
}
 800817a:	bf00      	nop
 800817c:	bd80      	pop	{r7, pc}
 800817e:	bf00      	nop
 8008180:	2000000a 	.word	0x2000000a
 8008184:	20000918 	.word	0x20000918
 8008188:	200008f8 	.word	0x200008f8
 800818c:	20000a2b 	.word	0x20000a2b
 8008190:	200008f9 	.word	0x200008f9
 8008194:	20000aa8 	.word	0x20000aa8
 8008198:	40010c00 	.word	0x40010c00
 800819c:	20000008 	.word	0x20000008

080081a0 <stateA2>:

void stateA2(void)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	af00      	add	r7, sp, #0
	/*---------------------------------------------------
	 	One time code
	 ---------------------------------------------------*/
	if (stateEntry_flag == true)
 80081a4:	4b2a      	ldr	r3, [pc, #168]	@ (8008250 <stateA2+0xb0>)
 80081a6:	781b      	ldrb	r3, [r3, #0]
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d030      	beq.n	8008210 <stateA2+0x70>
	{
		stateEntry_flag = false;
 80081ae:	4b28      	ldr	r3, [pc, #160]	@ (8008250 <stateA2+0xb0>)
 80081b0:	2200      	movs	r2, #0
 80081b2:	701a      	strb	r2, [r3, #0]

		controlSide_data.status.bit.curretState = STATE_A2;	//Current state update
 80081b4:	4a27      	ldr	r2, [pc, #156]	@ (8008254 <stateA2+0xb4>)
 80081b6:	7813      	ldrb	r3, [r2, #0]
 80081b8:	2102      	movs	r1, #2
 80081ba:	f361 0304 	bfi	r3, r1, #0, #5
 80081be:	7013      	strb	r3, [r2, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 80081c0:	4b24      	ldr	r3, [pc, #144]	@ (8008254 <stateA2+0xb4>)
 80081c2:	2201      	movs	r2, #1
 80081c4:	725a      	strb	r2, [r3, #9]
		controlSide_data.controlPilot.cp_duty_enable = 1;
 80081c6:	4b23      	ldr	r3, [pc, #140]	@ (8008254 <stateA2+0xb4>)
 80081c8:	2201      	movs	r2, #1
 80081ca:	721a      	strb	r2, [r3, #8]
		diodeCheck_passed = false;
 80081cc:	4b22      	ldr	r3, [pc, #136]	@ (8008258 <stateA2+0xb8>)
 80081ce:	2200      	movs	r2, #0
 80081d0:	701a      	strb	r2, [r3, #0]

		if (controlSide_data.status.bit.charging_active == 1)
 80081d2:	4b20      	ldr	r3, [pc, #128]	@ (8008254 <stateA2+0xb4>)
 80081d4:	781b      	ldrb	r3, [r3, #0]
 80081d6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80081da:	b2db      	uxtb	r3, r3
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d10e      	bne.n	80081fe <stateA2+0x5e>
		{
			controlSide_data.networkSide_request.bit.start_Charge = 0;
 80081e0:	4a1c      	ldr	r2, [pc, #112]	@ (8008254 <stateA2+0xb4>)
 80081e2:	7d53      	ldrb	r3, [r2, #21]
 80081e4:	f023 0301 	bic.w	r3, r3, #1
 80081e8:	7553      	strb	r3, [r2, #21]
			controlSide_data.networkSide_request.bit.stop_Charge = 1;
 80081ea:	4a1a      	ldr	r2, [pc, #104]	@ (8008254 <stateA2+0xb4>)
 80081ec:	7d53      	ldrb	r3, [r2, #21]
 80081ee:	f043 0302 	orr.w	r3, r3, #2
 80081f2:	7553      	strb	r3, [r2, #21]
			controlSide_data.networkSide_request.bit.schedule_charge = 0;
 80081f4:	4a17      	ldr	r2, [pc, #92]	@ (8008254 <stateA2+0xb4>)
 80081f6:	7d53      	ldrb	r3, [r2, #21]
 80081f8:	f023 0304 	bic.w	r3, r3, #4
 80081fc:	7553      	strb	r3, [r2, #21]
		}
		tick_clear(&timeout);								//Clear timer
 80081fe:	4817      	ldr	r0, [pc, #92]	@ (800825c <stateA2+0xbc>)
 8008200:	f000 fd3c 	bl	8008c7c <tick_clear>

		L_RELAY_OFF();										//Turn off contactor
 8008204:	2200      	movs	r2, #0
 8008206:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800820a:	4815      	ldr	r0, [pc, #84]	@ (8008260 <stateA2+0xc0>)
 800820c:	f004 faa5 	bl	800c75a <HAL_GPIO_WritePin>

	/*---------------------------------------------------
		State transition
	 ---------------------------------------------------*/
	//if idle command not received within 4s second, forcefully jump to STATE A1
	if ((VARIABLE_INIT_STATEA2_TIMEOUT == true)
 8008210:	4b12      	ldr	r3, [pc, #72]	@ (800825c <stateA2+0xbc>)
 8008212:	7a9b      	ldrb	r3, [r3, #10]
 8008214:	b2db      	uxtb	r3, r3
 8008216:	2b00      	cmp	r3, #0
 8008218:	d104      	bne.n	8008224 <stateA2+0x84>
			|| networkSide_data.status == IDLE_STATE)
 800821a:	4b12      	ldr	r3, [pc, #72]	@ (8008264 <stateA2+0xc4>)
 800821c:	881b      	ldrh	r3, [r3, #0]
 800821e:	b29b      	uxth	r3, r3
 8008220:	2b02      	cmp	r3, #2
 8008222:	d105      	bne.n	8008230 <stateA2+0x90>
	{
		stateEntry_flag = true;
 8008224:	4b0a      	ldr	r3, [pc, #40]	@ (8008250 <stateA2+0xb0>)
 8008226:	2201      	movs	r2, #1
 8008228:	701a      	strb	r2, [r3, #0]
		currentState = STATE_A1;
 800822a:	4b0f      	ldr	r3, [pc, #60]	@ (8008268 <stateA2+0xc8>)
 800822c:	2201      	movs	r2, #1
 800822e:	701a      	strb	r2, [r3, #0]
	}

	/*---------------------------------------------------
		Fault handler
	 ---------------------------------------------------*/
	if (controlSide_data.errorStatus.bit.fault_level != 0)
 8008230:	4b08      	ldr	r3, [pc, #32]	@ (8008254 <stateA2+0xb4>)
 8008232:	785b      	ldrb	r3, [r3, #1]
 8008234:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008238:	b2db      	uxtb	r3, r3
 800823a:	2b00      	cmp	r3, #0
 800823c:	d005      	beq.n	800824a <stateA2+0xaa>
	{
		stateEntry_flag = true;
 800823e:	4b04      	ldr	r3, [pc, #16]	@ (8008250 <stateA2+0xb0>)
 8008240:	2201      	movs	r2, #1
 8008242:	701a      	strb	r2, [r3, #0]
		currentState = STATE_F;
 8008244:	4b08      	ldr	r3, [pc, #32]	@ (8008268 <stateA2+0xc8>)
 8008246:	2208      	movs	r2, #8
 8008248:	701a      	strb	r2, [r3, #0]
	}
}
 800824a:	bf00      	nop
 800824c:	bd80      	pop	{r7, pc}
 800824e:	bf00      	nop
 8008250:	2000000a 	.word	0x2000000a
 8008254:	20000918 	.word	0x20000918
 8008258:	200008f9 	.word	0x200008f9
 800825c:	20000aa8 	.word	0x20000aa8
 8008260:	40010c00 	.word	0x40010c00
 8008264:	20000964 	.word	0x20000964
 8008268:	20000008 	.word	0x20000008

0800826c <stateB1>:

void stateB1(void)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	af00      	add	r7, sp, #0
	/*---------------------------------------------------
	 	One time code
	 ---------------------------------------------------*/
	if (stateEntry_flag == true)
 8008270:	4b53      	ldr	r3, [pc, #332]	@ (80083c0 <stateB1+0x154>)
 8008272:	781b      	ldrb	r3, [r3, #0]
 8008274:	b2db      	uxtb	r3, r3
 8008276:	2b00      	cmp	r3, #0
 8008278:	d040      	beq.n	80082fc <stateB1+0x90>
	{
		stateEntry_flag = false;
 800827a:	4b51      	ldr	r3, [pc, #324]	@ (80083c0 <stateB1+0x154>)
 800827c:	2200      	movs	r2, #0
 800827e:	701a      	strb	r2, [r3, #0]

		controlSide_data.status.bit.curretState = STATE_B1;	//Current state update
 8008280:	4a50      	ldr	r2, [pc, #320]	@ (80083c4 <stateB1+0x158>)
 8008282:	7813      	ldrb	r3, [r2, #0]
 8008284:	2103      	movs	r1, #3
 8008286:	f361 0304 	bfi	r3, r1, #0, #5
 800828a:	7013      	strb	r3, [r2, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 800828c:	4b4d      	ldr	r3, [pc, #308]	@ (80083c4 <stateB1+0x158>)
 800828e:	2201      	movs	r2, #1
 8008290:	725a      	strb	r2, [r3, #9]
		controlSide_data.controlPilot.cp_duty_enable = 0;
 8008292:	4b4c      	ldr	r3, [pc, #304]	@ (80083c4 <stateB1+0x158>)
 8008294:	2200      	movs	r2, #0
 8008296:	721a      	strb	r2, [r3, #8]
		diodeCheck_passed = false;
 8008298:	4b4b      	ldr	r3, [pc, #300]	@ (80083c8 <stateB1+0x15c>)
 800829a:	2200      	movs	r2, #0
 800829c:	701a      	strb	r2, [r3, #0]

		if (controlSide_data.status.bit.charging_active == 1)
 800829e:	4b49      	ldr	r3, [pc, #292]	@ (80083c4 <stateB1+0x158>)
 80082a0:	781b      	ldrb	r3, [r3, #0]
 80082a2:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80082a6:	b2db      	uxtb	r3, r3
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	d11e      	bne.n	80082ea <stateB1+0x7e>
		{
			controlSide_data.status.bit.charging_active = 0;
 80082ac:	4a45      	ldr	r2, [pc, #276]	@ (80083c4 <stateB1+0x158>)
 80082ae:	7813      	ldrb	r3, [r2, #0]
 80082b0:	f023 0320 	bic.w	r3, r3, #32
 80082b4:	7013      	strb	r3, [r2, #0]
			powerSide_data.powerEnergy.kWh = 0;
 80082b6:	4b45      	ldr	r3, [pc, #276]	@ (80083cc <stateB1+0x160>)
 80082b8:	2200      	movs	r2, #0
 80082ba:	625a      	str	r2, [r3, #36]	@ 0x24
			start_energy = 0;
 80082bc:	4b44      	ldr	r3, [pc, #272]	@ (80083d0 <stateB1+0x164>)
 80082be:	2200      	movs	r2, #0
 80082c0:	601a      	str	r2, [r3, #0]
			controlSide_data.networkSide_request.bit.start_Charge = 0;
 80082c2:	4a40      	ldr	r2, [pc, #256]	@ (80083c4 <stateB1+0x158>)
 80082c4:	7d53      	ldrb	r3, [r2, #21]
 80082c6:	f023 0301 	bic.w	r3, r3, #1
 80082ca:	7553      	strb	r3, [r2, #21]
			controlSide_data.networkSide_request.bit.stop_Charge = 1;
 80082cc:	4a3d      	ldr	r2, [pc, #244]	@ (80083c4 <stateB1+0x158>)
 80082ce:	7d53      	ldrb	r3, [r2, #21]
 80082d0:	f043 0302 	orr.w	r3, r3, #2
 80082d4:	7553      	strb	r3, [r2, #21]
			controlSide_data.networkSide_request.bit.schedule_charge = 0;
 80082d6:	4a3b      	ldr	r2, [pc, #236]	@ (80083c4 <stateB1+0x158>)
 80082d8:	7d53      	ldrb	r3, [r2, #21]
 80082da:	f023 0304 	bic.w	r3, r3, #4
 80082de:	7553      	strb	r3, [r2, #21]
			powerSide_data.status.bit.powerSide_ready = 0;
 80082e0:	4a3a      	ldr	r2, [pc, #232]	@ (80083cc <stateB1+0x160>)
 80082e2:	7813      	ldrb	r3, [r2, #0]
 80082e4:	f023 0320 	bic.w	r3, r3, #32
 80082e8:	7013      	strb	r3, [r2, #0]
		}

		tick_clear(&timeout);								//Clear timer
 80082ea:	483a      	ldr	r0, [pc, #232]	@ (80083d4 <stateB1+0x168>)
 80082ec:	f000 fcc6 	bl	8008c7c <tick_clear>

		L_RELAY_OFF();										//Turn off contactor
 80082f0:	2200      	movs	r2, #0
 80082f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80082f6:	4838      	ldr	r0, [pc, #224]	@ (80083d8 <stateB1+0x16c>)
 80082f8:	f004 fa2f 	bl	800c75a <HAL_GPIO_WritePin>
	}

	/*---------------------------------------------------
		Looping code
	 ---------------------------------------------------*/
	if ((powerSide_data.status.bit.powerSide_ready == 1)
 80082fc:	4b33      	ldr	r3, [pc, #204]	@ (80083cc <stateB1+0x160>)
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008304:	b2db      	uxtb	r3, r3
 8008306:	2b01      	cmp	r3, #1
 8008308:	d12b      	bne.n	8008362 <stateB1+0xf6>
			&& (timeout.timeout_2s == true)
 800830a:	4b32      	ldr	r3, [pc, #200]	@ (80083d4 <stateB1+0x168>)
 800830c:	7a1b      	ldrb	r3, [r3, #8]
 800830e:	b2db      	uxtb	r3, r3
 8008310:	2b00      	cmp	r3, #0
 8008312:	d026      	beq.n	8008362 <stateB1+0xf6>
			&& (controlSide_data.errorStatus.bit.fault_level == 0))
 8008314:	4b2b      	ldr	r3, [pc, #172]	@ (80083c4 <stateB1+0x158>)
 8008316:	785b      	ldrb	r3, [r3, #1]
 8008318:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800831c:	b2db      	uxtb	r3, r3
 800831e:	2b00      	cmp	r3, #0
 8008320:	d11f      	bne.n	8008362 <stateB1+0xf6>
	{
		if (networkSide_data.status == PRE_START_STATE)
 8008322:	4b2e      	ldr	r3, [pc, #184]	@ (80083dc <stateB1+0x170>)
 8008324:	881b      	ldrh	r3, [r3, #0]
 8008326:	b29b      	uxth	r3, r3
 8008328:	2b04      	cmp	r3, #4
 800832a:	d105      	bne.n	8008338 <stateB1+0xcc>
		{
			stateEntry_flag = true;
 800832c:	4b24      	ldr	r3, [pc, #144]	@ (80083c0 <stateB1+0x154>)
 800832e:	2201      	movs	r2, #1
 8008330:	701a      	strb	r2, [r3, #0]
			currentState = STATE_B2;
 8008332:	4b2b      	ldr	r3, [pc, #172]	@ (80083e0 <stateB1+0x174>)
 8008334:	2204      	movs	r2, #4
 8008336:	701a      	strb	r2, [r3, #0]
		}
#if RTC_ACTIVE
		if ((networkSide_data.scheduleCharge == 1)
 8008338:	4b28      	ldr	r3, [pc, #160]	@ (80083dc <stateB1+0x170>)
 800833a:	7a9b      	ldrb	r3, [r3, #10]
 800833c:	b2db      	uxtb	r3, r3
 800833e:	2b01      	cmp	r3, #1
 8008340:	d10f      	bne.n	8008362 <stateB1+0xf6>
				&& (networkSide_data.chargerLock == 1))
 8008342:	4b26      	ldr	r3, [pc, #152]	@ (80083dc <stateB1+0x170>)
 8008344:	79db      	ldrb	r3, [r3, #7]
 8008346:	b2db      	uxtb	r3, r3
 8008348:	2b01      	cmp	r3, #1
 800834a:	d10a      	bne.n	8008362 <stateB1+0xf6>
		{
			if (scheduleOnOff == 5)
 800834c:	4b25      	ldr	r3, [pc, #148]	@ (80083e4 <stateB1+0x178>)
 800834e:	781b      	ldrb	r3, [r3, #0]
 8008350:	b2db      	uxtb	r3, r3
 8008352:	2b05      	cmp	r3, #5
 8008354:	d105      	bne.n	8008362 <stateB1+0xf6>
			{
				stateEntry_flag = true;
 8008356:	4b1a      	ldr	r3, [pc, #104]	@ (80083c0 <stateB1+0x154>)
 8008358:	2201      	movs	r2, #1
 800835a:	701a      	strb	r2, [r3, #0]
				currentState = STATE_B2;
 800835c:	4b20      	ldr	r3, [pc, #128]	@ (80083e0 <stateB1+0x174>)
 800835e:	2204      	movs	r2, #4
 8008360:	701a      	strb	r2, [r3, #0]
			}
		}
#endif
	}

	if (networkSide_data.status == STOP_STATE)
 8008362:	4b1e      	ldr	r3, [pc, #120]	@ (80083dc <stateB1+0x170>)
 8008364:	881b      	ldrh	r3, [r3, #0]
 8008366:	b29b      	uxth	r3, r3
 8008368:	2b06      	cmp	r3, #6
 800836a:	d109      	bne.n	8008380 <stateB1+0x114>
	{
		controlSide_data.networkSide_request.bit.start_Charge = 0;
 800836c:	4a15      	ldr	r2, [pc, #84]	@ (80083c4 <stateB1+0x158>)
 800836e:	7d53      	ldrb	r3, [r2, #21]
 8008370:	f023 0301 	bic.w	r3, r3, #1
 8008374:	7553      	strb	r3, [r2, #21]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 8008376:	4a13      	ldr	r2, [pc, #76]	@ (80083c4 <stateB1+0x158>)
 8008378:	7d53      	ldrb	r3, [r2, #21]
 800837a:	f023 0302 	bic.w	r3, r3, #2
 800837e:	7553      	strb	r3, [r2, #21]
	}

	/*---------------------------------------------------
		State transition
	 ---------------------------------------------------*/
	stateA_transition(0);
 8008380:	2000      	movs	r0, #0
 8008382:	f7ff fdfb 	bl	8007f7c <stateA_transition>

	/*---------------------------------------------------
		Fault handler
	 ---------------------------------------------------*/
	if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 8008386:	4b0f      	ldr	r3, [pc, #60]	@ (80083c4 <stateB1+0x158>)
 8008388:	785b      	ldrb	r3, [r3, #1]
 800838a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800838e:	b2db      	uxtb	r3, r3
 8008390:	2b02      	cmp	r3, #2
 8008392:	d106      	bne.n	80083a2 <stateB1+0x136>
	{
		stateEntry_flag = true;
 8008394:	4b0a      	ldr	r3, [pc, #40]	@ (80083c0 <stateB1+0x154>)
 8008396:	2201      	movs	r2, #1
 8008398:	701a      	strb	r2, [r3, #0]
		currentState = STATE_F;
 800839a:	4b11      	ldr	r3, [pc, #68]	@ (80083e0 <stateB1+0x174>)
 800839c:	2208      	movs	r2, #8
 800839e:	701a      	strb	r2, [r3, #0]
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
	{
		stateEntry_flag = true;
		currentState = TEMP_STATE_F;
	}
}
 80083a0:	e00c      	b.n	80083bc <stateB1+0x150>
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
 80083a2:	4b08      	ldr	r3, [pc, #32]	@ (80083c4 <stateB1+0x158>)
 80083a4:	785b      	ldrb	r3, [r3, #1]
 80083a6:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80083aa:	b2db      	uxtb	r3, r3
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d105      	bne.n	80083bc <stateB1+0x150>
		stateEntry_flag = true;
 80083b0:	4b03      	ldr	r3, [pc, #12]	@ (80083c0 <stateB1+0x154>)
 80083b2:	2201      	movs	r2, #1
 80083b4:	701a      	strb	r2, [r3, #0]
		currentState = TEMP_STATE_F;
 80083b6:	4b0a      	ldr	r3, [pc, #40]	@ (80083e0 <stateB1+0x174>)
 80083b8:	2209      	movs	r2, #9
 80083ba:	701a      	strb	r2, [r3, #0]
}
 80083bc:	bf00      	nop
 80083be:	bd80      	pop	{r7, pc}
 80083c0:	2000000a 	.word	0x2000000a
 80083c4:	20000918 	.word	0x20000918
 80083c8:	200008f9 	.word	0x200008f9
 80083cc:	20000934 	.word	0x20000934
 80083d0:	20000a1c 	.word	0x20000a1c
 80083d4:	20000aa8 	.word	0x20000aa8
 80083d8:	40010c00 	.word	0x40010c00
 80083dc:	20000964 	.word	0x20000964
 80083e0:	20000008 	.word	0x20000008
 80083e4:	20000a7f 	.word	0x20000a7f

080083e8 <stateB2>:

void stateB2(void)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	af00      	add	r7, sp, #0
	/*---------------------------------------------------
	 	One time code
	 ---------------------------------------------------*/
	if (stateEntry_flag == true)
 80083ec:	4b44      	ldr	r3, [pc, #272]	@ (8008500 <stateB2+0x118>)
 80083ee:	781b      	ldrb	r3, [r3, #0]
 80083f0:	b2db      	uxtb	r3, r3
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d024      	beq.n	8008440 <stateB2+0x58>
	{
		stateEntry_flag = false;
 80083f6:	4b42      	ldr	r3, [pc, #264]	@ (8008500 <stateB2+0x118>)
 80083f8:	2200      	movs	r2, #0
 80083fa:	701a      	strb	r2, [r3, #0]

		controlSide_data.status.bit.curretState = STATE_B2;	//Current state update
 80083fc:	4a41      	ldr	r2, [pc, #260]	@ (8008504 <stateB2+0x11c>)
 80083fe:	7813      	ldrb	r3, [r2, #0]
 8008400:	2104      	movs	r1, #4
 8008402:	f361 0304 	bfi	r3, r1, #0, #5
 8008406:	7013      	strb	r3, [r2, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 8008408:	4b3e      	ldr	r3, [pc, #248]	@ (8008504 <stateB2+0x11c>)
 800840a:	2201      	movs	r2, #1
 800840c:	725a      	strb	r2, [r3, #9]
		controlSide_data.controlPilot.cp_duty_enable = 1;
 800840e:	4b3d      	ldr	r3, [pc, #244]	@ (8008504 <stateB2+0x11c>)
 8008410:	2201      	movs	r2, #1
 8008412:	721a      	strb	r2, [r3, #8]
		diodeCheck_passed = false;
 8008414:	4b3c      	ldr	r3, [pc, #240]	@ (8008508 <stateB2+0x120>)
 8008416:	2200      	movs	r2, #0
 8008418:	701a      	strb	r2, [r3, #0]
//			controlSide_data.networkSide_request.bit.start_Charge = 0; //30/09/2020
//			controlSide_data.networkSide_request.bit.stop_Charge = 1;
//			controlSide_data.networkSide_request.bit.schedule_charge = 0;
//		}
//		else
		if (controlSide_data.status.bit.charging_active == 0)
 800841a:	4b3a      	ldr	r3, [pc, #232]	@ (8008504 <stateB2+0x11c>)
 800841c:	781b      	ldrb	r3, [r3, #0]
 800841e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008422:	b2db      	uxtb	r3, r3
 8008424:	2b00      	cmp	r3, #0
 8008426:	d102      	bne.n	800842e <stateB2+0x46>
		{
			diodeCheck_flag = true;
 8008428:	4b38      	ldr	r3, [pc, #224]	@ (800850c <stateB2+0x124>)
 800842a:	2201      	movs	r2, #1
 800842c:	701a      	strb	r2, [r3, #0]
		}

		tick_clear(&timeout);								//Clear timer
 800842e:	4838      	ldr	r0, [pc, #224]	@ (8008510 <stateB2+0x128>)
 8008430:	f000 fc24 	bl	8008c7c <tick_clear>

		L_RELAY_OFF();										//Turn off contactor
 8008434:	2200      	movs	r2, #0
 8008436:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800843a:	4836      	ldr	r0, [pc, #216]	@ (8008514 <stateB2+0x12c>)
 800843c:	f004 f98d 	bl	800c75a <HAL_GPIO_WritePin>
	}

	/*---------------------------------------------------
		Looping code
	 ---------------------------------------------------*/
	if (networkSide_data.status == STOP_STATE)
 8008440:	4b35      	ldr	r3, [pc, #212]	@ (8008518 <stateB2+0x130>)
 8008442:	881b      	ldrh	r3, [r3, #0]
 8008444:	b29b      	uxth	r3, r3
 8008446:	2b06      	cmp	r3, #6
 8008448:	d10f      	bne.n	800846a <stateB2+0x82>
	{
		controlSide_data.networkSide_request.bit.start_Charge = 0; //30/09/2020
 800844a:	4a2e      	ldr	r2, [pc, #184]	@ (8008504 <stateB2+0x11c>)
 800844c:	7d53      	ldrb	r3, [r2, #21]
 800844e:	f023 0301 	bic.w	r3, r3, #1
 8008452:	7553      	strb	r3, [r2, #21]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 8008454:	4a2b      	ldr	r2, [pc, #172]	@ (8008504 <stateB2+0x11c>)
 8008456:	7d53      	ldrb	r3, [r2, #21]
 8008458:	f023 0302 	bic.w	r3, r3, #2
 800845c:	7553      	strb	r3, [r2, #21]
		stateEntry_flag = true;
 800845e:	4b28      	ldr	r3, [pc, #160]	@ (8008500 <stateB2+0x118>)
 8008460:	2201      	movs	r2, #1
 8008462:	701a      	strb	r2, [r3, #0]
		currentState = STATE_B1;
 8008464:	4b2d      	ldr	r3, [pc, #180]	@ (800851c <stateB2+0x134>)
 8008466:	2203      	movs	r2, #3
 8008468:	701a      	strb	r2, [r3, #0]
	}

#if RTC_ACTIVE
	if ((networkSide_data.scheduleCharge == 1)
 800846a:	4b2b      	ldr	r3, [pc, #172]	@ (8008518 <stateB2+0x130>)
 800846c:	7a9b      	ldrb	r3, [r3, #10]
 800846e:	b2db      	uxtb	r3, r3
 8008470:	2b01      	cmp	r3, #1
 8008472:	d110      	bne.n	8008496 <stateB2+0xae>
			&& (networkSide_data.chargerLock == 1))
 8008474:	4b28      	ldr	r3, [pc, #160]	@ (8008518 <stateB2+0x130>)
 8008476:	79db      	ldrb	r3, [r3, #7]
 8008478:	b2db      	uxtb	r3, r3
 800847a:	2b01      	cmp	r3, #1
 800847c:	d10b      	bne.n	8008496 <stateB2+0xae>
	{
		if (scheduleOnOff != 5)
 800847e:	4b28      	ldr	r3, [pc, #160]	@ (8008520 <stateB2+0x138>)
 8008480:	781b      	ldrb	r3, [r3, #0]
 8008482:	b2db      	uxtb	r3, r3
 8008484:	2b05      	cmp	r3, #5
 8008486:	d011      	beq.n	80084ac <stateB2+0xc4>
		{
			stateEntry_flag = true;
 8008488:	4b1d      	ldr	r3, [pc, #116]	@ (8008500 <stateB2+0x118>)
 800848a:	2201      	movs	r2, #1
 800848c:	701a      	strb	r2, [r3, #0]
			currentState = STATE_B1;
 800848e:	4b23      	ldr	r3, [pc, #140]	@ (800851c <stateB2+0x134>)
 8008490:	2203      	movs	r2, #3
 8008492:	701a      	strb	r2, [r3, #0]
		if (scheduleOnOff != 5)
 8008494:	e00a      	b.n	80084ac <stateB2+0xc4>
		}
	} else {
		if (networkSide_data.status == IDLE_STATE) {
 8008496:	4b20      	ldr	r3, [pc, #128]	@ (8008518 <stateB2+0x130>)
 8008498:	881b      	ldrh	r3, [r3, #0]
 800849a:	b29b      	uxth	r3, r3
 800849c:	2b02      	cmp	r3, #2
 800849e:	d105      	bne.n	80084ac <stateB2+0xc4>
			stateEntry_flag = true;
 80084a0:	4b17      	ldr	r3, [pc, #92]	@ (8008500 <stateB2+0x118>)
 80084a2:	2201      	movs	r2, #1
 80084a4:	701a      	strb	r2, [r3, #0]
			currentState = STATE_B1;
 80084a6:	4b1d      	ldr	r3, [pc, #116]	@ (800851c <stateB2+0x134>)
 80084a8:	2203      	movs	r2, #3
 80084aa:	701a      	strb	r2, [r3, #0]
#endif

	/*---------------------------------------------------
		State transition
	 ---------------------------------------------------*/
	stateA_transition(1);
 80084ac:	2001      	movs	r0, #1
 80084ae:	f7ff fd65 	bl	8007f7c <stateA_transition>
	
	if (diodeCheck_passed == true)
 80084b2:	4b15      	ldr	r3, [pc, #84]	@ (8008508 <stateB2+0x120>)
 80084b4:	781b      	ldrb	r3, [r3, #0]
 80084b6:	b2db      	uxtb	r3, r3
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d002      	beq.n	80084c2 <stateB2+0xda>
	{
		stateC_transition(1);
 80084bc:	2001      	movs	r0, #1
 80084be:	f7ff fdd5 	bl	800806c <stateC_transition>
	}
	stateD_transition();
 80084c2:	f7ff fe0f 	bl	80080e4 <stateD_transition>

	/*---------------------------------------------------
		Fault handler
	 ---------------------------------------------------*/
	if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 80084c6:	4b0f      	ldr	r3, [pc, #60]	@ (8008504 <stateB2+0x11c>)
 80084c8:	785b      	ldrb	r3, [r3, #1]
 80084ca:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80084ce:	b2db      	uxtb	r3, r3
 80084d0:	2b02      	cmp	r3, #2
 80084d2:	d106      	bne.n	80084e2 <stateB2+0xfa>
	{
		stateEntry_flag = true;
 80084d4:	4b0a      	ldr	r3, [pc, #40]	@ (8008500 <stateB2+0x118>)
 80084d6:	2201      	movs	r2, #1
 80084d8:	701a      	strb	r2, [r3, #0]
		currentState = STATE_F;
 80084da:	4b10      	ldr	r3, [pc, #64]	@ (800851c <stateB2+0x134>)
 80084dc:	2208      	movs	r2, #8
 80084de:	701a      	strb	r2, [r3, #0]
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
	{
		stateEntry_flag = true;
		currentState = TEMP_STATE_F;
	}
}
 80084e0:	e00c      	b.n	80084fc <stateB2+0x114>
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
 80084e2:	4b08      	ldr	r3, [pc, #32]	@ (8008504 <stateB2+0x11c>)
 80084e4:	785b      	ldrb	r3, [r3, #1]
 80084e6:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80084ea:	b2db      	uxtb	r3, r3
 80084ec:	2b01      	cmp	r3, #1
 80084ee:	d105      	bne.n	80084fc <stateB2+0x114>
		stateEntry_flag = true;
 80084f0:	4b03      	ldr	r3, [pc, #12]	@ (8008500 <stateB2+0x118>)
 80084f2:	2201      	movs	r2, #1
 80084f4:	701a      	strb	r2, [r3, #0]
		currentState = TEMP_STATE_F;
 80084f6:	4b09      	ldr	r3, [pc, #36]	@ (800851c <stateB2+0x134>)
 80084f8:	2209      	movs	r2, #9
 80084fa:	701a      	strb	r2, [r3, #0]
}
 80084fc:	bf00      	nop
 80084fe:	bd80      	pop	{r7, pc}
 8008500:	2000000a 	.word	0x2000000a
 8008504:	20000918 	.word	0x20000918
 8008508:	200008f9 	.word	0x200008f9
 800850c:	200008f8 	.word	0x200008f8
 8008510:	20000aa8 	.word	0x20000aa8
 8008514:	40010c00 	.word	0x40010c00
 8008518:	20000964 	.word	0x20000964
 800851c:	20000008 	.word	0x20000008
 8008520:	20000a7f 	.word	0x20000a7f

08008524 <stateC1>:

void stateC1(void)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	af00      	add	r7, sp, #0
	/*---------------------------------------------------
	 	One time code
	 ---------------------------------------------------*/
	if (stateEntry_flag == true)
 8008528:	4b65      	ldr	r3, [pc, #404]	@ (80086c0 <stateC1+0x19c>)
 800852a:	781b      	ldrb	r3, [r3, #0]
 800852c:	b2db      	uxtb	r3, r3
 800852e:	2b00      	cmp	r3, #0
 8008530:	d03b      	beq.n	80085aa <stateC1+0x86>
	{
		stateEntry_flag = false;
 8008532:	4b63      	ldr	r3, [pc, #396]	@ (80086c0 <stateC1+0x19c>)
 8008534:	2200      	movs	r2, #0
 8008536:	701a      	strb	r2, [r3, #0]
		controlSide_data.status.bit.curretState = STATE_C1;	//Current state update
 8008538:	4a62      	ldr	r2, [pc, #392]	@ (80086c4 <stateC1+0x1a0>)
 800853a:	7813      	ldrb	r3, [r2, #0]
 800853c:	2105      	movs	r1, #5
 800853e:	f361 0304 	bfi	r3, r1, #0, #5
 8008542:	7013      	strb	r3, [r2, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 8008544:	4b5f      	ldr	r3, [pc, #380]	@ (80086c4 <stateC1+0x1a0>)
 8008546:	2201      	movs	r2, #1
 8008548:	725a      	strb	r2, [r3, #9]
		controlSide_data.controlPilot.cp_duty_enable = 0;
 800854a:	4b5e      	ldr	r3, [pc, #376]	@ (80086c4 <stateC1+0x1a0>)
 800854c:	2200      	movs	r2, #0
 800854e:	721a      	strb	r2, [r3, #8]
		diodeCheck_passed = false;
 8008550:	4b5d      	ldr	r3, [pc, #372]	@ (80086c8 <stateC1+0x1a4>)
 8008552:	2200      	movs	r2, #0
 8008554:	701a      	strb	r2, [r3, #0]

		if (controlSide_data.status.bit.charging_active == 1)
 8008556:	4b5b      	ldr	r3, [pc, #364]	@ (80086c4 <stateC1+0x1a0>)
 8008558:	781b      	ldrb	r3, [r3, #0]
 800855a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800855e:	b2db      	uxtb	r3, r3
 8008560:	2b01      	cmp	r3, #1
 8008562:	d119      	bne.n	8008598 <stateC1+0x74>
		{
			controlSide_data.status.bit.charging_active = 0;
 8008564:	4a57      	ldr	r2, [pc, #348]	@ (80086c4 <stateC1+0x1a0>)
 8008566:	7813      	ldrb	r3, [r2, #0]
 8008568:	f023 0320 	bic.w	r3, r3, #32
 800856c:	7013      	strb	r3, [r2, #0]
			powerSide_data.powerEnergy.kWh = 0;
 800856e:	4b57      	ldr	r3, [pc, #348]	@ (80086cc <stateC1+0x1a8>)
 8008570:	2200      	movs	r2, #0
 8008572:	625a      	str	r2, [r3, #36]	@ 0x24
			start_energy = 0;
 8008574:	4b56      	ldr	r3, [pc, #344]	@ (80086d0 <stateC1+0x1ac>)
 8008576:	2200      	movs	r2, #0
 8008578:	601a      	str	r2, [r3, #0]
			controlSide_data.networkSide_request.bit.start_Charge = 0;
 800857a:	4a52      	ldr	r2, [pc, #328]	@ (80086c4 <stateC1+0x1a0>)
 800857c:	7d53      	ldrb	r3, [r2, #21]
 800857e:	f023 0301 	bic.w	r3, r3, #1
 8008582:	7553      	strb	r3, [r2, #21]
			controlSide_data.networkSide_request.bit.stop_Charge = 1;
 8008584:	4a4f      	ldr	r2, [pc, #316]	@ (80086c4 <stateC1+0x1a0>)
 8008586:	7d53      	ldrb	r3, [r2, #21]
 8008588:	f043 0302 	orr.w	r3, r3, #2
 800858c:	7553      	strb	r3, [r2, #21]
			controlSide_data.networkSide_request.bit.schedule_charge = 0;
 800858e:	4a4d      	ldr	r2, [pc, #308]	@ (80086c4 <stateC1+0x1a0>)
 8008590:	7d53      	ldrb	r3, [r2, #21]
 8008592:	f023 0304 	bic.w	r3, r3, #4
 8008596:	7553      	strb	r3, [r2, #21]
		}

		tick_clear(&timeout);								//Clear timer
 8008598:	484e      	ldr	r0, [pc, #312]	@ (80086d4 <stateC1+0x1b0>)
 800859a:	f000 fb6f 	bl	8008c7c <tick_clear>

		L_RELAY_OFF();										//Turn off contactor
 800859e:	2200      	movs	r2, #0
 80085a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80085a4:	484c      	ldr	r0, [pc, #304]	@ (80086d8 <stateC1+0x1b4>)
 80085a6:	f004 f8d8 	bl	800c75a <HAL_GPIO_WritePin>
	}

	/*---------------------------------------------------
		State transition
	 ---------------------------------------------------*/
	if (networkSide_data.status == STOP_STATE)
 80085aa:	4b4c      	ldr	r3, [pc, #304]	@ (80086dc <stateC1+0x1b8>)
 80085ac:	881b      	ldrh	r3, [r3, #0]
 80085ae:	b29b      	uxth	r3, r3
 80085b0:	2b06      	cmp	r3, #6
 80085b2:	d109      	bne.n	80085c8 <stateC1+0xa4>
	{
		controlSide_data.networkSide_request.bit.start_Charge = 0;
 80085b4:	4a43      	ldr	r2, [pc, #268]	@ (80086c4 <stateC1+0x1a0>)
 80085b6:	7d53      	ldrb	r3, [r2, #21]
 80085b8:	f023 0301 	bic.w	r3, r3, #1
 80085bc:	7553      	strb	r3, [r2, #21]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 80085be:	4a41      	ldr	r2, [pc, #260]	@ (80086c4 <stateC1+0x1a0>)
 80085c0:	7d53      	ldrb	r3, [r2, #21]
 80085c2:	f023 0302 	bic.w	r3, r3, #2
 80085c6:	7553      	strb	r3, [r2, #21]
	}

	if ((timeout.timeout_6s == true)
 80085c8:	4b42      	ldr	r3, [pc, #264]	@ (80086d4 <stateC1+0x1b0>)
 80085ca:	7adb      	ldrb	r3, [r3, #11]
 80085cc:	b2db      	uxtb	r3, r3
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d01c      	beq.n	800860c <stateC1+0xe8>
			&& (controlSide_data.errorStatus.bit.fault_level == 0))
 80085d2:	4b3c      	ldr	r3, [pc, #240]	@ (80086c4 <stateC1+0x1a0>)
 80085d4:	785b      	ldrb	r3, [r3, #1]
 80085d6:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80085da:	b2db      	uxtb	r3, r3
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d115      	bne.n	800860c <stateC1+0xe8>
	{
		if (networkSide_data.status == PRE_START_STATE)
 80085e0:	4b3e      	ldr	r3, [pc, #248]	@ (80086dc <stateC1+0x1b8>)
 80085e2:	881b      	ldrh	r3, [r3, #0]
 80085e4:	b29b      	uxth	r3, r3
 80085e6:	2b04      	cmp	r3, #4
 80085e8:	d105      	bne.n	80085f6 <stateC1+0xd2>
		{
			stateEntry_flag = true;
 80085ea:	4b35      	ldr	r3, [pc, #212]	@ (80086c0 <stateC1+0x19c>)
 80085ec:	2201      	movs	r2, #1
 80085ee:	701a      	strb	r2, [r3, #0]
			currentState = STATE_C2;
 80085f0:	4b3b      	ldr	r3, [pc, #236]	@ (80086e0 <stateC1+0x1bc>)
 80085f2:	2206      	movs	r2, #6
 80085f4:	701a      	strb	r2, [r3, #0]
		}

		if (networkSide_data.status == START_STATE)
 80085f6:	4b39      	ldr	r3, [pc, #228]	@ (80086dc <stateC1+0x1b8>)
 80085f8:	881b      	ldrh	r3, [r3, #0]
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	2b05      	cmp	r3, #5
 80085fe:	d105      	bne.n	800860c <stateC1+0xe8>
		{
			stateEntry_flag = true;
 8008600:	4b2f      	ldr	r3, [pc, #188]	@ (80086c0 <stateC1+0x19c>)
 8008602:	2201      	movs	r2, #1
 8008604:	701a      	strb	r2, [r3, #0]
			currentState = STATE_C2;
 8008606:	4b36      	ldr	r3, [pc, #216]	@ (80086e0 <stateC1+0x1bc>)
 8008608:	2206      	movs	r2, #6
 800860a:	701a      	strb	r2, [r3, #0]
		}
	}

#if RTC_ACTIVE
	if ((networkSide_data.scheduleCharge == 1)
 800860c:	4b33      	ldr	r3, [pc, #204]	@ (80086dc <stateC1+0x1b8>)
 800860e:	7a9b      	ldrb	r3, [r3, #10]
 8008610:	b2db      	uxtb	r3, r3
 8008612:	2b01      	cmp	r3, #1
 8008614:	d12e      	bne.n	8008674 <stateC1+0x150>
			&& (networkSide_data.chargerLock == 1)
 8008616:	4b31      	ldr	r3, [pc, #196]	@ (80086dc <stateC1+0x1b8>)
 8008618:	79db      	ldrb	r3, [r3, #7]
 800861a:	b2db      	uxtb	r3, r3
 800861c:	2b01      	cmp	r3, #1
 800861e:	d129      	bne.n	8008674 <stateC1+0x150>
			&& (schedule_timeUpdate == true))
 8008620:	4b30      	ldr	r3, [pc, #192]	@ (80086e4 <stateC1+0x1c0>)
 8008622:	781b      	ldrb	r3, [r3, #0]
 8008624:	b2db      	uxtb	r3, r3
 8008626:	2b00      	cmp	r3, #0
 8008628:	d024      	beq.n	8008674 <stateC1+0x150>
	{
		if (scheduleOnOff == 5)
 800862a:	4b2f      	ldr	r3, [pc, #188]	@ (80086e8 <stateC1+0x1c4>)
 800862c:	781b      	ldrb	r3, [r3, #0]
 800862e:	b2db      	uxtb	r3, r3
 8008630:	2b05      	cmp	r3, #5
 8008632:	d10b      	bne.n	800864c <stateC1+0x128>
		{
			stateEntry_flag = true;
 8008634:	4b22      	ldr	r3, [pc, #136]	@ (80086c0 <stateC1+0x19c>)
 8008636:	2201      	movs	r2, #1
 8008638:	701a      	strb	r2, [r3, #0]
			currentState = STATE_C2;
 800863a:	4b29      	ldr	r3, [pc, #164]	@ (80086e0 <stateC1+0x1bc>)
 800863c:	2206      	movs	r2, #6
 800863e:	701a      	strb	r2, [r3, #0]
			BOARD_LED_ON();
 8008640:	2201      	movs	r2, #1
 8008642:	2110      	movs	r1, #16
 8008644:	4824      	ldr	r0, [pc, #144]	@ (80086d8 <stateC1+0x1b4>)
 8008646:	f004 f888 	bl	800c75a <HAL_GPIO_WritePin>
 800864a:	e013      	b.n	8008674 <stateC1+0x150>
		}
		else
		{
			//Handle unstopped schedule after power toggle and exceeding schedule time
			if (networkSide_data.scheduelCharge_active == 1)
 800864c:	4b23      	ldr	r3, [pc, #140]	@ (80086dc <stateC1+0x1b8>)
 800864e:	7a1b      	ldrb	r3, [r3, #8]
 8008650:	b2db      	uxtb	r3, r3
 8008652:	2b01      	cmp	r3, #1
 8008654:	d10e      	bne.n	8008674 <stateC1+0x150>
			{
				controlSide_data.networkSide_request.bit.start_Charge = 0;
 8008656:	4a1b      	ldr	r2, [pc, #108]	@ (80086c4 <stateC1+0x1a0>)
 8008658:	7d53      	ldrb	r3, [r2, #21]
 800865a:	f023 0301 	bic.w	r3, r3, #1
 800865e:	7553      	strb	r3, [r2, #21]
				controlSide_data.networkSide_request.bit.stop_Charge = 1;
 8008660:	4a18      	ldr	r2, [pc, #96]	@ (80086c4 <stateC1+0x1a0>)
 8008662:	7d53      	ldrb	r3, [r2, #21]
 8008664:	f043 0302 	orr.w	r3, r3, #2
 8008668:	7553      	strb	r3, [r2, #21]
				controlSide_data.networkSide_request.bit.schedule_charge = 0;
 800866a:	4a16      	ldr	r2, [pc, #88]	@ (80086c4 <stateC1+0x1a0>)
 800866c:	7d53      	ldrb	r3, [r2, #21]
 800866e:	f023 0304 	bic.w	r3, r3, #4
 8008672:	7553      	strb	r3, [r2, #21]
			}
		}
	}
#endif

	stateA_transition(0);
 8008674:	2000      	movs	r0, #0
 8008676:	f7ff fc81 	bl	8007f7c <stateA_transition>
	stateB_transition(0);
 800867a:	2000      	movs	r0, #0
 800867c:	f7ff fcba 	bl	8007ff4 <stateB_transition>
	stateD_transition();
 8008680:	f7ff fd30 	bl	80080e4 <stateD_transition>
	//	{
	//		stateEntry_flag = true;
	//		currentState = STATE_F;
	//	}

	if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 8008684:	4b0f      	ldr	r3, [pc, #60]	@ (80086c4 <stateC1+0x1a0>)
 8008686:	785b      	ldrb	r3, [r3, #1]
 8008688:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800868c:	b2db      	uxtb	r3, r3
 800868e:	2b02      	cmp	r3, #2
 8008690:	d106      	bne.n	80086a0 <stateC1+0x17c>
	{
		stateEntry_flag = true;
 8008692:	4b0b      	ldr	r3, [pc, #44]	@ (80086c0 <stateC1+0x19c>)
 8008694:	2201      	movs	r2, #1
 8008696:	701a      	strb	r2, [r3, #0]
		currentState = STATE_F;
 8008698:	4b11      	ldr	r3, [pc, #68]	@ (80086e0 <stateC1+0x1bc>)
 800869a:	2208      	movs	r2, #8
 800869c:	701a      	strb	r2, [r3, #0]
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
	{
		stateEntry_flag = true;
		currentState = TEMP_STATE_F;
	}
}
 800869e:	e00c      	b.n	80086ba <stateC1+0x196>
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
 80086a0:	4b08      	ldr	r3, [pc, #32]	@ (80086c4 <stateC1+0x1a0>)
 80086a2:	785b      	ldrb	r3, [r3, #1]
 80086a4:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	2b01      	cmp	r3, #1
 80086ac:	d105      	bne.n	80086ba <stateC1+0x196>
		stateEntry_flag = true;
 80086ae:	4b04      	ldr	r3, [pc, #16]	@ (80086c0 <stateC1+0x19c>)
 80086b0:	2201      	movs	r2, #1
 80086b2:	701a      	strb	r2, [r3, #0]
		currentState = TEMP_STATE_F;
 80086b4:	4b0a      	ldr	r3, [pc, #40]	@ (80086e0 <stateC1+0x1bc>)
 80086b6:	2209      	movs	r2, #9
 80086b8:	701a      	strb	r2, [r3, #0]
}
 80086ba:	bf00      	nop
 80086bc:	bd80      	pop	{r7, pc}
 80086be:	bf00      	nop
 80086c0:	2000000a 	.word	0x2000000a
 80086c4:	20000918 	.word	0x20000918
 80086c8:	200008f9 	.word	0x200008f9
 80086cc:	20000934 	.word	0x20000934
 80086d0:	20000a1c 	.word	0x20000a1c
 80086d4:	20000aa8 	.word	0x20000aa8
 80086d8:	40010c00 	.word	0x40010c00
 80086dc:	20000964 	.word	0x20000964
 80086e0:	20000008 	.word	0x20000008
 80086e4:	20000a7e 	.word	0x20000a7e
 80086e8:	20000a7f 	.word	0x20000a7f

080086ec <stateC2>:

void stateC2(void)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	af00      	add	r7, sp, #0
	/*---------------------------------------------------
	 	One time code
	 ---------------------------------------------------*/
	if (stateEntry_flag == true)
 80086f0:	4b62      	ldr	r3, [pc, #392]	@ (800887c <stateC2+0x190>)
 80086f2:	781b      	ldrb	r3, [r3, #0]
 80086f4:	b2db      	uxtb	r3, r3
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d051      	beq.n	800879e <stateC2+0xb2>
	{
		stateEntry_flag = false;
 80086fa:	4b60      	ldr	r3, [pc, #384]	@ (800887c <stateC2+0x190>)
 80086fc:	2200      	movs	r2, #0
 80086fe:	701a      	strb	r2, [r3, #0]
		controlSide_data.status.bit.curretState = STATE_C2;
 8008700:	4a5f      	ldr	r2, [pc, #380]	@ (8008880 <stateC2+0x194>)
 8008702:	7813      	ldrb	r3, [r2, #0]
 8008704:	2106      	movs	r1, #6
 8008706:	f361 0304 	bfi	r3, r1, #0, #5
 800870a:	7013      	strb	r3, [r2, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 800870c:	4b5c      	ldr	r3, [pc, #368]	@ (8008880 <stateC2+0x194>)
 800870e:	2201      	movs	r2, #1
 8008710:	725a      	strb	r2, [r3, #9]
		controlSide_data.controlPilot.cp_duty_enable = 1;
 8008712:	4b5b      	ldr	r3, [pc, #364]	@ (8008880 <stateC2+0x194>)
 8008714:	2201      	movs	r2, #1
 8008716:	721a      	strb	r2, [r3, #8]
		controlSide_data.networkSide_request.bit.start_Charge = 1;
 8008718:	4a59      	ldr	r2, [pc, #356]	@ (8008880 <stateC2+0x194>)
 800871a:	7d53      	ldrb	r3, [r2, #21]
 800871c:	f043 0301 	orr.w	r3, r3, #1
 8008720:	7553      	strb	r3, [r2, #21]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 8008722:	4a57      	ldr	r2, [pc, #348]	@ (8008880 <stateC2+0x194>)
 8008724:	7d53      	ldrb	r3, [r2, #21]
 8008726:	f023 0302 	bic.w	r3, r3, #2
 800872a:	7553      	strb	r3, [r2, #21]
		buzzer_en = true;
 800872c:	4b55      	ldr	r3, [pc, #340]	@ (8008884 <stateC2+0x198>)
 800872e:	2201      	movs	r2, #1
 8008730:	701a      	strb	r2, [r3, #0]

		if (controlSide_data.status.bit.charging_active == 0)
 8008732:	4b53      	ldr	r3, [pc, #332]	@ (8008880 <stateC2+0x194>)
 8008734:	781b      	ldrb	r3, [r3, #0]
 8008736:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800873a:	b2db      	uxtb	r3, r3
 800873c:	2b00      	cmp	r3, #0
 800873e:	d108      	bne.n	8008752 <stateC2+0x66>
		{
//			diodeCheck_flag = true;
			powerSide_data.powerEnergy.kWh = 0;
 8008740:	4b51      	ldr	r3, [pc, #324]	@ (8008888 <stateC2+0x19c>)
 8008742:	2200      	movs	r2, #0
 8008744:	625a      	str	r2, [r3, #36]	@ 0x24
			measure_energy = true;
 8008746:	4b51      	ldr	r3, [pc, #324]	@ (800888c <stateC2+0x1a0>)
 8008748:	2201      	movs	r2, #1
 800874a:	701a      	strb	r2, [r3, #0]
			start_energy = 0.0;
 800874c:	4b50      	ldr	r3, [pc, #320]	@ (8008890 <stateC2+0x1a4>)
 800874e:	2200      	movs	r2, #0
 8008750:	601a      	str	r2, [r3, #0]
		}

		controlSide_data.status.bit.charging_active = 1;
 8008752:	4a4b      	ldr	r2, [pc, #300]	@ (8008880 <stateC2+0x194>)
 8008754:	7813      	ldrb	r3, [r2, #0]
 8008756:	f043 0320 	orr.w	r3, r3, #32
 800875a:	7013      	strb	r3, [r2, #0]

#if	RTC_ACTIVE
		if ((networkSide_data.scheduleCharge == 1)
 800875c:	4b4d      	ldr	r3, [pc, #308]	@ (8008894 <stateC2+0x1a8>)
 800875e:	7a9b      	ldrb	r3, [r3, #10]
 8008760:	b2db      	uxtb	r3, r3
 8008762:	2b01      	cmp	r3, #1
 8008764:	d115      	bne.n	8008792 <stateC2+0xa6>
				&& (networkSide_data.chargerLock == 1)
 8008766:	4b4b      	ldr	r3, [pc, #300]	@ (8008894 <stateC2+0x1a8>)
 8008768:	79db      	ldrb	r3, [r3, #7]
 800876a:	b2db      	uxtb	r3, r3
 800876c:	2b01      	cmp	r3, #1
 800876e:	d110      	bne.n	8008792 <stateC2+0xa6>
				&& (manual_on == false))
 8008770:	4b49      	ldr	r3, [pc, #292]	@ (8008898 <stateC2+0x1ac>)
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	f083 0301 	eor.w	r3, r3, #1
 8008778:	b2db      	uxtb	r3, r3
 800877a:	2b00      	cmp	r3, #0
 800877c:	d009      	beq.n	8008792 <stateC2+0xa6>
		{
			if (scheduleOnOff == 5)
 800877e:	4b47      	ldr	r3, [pc, #284]	@ (800889c <stateC2+0x1b0>)
 8008780:	781b      	ldrb	r3, [r3, #0]
 8008782:	b2db      	uxtb	r3, r3
 8008784:	2b05      	cmp	r3, #5
 8008786:	d104      	bne.n	8008792 <stateC2+0xa6>
			{
				controlSide_data.networkSide_request.bit.schedule_charge = 1;
 8008788:	4a3d      	ldr	r2, [pc, #244]	@ (8008880 <stateC2+0x194>)
 800878a:	7d53      	ldrb	r3, [r2, #21]
 800878c:	f043 0304 	orr.w	r3, r3, #4
 8008790:	7553      	strb	r3, [r2, #21]
			}
		}
#endif

		tick_clear(&timeout);
 8008792:	4843      	ldr	r0, [pc, #268]	@ (80088a0 <stateC2+0x1b4>)
 8008794:	f000 fa72 	bl	8008c7c <tick_clear>
		GFI_bypasss_flag = true;
 8008798:	4b42      	ldr	r3, [pc, #264]	@ (80088a4 <stateC2+0x1b8>)
 800879a:	2201      	movs	r2, #1
 800879c:	701a      	strb	r2, [r3, #0]
	}

	if (timeout.timeout_1s == true)
 800879e:	4b40      	ldr	r3, [pc, #256]	@ (80088a0 <stateC2+0x1b4>)
 80087a0:	79db      	ldrb	r3, [r3, #7]
 80087a2:	b2db      	uxtb	r3, r3
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d005      	beq.n	80087b4 <stateC2+0xc8>
	{
		L_RELAY_ON();
 80087a8:	2201      	movs	r2, #1
 80087aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80087ae:	483e      	ldr	r0, [pc, #248]	@ (80088a8 <stateC2+0x1bc>)
 80087b0:	f003 ffd3 	bl	800c75a <HAL_GPIO_WritePin>

#if RTC_ACTIVE
	/*---------------------------------------------------
	 Stop charge during schedule charge
	 ---------------------------------------------------*/
	if ((networkSide_data.scheduleCharge == 1)
 80087b4:	4b37      	ldr	r3, [pc, #220]	@ (8008894 <stateC2+0x1a8>)
 80087b6:	7a9b      	ldrb	r3, [r3, #10]
 80087b8:	b2db      	uxtb	r3, r3
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d10f      	bne.n	80087de <stateC2+0xf2>
			&& (networkSide_data.chargerLock == 1))
 80087be:	4b35      	ldr	r3, [pc, #212]	@ (8008894 <stateC2+0x1a8>)
 80087c0:	79db      	ldrb	r3, [r3, #7]
 80087c2:	b2db      	uxtb	r3, r3
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d10a      	bne.n	80087de <stateC2+0xf2>
	{
		if (scheduleOnOff != 5)
 80087c8:	4b34      	ldr	r3, [pc, #208]	@ (800889c <stateC2+0x1b0>)
 80087ca:	781b      	ldrb	r3, [r3, #0]
 80087cc:	b2db      	uxtb	r3, r3
 80087ce:	2b05      	cmp	r3, #5
 80087d0:	d005      	beq.n	80087de <stateC2+0xf2>
		{
			stateEntry_flag = true;
 80087d2:	4b2a      	ldr	r3, [pc, #168]	@ (800887c <stateC2+0x190>)
 80087d4:	2201      	movs	r2, #1
 80087d6:	701a      	strb	r2, [r3, #0]
			currentState = STATE_C1;
 80087d8:	4b34      	ldr	r3, [pc, #208]	@ (80088ac <stateC2+0x1c0>)
 80087da:	2205      	movs	r2, #5
 80087dc:	701a      	strb	r2, [r3, #0]
		}
	}
#endif

	if ((networkSide_data.status == STOP_STATE)
 80087de:	4b2d      	ldr	r3, [pc, #180]	@ (8008894 <stateC2+0x1a8>)
 80087e0:	881b      	ldrh	r3, [r3, #0]
 80087e2:	b29b      	uxth	r3, r3
 80087e4:	2b06      	cmp	r3, #6
 80087e6:	d004      	beq.n	80087f2 <stateC2+0x106>
			|| (networkSide_data.stopCharge == 1)) //Nisal 19JAN2024
 80087e8:	4b2a      	ldr	r3, [pc, #168]	@ (8008894 <stateC2+0x1a8>)
 80087ea:	795b      	ldrb	r3, [r3, #5]
 80087ec:	b2db      	uxtb	r3, r3
 80087ee:	2b01      	cmp	r3, #1
 80087f0:	d10b      	bne.n	800880a <stateC2+0x11e>
	{
		stateEntry_flag = true;
 80087f2:	4b22      	ldr	r3, [pc, #136]	@ (800887c <stateC2+0x190>)
 80087f4:	2201      	movs	r2, #1
 80087f6:	701a      	strb	r2, [r3, #0]
		manual_off = true;
 80087f8:	4b2d      	ldr	r3, [pc, #180]	@ (80088b0 <stateC2+0x1c4>)
 80087fa:	2201      	movs	r2, #1
 80087fc:	701a      	strb	r2, [r3, #0]
		manual_on = false;
 80087fe:	4b26      	ldr	r3, [pc, #152]	@ (8008898 <stateC2+0x1ac>)
 8008800:	2200      	movs	r2, #0
 8008802:	701a      	strb	r2, [r3, #0]
		currentState = STATE_C1;
 8008804:	4b29      	ldr	r3, [pc, #164]	@ (80088ac <stateC2+0x1c0>)
 8008806:	2205      	movs	r2, #5
 8008808:	701a      	strb	r2, [r3, #0]
	}

	if (timeout.timeout_30s == true)
 800880a:	4b25      	ldr	r3, [pc, #148]	@ (80088a0 <stateC2+0x1b4>)
 800880c:	7bdb      	ldrb	r3, [r3, #15]
 800880e:	b2db      	uxtb	r3, r3
 8008810:	2b00      	cmp	r3, #0
 8008812:	d00d      	beq.n	8008830 <stateC2+0x144>
	{
		tick_clear(&timeout);
 8008814:	4822      	ldr	r0, [pc, #136]	@ (80088a0 <stateC2+0x1b4>)
 8008816:	f000 fa31 	bl	8008c7c <tick_clear>
		if (networkSide_data.status != START_STATE)
 800881a:	4b1e      	ldr	r3, [pc, #120]	@ (8008894 <stateC2+0x1a8>)
 800881c:	881b      	ldrh	r3, [r3, #0]
 800881e:	b29b      	uxth	r3, r3
 8008820:	2b05      	cmp	r3, #5
 8008822:	d005      	beq.n	8008830 <stateC2+0x144>
		{
			stateEntry_flag = true;
 8008824:	4b15      	ldr	r3, [pc, #84]	@ (800887c <stateC2+0x190>)
 8008826:	2201      	movs	r2, #1
 8008828:	701a      	strb	r2, [r3, #0]
			currentState = STATE_C1;
 800882a:	4b20      	ldr	r3, [pc, #128]	@ (80088ac <stateC2+0x1c0>)
 800882c:	2205      	movs	r2, #5
 800882e:	701a      	strb	r2, [r3, #0]
	}

	/*---------------------------------------------------
		State transition
	 ---------------------------------------------------*/
	stateA_transition(1);
 8008830:	2001      	movs	r0, #1
 8008832:	f7ff fba3 	bl	8007f7c <stateA_transition>
	stateB_transition(1);
 8008836:	2001      	movs	r0, #1
 8008838:	f7ff fbdc 	bl	8007ff4 <stateB_transition>
	stateD_transition();
 800883c:	f7ff fc52 	bl	80080e4 <stateD_transition>

	/*---------------------------------------------------
		Fault handler
	 ---------------------------------------------------*/
	if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 8008840:	4b0f      	ldr	r3, [pc, #60]	@ (8008880 <stateC2+0x194>)
 8008842:	785b      	ldrb	r3, [r3, #1]
 8008844:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008848:	b2db      	uxtb	r3, r3
 800884a:	2b02      	cmp	r3, #2
 800884c:	d106      	bne.n	800885c <stateC2+0x170>
	{
		stateEntry_flag = true;
 800884e:	4b0b      	ldr	r3, [pc, #44]	@ (800887c <stateC2+0x190>)
 8008850:	2201      	movs	r2, #1
 8008852:	701a      	strb	r2, [r3, #0]
		currentState = STATE_F;
 8008854:	4b15      	ldr	r3, [pc, #84]	@ (80088ac <stateC2+0x1c0>)
 8008856:	2208      	movs	r2, #8
 8008858:	701a      	strb	r2, [r3, #0]
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
	{
		stateEntry_flag = true;
		currentState = TEMP_STATE_F;
	}
}
 800885a:	e00c      	b.n	8008876 <stateC2+0x18a>
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
 800885c:	4b08      	ldr	r3, [pc, #32]	@ (8008880 <stateC2+0x194>)
 800885e:	785b      	ldrb	r3, [r3, #1]
 8008860:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008864:	b2db      	uxtb	r3, r3
 8008866:	2b01      	cmp	r3, #1
 8008868:	d105      	bne.n	8008876 <stateC2+0x18a>
		stateEntry_flag = true;
 800886a:	4b04      	ldr	r3, [pc, #16]	@ (800887c <stateC2+0x190>)
 800886c:	2201      	movs	r2, #1
 800886e:	701a      	strb	r2, [r3, #0]
		currentState = TEMP_STATE_F;
 8008870:	4b0e      	ldr	r3, [pc, #56]	@ (80088ac <stateC2+0x1c0>)
 8008872:	2209      	movs	r2, #9
 8008874:	701a      	strb	r2, [r3, #0]
}
 8008876:	bf00      	nop
 8008878:	bd80      	pop	{r7, pc}
 800887a:	bf00      	nop
 800887c:	2000000a 	.word	0x2000000a
 8008880:	20000918 	.word	0x20000918
 8008884:	20000a15 	.word	0x20000a15
 8008888:	20000934 	.word	0x20000934
 800888c:	20000a18 	.word	0x20000a18
 8008890:	20000a1c 	.word	0x20000a1c
 8008894:	20000964 	.word	0x20000964
 8008898:	20000aa7 	.word	0x20000aa7
 800889c:	20000a7f 	.word	0x20000a7f
 80088a0:	20000aa8 	.word	0x20000aa8
 80088a4:	20000a54 	.word	0x20000a54
 80088a8:	40010c00 	.word	0x40010c00
 80088ac:	20000008 	.word	0x20000008
 80088b0:	20000aa6 	.word	0x20000aa6

080088b4 <stateF>:

void stateF(void)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	af00      	add	r7, sp, #0
	if (stateEntry_flag == true)
 80088b8:	4b29      	ldr	r3, [pc, #164]	@ (8008960 <stateF+0xac>)
 80088ba:	781b      	ldrb	r3, [r3, #0]
 80088bc:	b2db      	uxtb	r3, r3
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d02b      	beq.n	800891a <stateF+0x66>
	{
		stateEntry_flag = false;
 80088c2:	4b27      	ldr	r3, [pc, #156]	@ (8008960 <stateF+0xac>)
 80088c4:	2200      	movs	r2, #0
 80088c6:	701a      	strb	r2, [r3, #0]
		controlSide_data.status.bit.curretState = STATE_F;
 80088c8:	4a26      	ldr	r2, [pc, #152]	@ (8008964 <stateF+0xb0>)
 80088ca:	7813      	ldrb	r3, [r2, #0]
 80088cc:	2108      	movs	r1, #8
 80088ce:	f361 0304 	bfi	r3, r1, #0, #5
 80088d2:	7013      	strb	r3, [r2, #0]
		controlSide_data.controlPilot.cp_enable = 0;
 80088d4:	4b23      	ldr	r3, [pc, #140]	@ (8008964 <stateF+0xb0>)
 80088d6:	2200      	movs	r2, #0
 80088d8:	725a      	strb	r2, [r3, #9]
		controlSide_data.controlPilot.cp_duty_enable = 0;
 80088da:	4b22      	ldr	r3, [pc, #136]	@ (8008964 <stateF+0xb0>)
 80088dc:	2200      	movs	r2, #0
 80088de:	721a      	strb	r2, [r3, #8]
		controlSide_data.status.bit.charging_active = 0;
 80088e0:	4a20      	ldr	r2, [pc, #128]	@ (8008964 <stateF+0xb0>)
 80088e2:	7813      	ldrb	r3, [r2, #0]
 80088e4:	f023 0320 	bic.w	r3, r3, #32
 80088e8:	7013      	strb	r3, [r2, #0]
		controlSide_data.networkSide_request.bit.stop_Charge = 1;
 80088ea:	4a1e      	ldr	r2, [pc, #120]	@ (8008964 <stateF+0xb0>)
 80088ec:	7d53      	ldrb	r3, [r2, #21]
 80088ee:	f043 0302 	orr.w	r3, r3, #2
 80088f2:	7553      	strb	r3, [r2, #21]
		controlSide_data.networkSide_request.bit.start_Charge = 0;
 80088f4:	4a1b      	ldr	r2, [pc, #108]	@ (8008964 <stateF+0xb0>)
 80088f6:	7d53      	ldrb	r3, [r2, #21]
 80088f8:	f023 0301 	bic.w	r3, r3, #1
 80088fc:	7553      	strb	r3, [r2, #21]
		controlSide_data.networkSide_request.bit.schedule_charge = 0;
 80088fe:	4a19      	ldr	r2, [pc, #100]	@ (8008964 <stateF+0xb0>)
 8008900:	7d53      	ldrb	r3, [r2, #21]
 8008902:	f023 0304 	bic.w	r3, r3, #4
 8008906:	7553      	strb	r3, [r2, #21]
		tick_clear(&timeout);
 8008908:	4817      	ldr	r0, [pc, #92]	@ (8008968 <stateF+0xb4>)
 800890a:	f000 f9b7 	bl	8008c7c <tick_clear>

		L_RELAY_OFF();
 800890e:	2200      	movs	r2, #0
 8008910:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008914:	4815      	ldr	r0, [pc, #84]	@ (800896c <stateF+0xb8>)
 8008916:	f003 ff20 	bl	800c75a <HAL_GPIO_WritePin>
	}

	if (networkSide_data.status == STOP_STATE)
 800891a:	4b15      	ldr	r3, [pc, #84]	@ (8008970 <stateF+0xbc>)
 800891c:	881b      	ldrh	r3, [r3, #0]
 800891e:	b29b      	uxth	r3, r3
 8008920:	2b06      	cmp	r3, #6
 8008922:	d109      	bne.n	8008938 <stateF+0x84>
	{
		controlSide_data.networkSide_request.bit.start_Charge = 0;
 8008924:	4a0f      	ldr	r2, [pc, #60]	@ (8008964 <stateF+0xb0>)
 8008926:	7d53      	ldrb	r3, [r2, #21]
 8008928:	f023 0301 	bic.w	r3, r3, #1
 800892c:	7553      	strb	r3, [r2, #21]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 800892e:	4a0d      	ldr	r2, [pc, #52]	@ (8008964 <stateF+0xb0>)
 8008930:	7d53      	ldrb	r3, [r2, #21]
 8008932:	f023 0302 	bic.w	r3, r3, #2
 8008936:	7553      	strb	r3, [r2, #21]
	}

	if ((STATEF_TIMEOUT == true))
 8008938:	4b0b      	ldr	r3, [pc, #44]	@ (8008968 <stateF+0xb4>)
 800893a:	7b5b      	ldrb	r3, [r3, #13]
 800893c:	b2db      	uxtb	r3, r3
 800893e:	2b00      	cmp	r3, #0
 8008940:	d00c      	beq.n	800895c <stateF+0xa8>
	{
		controlSide_data.controlPilot.cp_enable = 1;
 8008942:	4b08      	ldr	r3, [pc, #32]	@ (8008964 <stateF+0xb0>)
 8008944:	2201      	movs	r2, #1
 8008946:	725a      	strb	r2, [r3, #9]

		if ((controlSide_data.errorStatus.bit.fault_level == 0))
 8008948:	4b06      	ldr	r3, [pc, #24]	@ (8008964 <stateF+0xb0>)
 800894a:	785b      	ldrb	r3, [r3, #1]
 800894c:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008950:	b2db      	uxtb	r3, r3
 8008952:	2b00      	cmp	r3, #0
 8008954:	d102      	bne.n	800895c <stateF+0xa8>
		{
			stateA_transition(0);
 8008956:	2000      	movs	r0, #0
 8008958:	f7ff fb10 	bl	8007f7c <stateA_transition>
		}
	}
}
 800895c:	bf00      	nop
 800895e:	bd80      	pop	{r7, pc}
 8008960:	2000000a 	.word	0x2000000a
 8008964:	20000918 	.word	0x20000918
 8008968:	20000aa8 	.word	0x20000aa8
 800896c:	40010c00 	.word	0x40010c00
 8008970:	20000964 	.word	0x20000964

08008974 <temp_stateF>:

void temp_stateF(void)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	af00      	add	r7, sp, #0
    if (stateEntry_flag == true)
 8008978:	4b27      	ldr	r3, [pc, #156]	@ (8008a18 <temp_stateF+0xa4>)
 800897a:	781b      	ldrb	r3, [r3, #0]
 800897c:	b2db      	uxtb	r3, r3
 800897e:	2b00      	cmp	r3, #0
 8008980:	d017      	beq.n	80089b2 <temp_stateF+0x3e>
    {
        stateEntry_flag = false;
 8008982:	4b25      	ldr	r3, [pc, #148]	@ (8008a18 <temp_stateF+0xa4>)
 8008984:	2200      	movs	r2, #0
 8008986:	701a      	strb	r2, [r3, #0]
        controlSide_data.status.bit.curretState = TEMP_STATE_F;
 8008988:	4a24      	ldr	r2, [pc, #144]	@ (8008a1c <temp_stateF+0xa8>)
 800898a:	7813      	ldrb	r3, [r2, #0]
 800898c:	2109      	movs	r1, #9
 800898e:	f361 0304 	bfi	r3, r1, #0, #5
 8008992:	7013      	strb	r3, [r2, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 8008994:	4b21      	ldr	r3, [pc, #132]	@ (8008a1c <temp_stateF+0xa8>)
 8008996:	2201      	movs	r2, #1
 8008998:	725a      	strb	r2, [r3, #9]
		controlSide_data.controlPilot.cp_duty_enable = 0;
 800899a:	4b20      	ldr	r3, [pc, #128]	@ (8008a1c <temp_stateF+0xa8>)
 800899c:	2200      	movs	r2, #0
 800899e:	721a      	strb	r2, [r3, #8]

		L_RELAY_OFF();
 80089a0:	2200      	movs	r2, #0
 80089a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80089a6:	481e      	ldr	r0, [pc, #120]	@ (8008a20 <temp_stateF+0xac>)
 80089a8:	f003 fed7 	bl	800c75a <HAL_GPIO_WritePin>

		tick_clear(&timeout);
 80089ac:	481d      	ldr	r0, [pc, #116]	@ (8008a24 <temp_stateF+0xb0>)
 80089ae:	f000 f965 	bl	8008c7c <tick_clear>
    }

    if (timeout.timeout_4s == true)
 80089b2:	4b1c      	ldr	r3, [pc, #112]	@ (8008a24 <temp_stateF+0xb0>)
 80089b4:	7a9b      	ldrb	r3, [r3, #10]
 80089b6:	b2db      	uxtb	r3, r3
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d02a      	beq.n	8008a12 <temp_stateF+0x9e>
	{
		if (controlSide_data.errorStatus.bit.fault_level == 0)
 80089bc:	4b17      	ldr	r3, [pc, #92]	@ (8008a1c <temp_stateF+0xa8>)
 80089be:	785b      	ldrb	r3, [r3, #1]
 80089c0:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80089c4:	b2db      	uxtb	r3, r3
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d116      	bne.n	80089f8 <temp_stateF+0x84>
		{
			stateA_transition(0);
 80089ca:	2000      	movs	r0, #0
 80089cc:	f7ff fad6 	bl	8007f7c <stateA_transition>
			if (controlSide_data.status.bit.charging_active == 1)
 80089d0:	4b12      	ldr	r3, [pc, #72]	@ (8008a1c <temp_stateF+0xa8>)
 80089d2:	781b      	ldrb	r3, [r3, #0]
 80089d4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	2b01      	cmp	r3, #1
 80089dc:	d106      	bne.n	80089ec <temp_stateF+0x78>
			{
				stateB_transition(1);
 80089de:	2001      	movs	r0, #1
 80089e0:	f7ff fb08 	bl	8007ff4 <stateB_transition>
				stateC_transition(1);
 80089e4:	2001      	movs	r0, #1
 80089e6:	f7ff fb41 	bl	800806c <stateC_transition>
 80089ea:	e005      	b.n	80089f8 <temp_stateF+0x84>
			}
			else
			{
				stateB_transition(0);
 80089ec:	2000      	movs	r0, #0
 80089ee:	f7ff fb01 	bl	8007ff4 <stateB_transition>
				stateC_transition(0);
 80089f2:	2000      	movs	r0, #0
 80089f4:	f7ff fb3a 	bl	800806c <stateC_transition>
			}
//			stateB_transition(0);
		}
		
		if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 80089f8:	4b08      	ldr	r3, [pc, #32]	@ (8008a1c <temp_stateF+0xa8>)
 80089fa:	785b      	ldrb	r3, [r3, #1]
 80089fc:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008a00:	b2db      	uxtb	r3, r3
 8008a02:	2b02      	cmp	r3, #2
 8008a04:	d105      	bne.n	8008a12 <temp_stateF+0x9e>
		{
			stateEntry_flag = true;
 8008a06:	4b04      	ldr	r3, [pc, #16]	@ (8008a18 <temp_stateF+0xa4>)
 8008a08:	2201      	movs	r2, #1
 8008a0a:	701a      	strb	r2, [r3, #0]
			currentState = STATE_F;
 8008a0c:	4b06      	ldr	r3, [pc, #24]	@ (8008a28 <temp_stateF+0xb4>)
 8008a0e:	2208      	movs	r2, #8
 8008a10:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8008a12:	bf00      	nop
 8008a14:	bd80      	pop	{r7, pc}
 8008a16:	bf00      	nop
 8008a18:	2000000a 	.word	0x2000000a
 8008a1c:	20000918 	.word	0x20000918
 8008a20:	40010c00 	.word	0x40010c00
 8008a24:	20000aa8 	.word	0x20000aa8
 8008a28:	20000008 	.word	0x20000008

08008a2c <charger_variable_init>:

void charger_variable_init(void)
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	af00      	add	r7, sp, #0
	controlSide_data.status.bit.charging_active = 0;
 8008a30:	4a22      	ldr	r2, [pc, #136]	@ (8008abc <charger_variable_init+0x90>)
 8008a32:	7813      	ldrb	r3, [r2, #0]
 8008a34:	f023 0320 	bic.w	r3, r3, #32
 8008a38:	7013      	strb	r3, [r2, #0]
	controlSide_data.controlPilot.cp_enable = 1;
 8008a3a:	4b20      	ldr	r3, [pc, #128]	@ (8008abc <charger_variable_init+0x90>)
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	725a      	strb	r2, [r3, #9]
	controlSide_data.controlPilot.cp_duty_enable = 0;
 8008a40:	4b1e      	ldr	r3, [pc, #120]	@ (8008abc <charger_variable_init+0x90>)
 8008a42:	2200      	movs	r2, #0
 8008a44:	721a      	strb	r2, [r3, #8]
	controlSide_data.errorStatus.all = 0;
 8008a46:	4b1d      	ldr	r3, [pc, #116]	@ (8008abc <charger_variable_init+0x90>)
 8008a48:	2200      	movs	r2, #0
 8008a4a:	705a      	strb	r2, [r3, #1]

	controlSide_data.powerSide_request.all = 0;
 8008a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8008abc <charger_variable_init+0x90>)
 8008a4e:	2200      	movs	r2, #0
 8008a50:	751a      	strb	r2, [r3, #20]
	controlSide_data.networkSide_request.bit.start_Charge = 0;
 8008a52:	4a1a      	ldr	r2, [pc, #104]	@ (8008abc <charger_variable_init+0x90>)
 8008a54:	7d53      	ldrb	r3, [r2, #21]
 8008a56:	f023 0301 	bic.w	r3, r3, #1
 8008a5a:	7553      	strb	r3, [r2, #21]
	controlSide_data.networkSide_request.bit.stop_Charge = 0;
 8008a5c:	4a17      	ldr	r2, [pc, #92]	@ (8008abc <charger_variable_init+0x90>)
 8008a5e:	7d53      	ldrb	r3, [r2, #21]
 8008a60:	f023 0302 	bic.w	r3, r3, #2
 8008a64:	7553      	strb	r3, [r2, #21]
	controlSide_data.networkSide_request.bit.vehicle_Check = 0;
 8008a66:	4a15      	ldr	r2, [pc, #84]	@ (8008abc <charger_variable_init+0x90>)
 8008a68:	7d53      	ldrb	r3, [r2, #21]
 8008a6a:	f023 0308 	bic.w	r3, r3, #8
 8008a6e:	7553      	strb	r3, [r2, #21]
	controlSide_data.networkSide_request.bit.charge_pause = 0;
 8008a70:	4a12      	ldr	r2, [pc, #72]	@ (8008abc <charger_variable_init+0x90>)
 8008a72:	7d53      	ldrb	r3, [r2, #21]
 8008a74:	f023 0310 	bic.w	r3, r3, #16
 8008a78:	7553      	strb	r3, [r2, #21]

	powerSide_data.status.bit.powerSide_ready = 0;
 8008a7a:	4a11      	ldr	r2, [pc, #68]	@ (8008ac0 <charger_variable_init+0x94>)
 8008a7c:	7813      	ldrb	r3, [r2, #0]
 8008a7e:	f023 0320 	bic.w	r3, r3, #32
 8008a82:	7013      	strb	r3, [r2, #0]
	powerSide_data.powerEnergy.kWh = 0;
 8008a84:	4b0e      	ldr	r3, [pc, #56]	@ (8008ac0 <charger_variable_init+0x94>)
 8008a86:	2200      	movs	r2, #0
 8008a88:	625a      	str	r2, [r3, #36]	@ 0x24

	networkSide_data.errors = 0;
 8008a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8008ac4 <charger_variable_init+0x98>)
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	805a      	strh	r2, [r3, #2]
	networkSide_data.status = 0;
 8008a90:	4b0c      	ldr	r3, [pc, #48]	@ (8008ac4 <charger_variable_init+0x98>)
 8008a92:	2200      	movs	r2, #0
 8008a94:	801a      	strh	r2, [r3, #0]

	diodeCheck_passed = false;
 8008a96:	4b0c      	ldr	r3, [pc, #48]	@ (8008ac8 <charger_variable_init+0x9c>)
 8008a98:	2200      	movs	r2, #0
 8008a9a:	701a      	strb	r2, [r3, #0]
	manual_on = false;
 8008a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8008acc <charger_variable_init+0xa0>)
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	701a      	strb	r2, [r3, #0]
	manual_off = false;
 8008aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8008ad0 <charger_variable_init+0xa4>)
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	701a      	strb	r2, [r3, #0]

	measure_energy = false;
 8008aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8008ad4 <charger_variable_init+0xa8>)
 8008aaa:	2200      	movs	r2, #0
 8008aac:	701a      	strb	r2, [r3, #0]
	start_energy = 0;
 8008aae:	4b0a      	ldr	r3, [pc, #40]	@ (8008ad8 <charger_variable_init+0xac>)
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	601a      	str	r2, [r3, #0]
}
 8008ab4:	bf00      	nop
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bc80      	pop	{r7}
 8008aba:	4770      	bx	lr
 8008abc:	20000918 	.word	0x20000918
 8008ac0:	20000934 	.word	0x20000934
 8008ac4:	20000964 	.word	0x20000964
 8008ac8:	200008f9 	.word	0x200008f9
 8008acc:	20000aa7 	.word	0x20000aa7
 8008ad0:	20000aa6 	.word	0x20000aa6
 8008ad4:	20000a18 	.word	0x20000a18
 8008ad8:	20000a1c 	.word	0x20000a1c
 8008adc:	00000000 	.word	0x00000000

08008ae0 <temperature_NTC>:
const float R0 = 10000.0;     // Resistance at 25C in ohms
const float T0 = 25.0;        // Temperature at R0 in Celsius
const float B = 3570.0;       // Beta value of the thermistor

void temperature_NTC(void)
{
 8008ae0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008ae4:	b084      	sub	sp, #16
 8008ae6:	af00      	add	r7, sp, #0
	float voltage = (adc_store[NTC_INSIDE_INDEX] / 4096.0) * 3.3; // 5.0V is the Arduino reference voltage
 8008ae8:	4b5b      	ldr	r3, [pc, #364]	@ (8008c58 <temperature_NTC+0x178>)
 8008aea:	881b      	ldrh	r3, [r3, #0]
 8008aec:	b29b      	uxth	r3, r3
 8008aee:	4618      	mov	r0, r3
 8008af0:	f7fb f880 	bl	8003bf4 <__aeabi_i2d>
 8008af4:	f04f 0200 	mov.w	r2, #0
 8008af8:	4b58      	ldr	r3, [pc, #352]	@ (8008c5c <temperature_NTC+0x17c>)
 8008afa:	f7fb fa0f 	bl	8003f1c <__aeabi_ddiv>
 8008afe:	4602      	mov	r2, r0
 8008b00:	460b      	mov	r3, r1
 8008b02:	4610      	mov	r0, r2
 8008b04:	4619      	mov	r1, r3
 8008b06:	a34e      	add	r3, pc, #312	@ (adr r3, 8008c40 <temperature_NTC+0x160>)
 8008b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b0c:	f7fb f8dc 	bl	8003cc8 <__aeabi_dmul>
 8008b10:	4602      	mov	r2, r0
 8008b12:	460b      	mov	r3, r1
 8008b14:	4610      	mov	r0, r2
 8008b16:	4619      	mov	r1, r3
 8008b18:	f7fb fbce 	bl	80042b8 <__aeabi_d2f>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	60fb      	str	r3, [r7, #12]

	// Calculate the resistance of the NTC thermistor using the voltage divider formula
	float resistance = (R1 * voltage) / (3.4 - voltage);
 8008b20:	4b4f      	ldr	r3, [pc, #316]	@ (8008c60 <temperature_NTC+0x180>)
 8008b22:	68f9      	ldr	r1, [r7, #12]
 8008b24:	4618      	mov	r0, r3
 8008b26:	f7fb fd25 	bl	8004574 <__aeabi_fmul>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f7fb f873 	bl	8003c18 <__aeabi_f2d>
 8008b32:	4604      	mov	r4, r0
 8008b34:	460d      	mov	r5, r1
 8008b36:	68f8      	ldr	r0, [r7, #12]
 8008b38:	f7fb f86e 	bl	8003c18 <__aeabi_f2d>
 8008b3c:	4602      	mov	r2, r0
 8008b3e:	460b      	mov	r3, r1
 8008b40:	a141      	add	r1, pc, #260	@ (adr r1, 8008c48 <temperature_NTC+0x168>)
 8008b42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b46:	f7fa ff07 	bl	8003958 <__aeabi_dsub>
 8008b4a:	4602      	mov	r2, r0
 8008b4c:	460b      	mov	r3, r1
 8008b4e:	4620      	mov	r0, r4
 8008b50:	4629      	mov	r1, r5
 8008b52:	f7fb f9e3 	bl	8003f1c <__aeabi_ddiv>
 8008b56:	4602      	mov	r2, r0
 8008b58:	460b      	mov	r3, r1
 8008b5a:	4610      	mov	r0, r2
 8008b5c:	4619      	mov	r1, r3
 8008b5e:	f7fb fbab 	bl	80042b8 <__aeabi_d2f>
 8008b62:	4603      	mov	r3, r0
 8008b64:	60bb      	str	r3, [r7, #8]

	// Calculate the temperature using the Steinhart-Hart equation
	float steinhart = 1.0
			/ (1.0 / (T0 + 273.15) + (1.0 / B) * log(resistance / R0));
 8008b66:	4b3f      	ldr	r3, [pc, #252]	@ (8008c64 <temperature_NTC+0x184>)
 8008b68:	4618      	mov	r0, r3
 8008b6a:	f7fb f855 	bl	8003c18 <__aeabi_f2d>
 8008b6e:	a338      	add	r3, pc, #224	@ (adr r3, 8008c50 <temperature_NTC+0x170>)
 8008b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b74:	f7fa fef2 	bl	800395c <__adddf3>
 8008b78:	4602      	mov	r2, r0
 8008b7a:	460b      	mov	r3, r1
 8008b7c:	f04f 0000 	mov.w	r0, #0
 8008b80:	4939      	ldr	r1, [pc, #228]	@ (8008c68 <temperature_NTC+0x188>)
 8008b82:	f7fb f9cb 	bl	8003f1c <__aeabi_ddiv>
 8008b86:	4602      	mov	r2, r0
 8008b88:	460b      	mov	r3, r1
 8008b8a:	4614      	mov	r4, r2
 8008b8c:	461d      	mov	r5, r3
 8008b8e:	4b37      	ldr	r3, [pc, #220]	@ (8008c6c <temperature_NTC+0x18c>)
 8008b90:	4618      	mov	r0, r3
 8008b92:	f7fb f841 	bl	8003c18 <__aeabi_f2d>
 8008b96:	4602      	mov	r2, r0
 8008b98:	460b      	mov	r3, r1
 8008b9a:	f04f 0000 	mov.w	r0, #0
 8008b9e:	4932      	ldr	r1, [pc, #200]	@ (8008c68 <temperature_NTC+0x188>)
 8008ba0:	f7fb f9bc 	bl	8003f1c <__aeabi_ddiv>
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	460b      	mov	r3, r1
 8008ba8:	4690      	mov	r8, r2
 8008baa:	4699      	mov	r9, r3
 8008bac:	4b30      	ldr	r3, [pc, #192]	@ (8008c70 <temperature_NTC+0x190>)
 8008bae:	4619      	mov	r1, r3
 8008bb0:	68b8      	ldr	r0, [r7, #8]
 8008bb2:	f7fb fd93 	bl	80046dc <__aeabi_fdiv>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f7fb f82d 	bl	8003c18 <__aeabi_f2d>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	4610      	mov	r0, r2
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	f006 fef5 	bl	800f9b4 <log>
 8008bca:	4602      	mov	r2, r0
 8008bcc:	460b      	mov	r3, r1
 8008bce:	4640      	mov	r0, r8
 8008bd0:	4649      	mov	r1, r9
 8008bd2:	f7fb f879 	bl	8003cc8 <__aeabi_dmul>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	460b      	mov	r3, r1
 8008bda:	4620      	mov	r0, r4
 8008bdc:	4629      	mov	r1, r5
 8008bde:	f7fa febd 	bl	800395c <__adddf3>
 8008be2:	4602      	mov	r2, r0
 8008be4:	460b      	mov	r3, r1
 8008be6:	f04f 0000 	mov.w	r0, #0
 8008bea:	491f      	ldr	r1, [pc, #124]	@ (8008c68 <temperature_NTC+0x188>)
 8008bec:	f7fb f996 	bl	8003f1c <__aeabi_ddiv>
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	460b      	mov	r3, r1
	float steinhart = 1.0
 8008bf4:	4610      	mov	r0, r2
 8008bf6:	4619      	mov	r1, r3
 8008bf8:	f7fb fb5e 	bl	80042b8 <__aeabi_d2f>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	607b      	str	r3, [r7, #4]
	powerSide_data.tempSensors.T1 = (steinhart - 273.15 - 4);
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	f7fb f809 	bl	8003c18 <__aeabi_f2d>
 8008c06:	a312      	add	r3, pc, #72	@ (adr r3, 8008c50 <temperature_NTC+0x170>)
 8008c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c0c:	f7fa fea4 	bl	8003958 <__aeabi_dsub>
 8008c10:	4602      	mov	r2, r0
 8008c12:	460b      	mov	r3, r1
 8008c14:	4610      	mov	r0, r2
 8008c16:	4619      	mov	r1, r3
 8008c18:	f04f 0200 	mov.w	r2, #0
 8008c1c:	4b15      	ldr	r3, [pc, #84]	@ (8008c74 <temperature_NTC+0x194>)
 8008c1e:	f7fa fe9b 	bl	8003958 <__aeabi_dsub>
 8008c22:	4602      	mov	r2, r0
 8008c24:	460b      	mov	r3, r1
 8008c26:	4610      	mov	r0, r2
 8008c28:	4619      	mov	r1, r3
 8008c2a:	f7fb fb45 	bl	80042b8 <__aeabi_d2f>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	4a11      	ldr	r2, [pc, #68]	@ (8008c78 <temperature_NTC+0x198>)
 8008c32:	6053      	str	r3, [r2, #4]
}
 8008c34:	bf00      	nop
 8008c36:	3710      	adds	r7, #16
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8008c3e:	bf00      	nop
 8008c40:	66666666 	.word	0x66666666
 8008c44:	400a6666 	.word	0x400a6666
 8008c48:	33333333 	.word	0x33333333
 8008c4c:	400b3333 	.word	0x400b3333
 8008c50:	66666666 	.word	0x66666666
 8008c54:	40711266 	.word	0x40711266
 8008c58:	20000988 	.word	0x20000988
 8008c5c:	40b00000 	.word	0x40b00000
 8008c60:	44fa0000 	.word	0x44fa0000
 8008c64:	41c80000 	.word	0x41c80000
 8008c68:	3ff00000 	.word	0x3ff00000
 8008c6c:	455f2000 	.word	0x455f2000
 8008c70:	461c4000 	.word	0x461c4000
 8008c74:	40100000 	.word	0x40100000
 8008c78:	20000934 	.word	0x20000934

08008c7c <tick_clear>:
 *      Author: Nisal Bulathsinghala
 */
#include "timer.h"

void tick_clear(volatile tick_tock *timer_ptr)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
	timer_ptr->counter = 0;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2200      	movs	r2, #0
 8008c88:	601a      	str	r2, [r3, #0]
	timer_ptr->timeout_0_1s = 0;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	711a      	strb	r2, [r3, #4]
	timer_ptr->timeout_0_2s = 0;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	715a      	strb	r2, [r3, #5]
	timer_ptr->timeout_0_5s = 0;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	719a      	strb	r2, [r3, #6]
	timer_ptr->timeout_1s = 0;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	71da      	strb	r2, [r3, #7]
	timer_ptr->timeout_2s = 0;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	721a      	strb	r2, [r3, #8]
	timer_ptr->timeout_3s = 0;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2200      	movs	r2, #0
 8008cac:	725a      	strb	r2, [r3, #9]
	timer_ptr->timeout_4s = 0;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	729a      	strb	r2, [r3, #10]
	timer_ptr->timeout_6s = 0;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	72da      	strb	r2, [r3, #11]
	timer_ptr->timeout_8s = 0;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	731a      	strb	r2, [r3, #12]
	timer_ptr->timeout_10s = 0;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	735a      	strb	r2, [r3, #13]
	timer_ptr->timeout_15s = 0;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	739a      	strb	r2, [r3, #14]
	timer_ptr->timeout_30s = 0;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	73da      	strb	r2, [r3, #15]
	timer_ptr->timeout_1m = 0;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	741a      	strb	r2, [r3, #16]
	timer_ptr->timeout_5m = 0;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	745a      	strb	r2, [r3, #17]
}
 8008cde:	bf00      	nop
 8008ce0:	370c      	adds	r7, #12
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bc80      	pop	{r7}
 8008ce6:	4770      	bx	lr

08008ce8 <tick_count>:

void tick_count(volatile tick_tock *timer_ptr)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	b083      	sub	sp, #12
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
	timer_ptr->counter++;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	1c5a      	adds	r2, r3, #1
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	601a      	str	r2, [r3, #0]

	switch (timer_ptr->counter)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a4c      	ldr	r2, [pc, #304]	@ (8008e30 <tick_count+0x148>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	f000 808b 	beq.w	8008e1c <tick_count+0x134>
 8008d06:	4a4a      	ldr	r2, [pc, #296]	@ (8008e30 <tick_count+0x148>)
 8008d08:	4293      	cmp	r3, r2
 8008d0a:	f200 808b 	bhi.w	8008e24 <tick_count+0x13c>
 8008d0e:	4a49      	ldr	r2, [pc, #292]	@ (8008e34 <tick_count+0x14c>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d07f      	beq.n	8008e14 <tick_count+0x12c>
 8008d14:	4a47      	ldr	r2, [pc, #284]	@ (8008e34 <tick_count+0x14c>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	f200 8084 	bhi.w	8008e24 <tick_count+0x13c>
 8008d1c:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8008d20:	4293      	cmp	r3, r2
 8008d22:	d073      	beq.n	8008e0c <tick_count+0x124>
 8008d24:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d87b      	bhi.n	8008e24 <tick_count+0x13c>
 8008d2c:	f247 5230 	movw	r2, #30000	@ 0x7530
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d067      	beq.n	8008e04 <tick_count+0x11c>
 8008d34:	f247 5230 	movw	r2, #30000	@ 0x7530
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d873      	bhi.n	8008e24 <tick_count+0x13c>
 8008d3c:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d05b      	beq.n	8008dfc <tick_count+0x114>
 8008d44:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d86b      	bhi.n	8008e24 <tick_count+0x13c>
 8008d4c:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8008d50:	d050      	beq.n	8008df4 <tick_count+0x10c>
 8008d52:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8008d56:	d865      	bhi.n	8008e24 <tick_count+0x13c>
 8008d58:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d045      	beq.n	8008dec <tick_count+0x104>
 8008d60:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d85d      	bhi.n	8008e24 <tick_count+0x13c>
 8008d68:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8008d6c:	d03a      	beq.n	8008de4 <tick_count+0xfc>
 8008d6e:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8008d72:	d857      	bhi.n	8008e24 <tick_count+0x13c>
 8008d74:	f241 7270 	movw	r2, #6000	@ 0x1770
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d02f      	beq.n	8008ddc <tick_count+0xf4>
 8008d7c:	f241 7270 	movw	r2, #6000	@ 0x1770
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d84f      	bhi.n	8008e24 <tick_count+0x13c>
 8008d84:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8008d88:	d024      	beq.n	8008dd4 <tick_count+0xec>
 8008d8a:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8008d8e:	d849      	bhi.n	8008e24 <tick_count+0x13c>
 8008d90:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8008d94:	d01a      	beq.n	8008dcc <tick_count+0xe4>
 8008d96:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8008d9a:	d843      	bhi.n	8008e24 <tick_count+0x13c>
 8008d9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008da0:	d010      	beq.n	8008dc4 <tick_count+0xdc>
 8008da2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008da6:	d83d      	bhi.n	8008e24 <tick_count+0x13c>
 8008da8:	2bc8      	cmp	r3, #200	@ 0xc8
 8008daa:	d003      	beq.n	8008db4 <tick_count+0xcc>
 8008dac:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8008db0:	d004      	beq.n	8008dbc <tick_count+0xd4>
			break;
		case 600000:
			timer_ptr->timeout_5m = true;
			break;
		default:
			break;
 8008db2:	e037      	b.n	8008e24 <tick_count+0x13c>
			timer_ptr->timeout_0_1s = true;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2201      	movs	r2, #1
 8008db8:	711a      	strb	r2, [r3, #4]
			break;
 8008dba:	e034      	b.n	8008e26 <tick_count+0x13e>
			timer_ptr->timeout_0_2s = true;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	715a      	strb	r2, [r3, #5]
			break;
 8008dc2:	e030      	b.n	8008e26 <tick_count+0x13e>
			timer_ptr->timeout_0_5s = true;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	719a      	strb	r2, [r3, #6]
			break;
 8008dca:	e02c      	b.n	8008e26 <tick_count+0x13e>
			timer_ptr->timeout_1s = true;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	71da      	strb	r2, [r3, #7]
			break;
 8008dd2:	e028      	b.n	8008e26 <tick_count+0x13e>
			timer_ptr->timeout_2s = true;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	721a      	strb	r2, [r3, #8]
			break;
 8008dda:	e024      	b.n	8008e26 <tick_count+0x13e>
			timer_ptr->timeout_3s = true;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2201      	movs	r2, #1
 8008de0:	725a      	strb	r2, [r3, #9]
			break;
 8008de2:	e020      	b.n	8008e26 <tick_count+0x13e>
			timer_ptr->timeout_4s = true;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2201      	movs	r2, #1
 8008de8:	729a      	strb	r2, [r3, #10]
			break;
 8008dea:	e01c      	b.n	8008e26 <tick_count+0x13e>
			timer_ptr->timeout_6s = true;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2201      	movs	r2, #1
 8008df0:	72da      	strb	r2, [r3, #11]
			break;
 8008df2:	e018      	b.n	8008e26 <tick_count+0x13e>
			timer_ptr->timeout_8s = true;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2201      	movs	r2, #1
 8008df8:	731a      	strb	r2, [r3, #12]
			break;
 8008dfa:	e014      	b.n	8008e26 <tick_count+0x13e>
			timer_ptr->timeout_10s = true;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	735a      	strb	r2, [r3, #13]
			break;
 8008e02:	e010      	b.n	8008e26 <tick_count+0x13e>
			timer_ptr->timeout_15s = true;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2201      	movs	r2, #1
 8008e08:	739a      	strb	r2, [r3, #14]
			break;
 8008e0a:	e00c      	b.n	8008e26 <tick_count+0x13e>
			timer_ptr->timeout_30s = true;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	73da      	strb	r2, [r3, #15]
			break;
 8008e12:	e008      	b.n	8008e26 <tick_count+0x13e>
			timer_ptr->timeout_1m = true;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2201      	movs	r2, #1
 8008e18:	741a      	strb	r2, [r3, #16]
			break;
 8008e1a:	e004      	b.n	8008e26 <tick_count+0x13e>
			timer_ptr->timeout_5m = true;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2201      	movs	r2, #1
 8008e20:	745a      	strb	r2, [r3, #17]
			break;
 8008e22:	e000      	b.n	8008e26 <tick_count+0x13e>
			break;
 8008e24:	bf00      	nop
	}
}
 8008e26:	bf00      	nop
 8008e28:	370c      	adds	r7, #12
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bc80      	pop	{r7}
 8008e2e:	4770      	bx	lr
 8008e30:	000927c0 	.word	0x000927c0
 8008e34:	0001d4c0 	.word	0x0001d4c0

08008e38 <adl_getData>:
/*----------------------------------------------------------------------------
 * Get / Set Handles
 *----------------------------------------------------------------------------*/

void adl_getData(uint8_t* slaveAddress, uint16_t* startAddress, uint16_t* result16, uint32_t* result32)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b087      	sub	sp, #28
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	60f8      	str	r0, [r7, #12]
 8008e40:	60b9      	str	r1, [r7, #8]
 8008e42:	607a      	str	r2, [r7, #4]
 8008e44:	603b      	str	r3, [r7, #0]
	ADL_t* obj;

	switch(*slaveAddress)
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	781b      	ldrb	r3, [r3, #0]
 8008e4a:	2b01      	cmp	r3, #1
 8008e4c:	d17a      	bne.n	8008f44 <adl_getData+0x10c>
	{
		case ADL_SLAVE_ADDRESS:
			obj = (ADL_t*)&ADL;
 8008e4e:	4b41      	ldr	r3, [pc, #260]	@ (8008f54 <adl_getData+0x11c>)
 8008e50:	617b      	str	r3, [r7, #20]
			break;
 8008e52:	bf00      	nop

		default:
			return;
	}

	switch(*startAddress)
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	881b      	ldrh	r3, [r3, #0]
 8008e58:	2b11      	cmp	r3, #17
 8008e5a:	dc3d      	bgt.n	8008ed8 <adl_getData+0xa0>
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	da11      	bge.n	8008e84 <adl_getData+0x4c>
#endif
			emeter_bootup = true;
			break;

		default:
			break;
 8008e60:	e072      	b.n	8008f48 <adl_getData+0x110>
	switch(*startAddress)
 8008e62:	3b62      	subs	r3, #98	@ 0x62
 8008e64:	2b04      	cmp	r3, #4
 8008e66:	d86f      	bhi.n	8008f48 <adl_getData+0x110>
 8008e68:	a201      	add	r2, pc, #4	@ (adr r2, 8008e70 <adl_getData+0x38>)
 8008e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e6e:	bf00      	nop
 8008e70:	08008eed 	.word	0x08008eed
 8008e74:	08008ef7 	.word	0x08008ef7
 8008e78:	08008f49 	.word	0x08008f49
 8008e7c:	08008f0b 	.word	0x08008f0b
 8008e80:	08008f15 	.word	0x08008f15
 8008e84:	2b11      	cmp	r3, #17
 8008e86:	d85f      	bhi.n	8008f48 <adl_getData+0x110>
 8008e88:	a201      	add	r2, pc, #4	@ (adr r2, 8008e90 <adl_getData+0x58>)
 8008e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e8e:	bf00      	nop
 8008e90:	08008f29 	.word	0x08008f29
 8008e94:	08008f49 	.word	0x08008f49
 8008e98:	08008f49 	.word	0x08008f49
 8008e9c:	08008f49 	.word	0x08008f49
 8008ea0:	08008f49 	.word	0x08008f49
 8008ea4:	08008f49 	.word	0x08008f49
 8008ea8:	08008f49 	.word	0x08008f49
 8008eac:	08008f49 	.word	0x08008f49
 8008eb0:	08008f49 	.word	0x08008f49
 8008eb4:	08008f49 	.word	0x08008f49
 8008eb8:	08008f49 	.word	0x08008f49
 8008ebc:	08008ee3 	.word	0x08008ee3
 8008ec0:	08008f01 	.word	0x08008f01
 8008ec4:	08008f33 	.word	0x08008f33
 8008ec8:	08008f49 	.word	0x08008f49
 8008ecc:	08008f49 	.word	0x08008f49
 8008ed0:	08008f49 	.word	0x08008f49
 8008ed4:	08008f1f 	.word	0x08008f1f
 8008ed8:	2b66      	cmp	r3, #102	@ 0x66
 8008eda:	dc35      	bgt.n	8008f48 <adl_getData+0x110>
 8008edc:	2b62      	cmp	r3, #98	@ 0x62
 8008ede:	dac0      	bge.n	8008e62 <adl_getData+0x2a>
			break;
 8008ee0:	e032      	b.n	8008f48 <adl_getData+0x110>
			obj->data.voltage_PhaseA = (*result16);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	881a      	ldrh	r2, [r3, #0]
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	819a      	strh	r2, [r3, #12]
			break;
 8008eea:	e02e      	b.n	8008f4a <adl_getData+0x112>
			obj->data.voltage_PhaseB = (*result16);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	881a      	ldrh	r2, [r3, #0]
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	81da      	strh	r2, [r3, #14]
			break;
 8008ef4:	e029      	b.n	8008f4a <adl_getData+0x112>
			obj->data.voltage_PhaseC = (*result16);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	881a      	ldrh	r2, [r3, #0]
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	821a      	strh	r2, [r3, #16]
			break;
 8008efe:	e024      	b.n	8008f4a <adl_getData+0x112>
			obj->data.current_PhaseA = (*result16);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	881a      	ldrh	r2, [r3, #0]
 8008f04:	697b      	ldr	r3, [r7, #20]
 8008f06:	825a      	strh	r2, [r3, #18]
			break;
 8008f08:	e01f      	b.n	8008f4a <adl_getData+0x112>
			obj->data.current_PhaseB = (*result16);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	881a      	ldrh	r2, [r3, #0]
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	829a      	strh	r2, [r3, #20]
			break;
 8008f12:	e01a      	b.n	8008f4a <adl_getData+0x112>
			obj->data.current_PhaseC = (*result16);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	881a      	ldrh	r2, [r3, #0]
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	82da      	strh	r2, [r3, #22]
			break;
 8008f1c:	e015      	b.n	8008f4a <adl_getData+0x112>
			obj->data.freqeuncy = (*result16);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	881a      	ldrh	r2, [r3, #0]
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	831a      	strh	r2, [r3, #24]
			break;
 8008f26:	e010      	b.n	8008f4a <adl_getData+0x112>
			obj->data.activeEnergy = *result32;
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	681a      	ldr	r2, [r3, #0]
 8008f2c:	697b      	ldr	r3, [r7, #20]
 8008f2e:	621a      	str	r2, [r3, #32]
			break;
 8008f30:	e00b      	b.n	8008f4a <adl_getData+0x112>
			obj->data.activePower = *result16;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	881b      	ldrh	r3, [r3, #0]
 8008f36:	461a      	mov	r2, r3
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	61da      	str	r2, [r3, #28]
			emeter_bootup = true;
 8008f3c:	4b06      	ldr	r3, [pc, #24]	@ (8008f58 <adl_getData+0x120>)
 8008f3e:	2201      	movs	r2, #1
 8008f40:	701a      	strb	r2, [r3, #0]
			break;
 8008f42:	e002      	b.n	8008f4a <adl_getData+0x112>
			return;
 8008f44:	bf00      	nop
 8008f46:	e000      	b.n	8008f4a <adl_getData+0x112>
			break;
 8008f48:	bf00      	nop
	}
}
 8008f4a:	371c      	adds	r7, #28
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bc80      	pop	{r7}
 8008f50:	4770      	bx	lr
 8008f52:	bf00      	nop
 8008f54:	20000b20 	.word	0x20000b20
 8008f58:	20000b50 	.word	0x20000b50

08008f5c <adl_TotalActiveEnergy>:
/*----------------------------------------------------------------------------
 * Functions
 *----------------------------------------------------------------------------*/

void adl_TotalActiveEnergy(const ADL_t* restrict adl)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b0a2      	sub	sp, #136	@ 0x88
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
	Modbus_t obj = {0};
 8008f64:	f107 0308 	add.w	r3, r7, #8
 8008f68:	2280      	movs	r2, #128	@ 0x80
 8008f6a:	2100      	movs	r1, #0
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f006 fcef 	bl	800f950 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	781b      	ldrb	r3, [r3, #0]
 8008f76:	723b      	strb	r3, [r7, #8]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8008f78:	2303      	movs	r3, #3
 8008f7a:	727b      	strb	r3, [r7, #9]
	obj.adu.pdu.startAddress = CURRENT_TOTAL_ACTIVE_ENERGY;
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	817b      	strh	r3, [r7, #10]
	obj.adu.pdu.numberOfRegisters = HWORD_2;
 8008f80:	2302      	movs	r3, #2
 8008f82:	81bb      	strh	r3, [r7, #12]
	ModbusRTU_queueSerial(&obj);
 8008f84:	f107 0308 	add.w	r3, r7, #8
 8008f88:	4618      	mov	r0, r3
 8008f8a:	f000 f91d 	bl	80091c8 <ModbusRTU_queueSerial>
}
 8008f8e:	bf00      	nop
 8008f90:	3788      	adds	r7, #136	@ 0x88
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}

08008f96 <adl_VoltagePhaseA>:
	obj.adu.pdu.numberOfRegisters = HWORD_1;
	ModbusRTU_queueSerial(&obj);
}

void adl_VoltagePhaseA(const ADL_t* restrict adl)
{
 8008f96:	b580      	push	{r7, lr}
 8008f98:	b0a2      	sub	sp, #136	@ 0x88
 8008f9a:	af00      	add	r7, sp, #0
 8008f9c:	6078      	str	r0, [r7, #4]
	Modbus_t obj = {0};
 8008f9e:	f107 0308 	add.w	r3, r7, #8
 8008fa2:	2280      	movs	r2, #128	@ 0x80
 8008fa4:	2100      	movs	r1, #0
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f006 fcd2 	bl	800f950 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	781b      	ldrb	r3, [r3, #0]
 8008fb0:	723b      	strb	r3, [r7, #8]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8008fb2:	2303      	movs	r3, #3
 8008fb4:	727b      	strb	r3, [r7, #9]
	obj.adu.pdu.startAddress = VOLTAGE_OF_A_PHASE;
 8008fb6:	230b      	movs	r3, #11
 8008fb8:	817b      	strh	r3, [r7, #10]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8008fba:	2301      	movs	r3, #1
 8008fbc:	81bb      	strh	r3, [r7, #12]
	ModbusRTU_queueSerial(&obj);
 8008fbe:	f107 0308 	add.w	r3, r7, #8
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f000 f900 	bl	80091c8 <ModbusRTU_queueSerial>
}
 8008fc8:	bf00      	nop
 8008fca:	3788      	adds	r7, #136	@ 0x88
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}

08008fd0 <adl_VoltagePhaseB>:

void adl_VoltagePhaseB(const ADL_t* restrict adl)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b0a2      	sub	sp, #136	@ 0x88
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
	Modbus_t obj = {0};
 8008fd8:	f107 0308 	add.w	r3, r7, #8
 8008fdc:	2280      	movs	r2, #128	@ 0x80
 8008fde:	2100      	movs	r1, #0
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	f006 fcb5 	bl	800f950 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	781b      	ldrb	r3, [r3, #0]
 8008fea:	723b      	strb	r3, [r7, #8]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8008fec:	2303      	movs	r3, #3
 8008fee:	727b      	strb	r3, [r7, #9]
	obj.adu.pdu.startAddress = VOLTAGE_OF_B_PHASE;
 8008ff0:	2362      	movs	r3, #98	@ 0x62
 8008ff2:	817b      	strh	r3, [r7, #10]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	81bb      	strh	r3, [r7, #12]
	ModbusRTU_queueSerial(&obj);
 8008ff8:	f107 0308 	add.w	r3, r7, #8
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f000 f8e3 	bl	80091c8 <ModbusRTU_queueSerial>
}
 8009002:	bf00      	nop
 8009004:	3788      	adds	r7, #136	@ 0x88
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}

0800900a <adl_VoltagePhaseC>:

void adl_VoltagePhaseC(const ADL_t* restrict adl)
{
 800900a:	b580      	push	{r7, lr}
 800900c:	b0a2      	sub	sp, #136	@ 0x88
 800900e:	af00      	add	r7, sp, #0
 8009010:	6078      	str	r0, [r7, #4]
	Modbus_t obj = {0};
 8009012:	f107 0308 	add.w	r3, r7, #8
 8009016:	2280      	movs	r2, #128	@ 0x80
 8009018:	2100      	movs	r1, #0
 800901a:	4618      	mov	r0, r3
 800901c:	f006 fc98 	bl	800f950 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	781b      	ldrb	r3, [r3, #0]
 8009024:	723b      	strb	r3, [r7, #8]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8009026:	2303      	movs	r3, #3
 8009028:	727b      	strb	r3, [r7, #9]
	obj.adu.pdu.startAddress = VOLTAGE_OF_C_PHASE;
 800902a:	2363      	movs	r3, #99	@ 0x63
 800902c:	817b      	strh	r3, [r7, #10]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 800902e:	2301      	movs	r3, #1
 8009030:	81bb      	strh	r3, [r7, #12]
	ModbusRTU_queueSerial(&obj);
 8009032:	f107 0308 	add.w	r3, r7, #8
 8009036:	4618      	mov	r0, r3
 8009038:	f000 f8c6 	bl	80091c8 <ModbusRTU_queueSerial>
}
 800903c:	bf00      	nop
 800903e:	3788      	adds	r7, #136	@ 0x88
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}

08009044 <adl_CurrentPhaseA>:

void adl_CurrentPhaseA(const ADL_t* restrict adl)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b0a2      	sub	sp, #136	@ 0x88
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
	Modbus_t obj = {0};
 800904c:	f107 0308 	add.w	r3, r7, #8
 8009050:	2280      	movs	r2, #128	@ 0x80
 8009052:	2100      	movs	r1, #0
 8009054:	4618      	mov	r0, r3
 8009056:	f006 fc7b 	bl	800f950 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	723b      	strb	r3, [r7, #8]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8009060:	2303      	movs	r3, #3
 8009062:	727b      	strb	r3, [r7, #9]
	obj.adu.pdu.startAddress = CURRENT_OF_A_PHASE;
 8009064:	230c      	movs	r3, #12
 8009066:	817b      	strh	r3, [r7, #10]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8009068:	2301      	movs	r3, #1
 800906a:	81bb      	strh	r3, [r7, #12]
	ModbusRTU_queueSerial(&obj);
 800906c:	f107 0308 	add.w	r3, r7, #8
 8009070:	4618      	mov	r0, r3
 8009072:	f000 f8a9 	bl	80091c8 <ModbusRTU_queueSerial>
}
 8009076:	bf00      	nop
 8009078:	3788      	adds	r7, #136	@ 0x88
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}

0800907e <adl_CurrentPhaseB>:

void adl_CurrentPhaseB(const ADL_t* restrict adl)
{
 800907e:	b580      	push	{r7, lr}
 8009080:	b0a2      	sub	sp, #136	@ 0x88
 8009082:	af00      	add	r7, sp, #0
 8009084:	6078      	str	r0, [r7, #4]
	Modbus_t obj = {0};
 8009086:	f107 0308 	add.w	r3, r7, #8
 800908a:	2280      	movs	r2, #128	@ 0x80
 800908c:	2100      	movs	r1, #0
 800908e:	4618      	mov	r0, r3
 8009090:	f006 fc5e 	bl	800f950 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	781b      	ldrb	r3, [r3, #0]
 8009098:	723b      	strb	r3, [r7, #8]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 800909a:	2303      	movs	r3, #3
 800909c:	727b      	strb	r3, [r7, #9]
	obj.adu.pdu.startAddress = CURRENT_OF_B_PHASE;
 800909e:	2365      	movs	r3, #101	@ 0x65
 80090a0:	817b      	strh	r3, [r7, #10]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 80090a2:	2301      	movs	r3, #1
 80090a4:	81bb      	strh	r3, [r7, #12]
	ModbusRTU_queueSerial(&obj);
 80090a6:	f107 0308 	add.w	r3, r7, #8
 80090aa:	4618      	mov	r0, r3
 80090ac:	f000 f88c 	bl	80091c8 <ModbusRTU_queueSerial>
}
 80090b0:	bf00      	nop
 80090b2:	3788      	adds	r7, #136	@ 0x88
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}

080090b8 <adl_CurrentPhaseC>:

void adl_CurrentPhaseC(const ADL_t* restrict adl)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b0a2      	sub	sp, #136	@ 0x88
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
	Modbus_t obj = {0};
 80090c0:	f107 0308 	add.w	r3, r7, #8
 80090c4:	2280      	movs	r2, #128	@ 0x80
 80090c6:	2100      	movs	r1, #0
 80090c8:	4618      	mov	r0, r3
 80090ca:	f006 fc41 	bl	800f950 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	781b      	ldrb	r3, [r3, #0]
 80090d2:	723b      	strb	r3, [r7, #8]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 80090d4:	2303      	movs	r3, #3
 80090d6:	727b      	strb	r3, [r7, #9]
	obj.adu.pdu.startAddress = CURRENT_OF_C_PHASE;
 80090d8:	2366      	movs	r3, #102	@ 0x66
 80090da:	817b      	strh	r3, [r7, #10]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 80090dc:	2301      	movs	r3, #1
 80090de:	81bb      	strh	r3, [r7, #12]
	ModbusRTU_queueSerial(&obj);
 80090e0:	f107 0308 	add.w	r3, r7, #8
 80090e4:	4618      	mov	r0, r3
 80090e6:	f000 f86f 	bl	80091c8 <ModbusRTU_queueSerial>
}
 80090ea:	bf00      	nop
 80090ec:	3788      	adds	r7, #136	@ 0x88
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}

080090f2 <adl_Frequency>:

void adl_Frequency(const ADL_t* restrict adl)
{
 80090f2:	b580      	push	{r7, lr}
 80090f4:	b0a2      	sub	sp, #136	@ 0x88
 80090f6:	af00      	add	r7, sp, #0
 80090f8:	6078      	str	r0, [r7, #4]
	Modbus_t obj = {0};
 80090fa:	f107 0308 	add.w	r3, r7, #8
 80090fe:	2280      	movs	r2, #128	@ 0x80
 8009100:	2100      	movs	r1, #0
 8009102:	4618      	mov	r0, r3
 8009104:	f006 fc24 	bl	800f950 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	781b      	ldrb	r3, [r3, #0]
 800910c:	723b      	strb	r3, [r7, #8]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 800910e:	2303      	movs	r3, #3
 8009110:	727b      	strb	r3, [r7, #9]
	obj.adu.pdu.startAddress = FREQUENCY;
 8009112:	2311      	movs	r3, #17
 8009114:	817b      	strh	r3, [r7, #10]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8009116:	2301      	movs	r3, #1
 8009118:	81bb      	strh	r3, [r7, #12]
	ModbusRTU_queueSerial(&obj);
 800911a:	f107 0308 	add.w	r3, r7, #8
 800911e:	4618      	mov	r0, r3
 8009120:	f000 f852 	bl	80091c8 <ModbusRTU_queueSerial>
}
 8009124:	bf00      	nop
 8009126:	3788      	adds	r7, #136	@ 0x88
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}

0800912c <adl_TotalActivePower>:
	obj.adu.pdu.numberOfRegisters = HWORD_2;
	ModbusRTU_queueSerial(&obj);
}

void adl_TotalActivePower(const ADL_t* restrict adl)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b0a2      	sub	sp, #136	@ 0x88
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
	Modbus_t obj = {0};
 8009134:	f107 0308 	add.w	r3, r7, #8
 8009138:	2280      	movs	r2, #128	@ 0x80
 800913a:	2100      	movs	r1, #0
 800913c:	4618      	mov	r0, r3
 800913e:	f006 fc07 	bl	800f950 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	781b      	ldrb	r3, [r3, #0]
 8009146:	723b      	strb	r3, [r7, #8]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8009148:	2303      	movs	r3, #3
 800914a:	727b      	strb	r3, [r7, #9]
	obj.adu.pdu.startAddress = TOTAL_ACTIVE_POWER  ;
 800914c:	230d      	movs	r3, #13
 800914e:	817b      	strh	r3, [r7, #10]

#if ADL200_ENABLE
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8009150:	2301      	movs	r3, #1
 8009152:	81bb      	strh	r3, [r7, #12]
#else
	obj.adu.pdu.numberOfRegisters = HWORD_2;
#endif

	ModbusRTU_queueSerial(&obj);
 8009154:	f107 0308 	add.w	r3, r7, #8
 8009158:	4618      	mov	r0, r3
 800915a:	f000 f835 	bl	80091c8 <ModbusRTU_queueSerial>
}
 800915e:	bf00      	nop
 8009160:	3788      	adds	r7, #136	@ 0x88
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}
	...

08009168 <ModbusRTU_Intick>:
/*----------------------------------------------------------------------------
 * Timer Function
 *----------------------------------------------------------------------------*/

void ModbusRTU_Intick(void) // period in milliseconds
{
 8009168:	b480      	push	{r7}
 800916a:	af00      	add	r7, sp, #0
	switch(MODBUS_TICK_TIME)
	{
		case 1:

		case 10:
			RxBusTimeout++;
 800916c:	4b11      	ldr	r3, [pc, #68]	@ (80091b4 <ModbusRTU_Intick+0x4c>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	3301      	adds	r3, #1
 8009172:	4a10      	ldr	r2, [pc, #64]	@ (80091b4 <ModbusRTU_Intick+0x4c>)
 8009174:	6013      	str	r3, [r2, #0]
			sniffTxInterval++;
 8009176:	4b10      	ldr	r3, [pc, #64]	@ (80091b8 <ModbusRTU_Intick+0x50>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	3301      	adds	r3, #1
 800917c:	4a0e      	ldr	r2, [pc, #56]	@ (80091b8 <ModbusRTU_Intick+0x50>)
 800917e:	6013      	str	r3, [r2, #0]
			TxCycleInterval++;
 8009180:	4b0e      	ldr	r3, [pc, #56]	@ (80091bc <ModbusRTU_Intick+0x54>)
 8009182:	881b      	ldrh	r3, [r3, #0]
 8009184:	b29b      	uxth	r3, r3
 8009186:	3301      	adds	r3, #1
 8009188:	b29a      	uxth	r2, r3
 800918a:	4b0c      	ldr	r3, [pc, #48]	@ (80091bc <ModbusRTU_Intick+0x54>)
 800918c:	801a      	strh	r2, [r3, #0]
		case 30:

		case 50:

		case 100:
			TxInterval++;
 800918e:	4b0c      	ldr	r3, [pc, #48]	@ (80091c0 <ModbusRTU_Intick+0x58>)
 8009190:	881b      	ldrh	r3, [r3, #0]
 8009192:	b29b      	uxth	r3, r3
 8009194:	3301      	adds	r3, #1
 8009196:	b29a      	uxth	r2, r3
 8009198:	4b09      	ldr	r3, [pc, #36]	@ (80091c0 <ModbusRTU_Intick+0x58>)
 800919a:	801a      	strh	r2, [r3, #0]
		case 250:

		case 500:

		case 1000:
			RxTimeoutInterval++;
 800919c:	4b09      	ldr	r3, [pc, #36]	@ (80091c4 <ModbusRTU_Intick+0x5c>)
 800919e:	881b      	ldrh	r3, [r3, #0]
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	3301      	adds	r3, #1
 80091a4:	b29a      	uxth	r2, r3
 80091a6:	4b07      	ldr	r3, [pc, #28]	@ (80091c4 <ModbusRTU_Intick+0x5c>)
 80091a8:	801a      	strh	r2, [r3, #0]

		default:
			break;
 80091aa:	bf00      	nop
	}
}
 80091ac:	bf00      	nop
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bc80      	pop	{r7}
 80091b2:	4770      	bx	lr
 80091b4:	20001408 	.word	0x20001408
 80091b8:	20001404 	.word	0x20001404
 80091bc:	20001400 	.word	0x20001400
 80091c0:	200013fe 	.word	0x200013fe
 80091c4:	20001402 	.word	0x20001402

080091c8 <ModbusRTU_queueSerial>:
/*----------------------------------------------------------------------------
 * Send / Receive Functions
 *----------------------------------------------------------------------------*/

void ModbusRTU_queueSerial(const Modbus_t* restrict obj)
{
 80091c8:	b590      	push	{r4, r7, lr}
 80091ca:	b087      	sub	sp, #28
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
	static uint8_t index = 0;

	ModbusID_t modbusDevice = {0};
 80091d0:	2300      	movs	r3, #0
 80091d2:	60fb      	str	r3, [r7, #12]

	modbusDevice.ID.bits.slaveAddress = obj->adu.pdu.slaveAddress;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	781b      	ldrb	r3, [r3, #0]
 80091d8:	733b      	strb	r3, [r7, #12]
	modbusDevice.ID.bits.functionCode = obj->adu.pdu.functionCode;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	785b      	ldrb	r3, [r3, #1]
 80091de:	737b      	strb	r3, [r7, #13]
	modbusDevice.ID.bits.startAddress = obj->adu.pdu.startAddress;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	885b      	ldrh	r3, [r3, #2]
 80091e4:	81fb      	strh	r3, [r7, #14]

	for(uint8_t i = 0; i < MODBUS_QUEUE_SIZE; i++) // fills vacant slots in queue
 80091e6:	2300      	movs	r3, #0
 80091e8:	75fb      	strb	r3, [r7, #23]
 80091ea:	e01c      	b.n	8009226 <ModbusRTU_queueSerial+0x5e>
	{
		if((Modbus_Queue.ID[i] == modbusDevice.ID.all) && (((Modbus_Queue.ActiveMask >> i) & 0x0001) == 1))
 80091ec:	7dfb      	ldrb	r3, [r7, #23]
 80091ee:	4a9c      	ldr	r2, [pc, #624]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 80091f0:	3308      	adds	r3, #8
 80091f2:	009b      	lsls	r3, r3, #2
 80091f4:	4413      	add	r3, r2
 80091f6:	685a      	ldr	r2, [r3, #4]
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	429a      	cmp	r2, r3
 80091fc:	d109      	bne.n	8009212 <ModbusRTU_queueSerial+0x4a>
 80091fe:	4b98      	ldr	r3, [pc, #608]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 8009200:	681a      	ldr	r2, [r3, #0]
 8009202:	7dfb      	ldrb	r3, [r7, #23]
 8009204:	fa22 f303 	lsr.w	r3, r2, r3
 8009208:	f003 0301 	and.w	r3, r3, #1
 800920c:	2b01      	cmp	r3, #1
 800920e:	f000 8123 	beq.w	8009458 <ModbusRTU_queueSerial+0x290>
		{
			return; // change this to current index i if found to update earliest command with new information
		}

		if(Modbus_Queue.ActiveMask == 0)
 8009212:	4b93      	ldr	r3, [pc, #588]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d102      	bne.n	8009220 <ModbusRTU_queueSerial+0x58>
		{
			index = 0;
 800921a:	4b92      	ldr	r3, [pc, #584]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 800921c:	2200      	movs	r2, #0
 800921e:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < MODBUS_QUEUE_SIZE; i++) // fills vacant slots in queue
 8009220:	7dfb      	ldrb	r3, [r7, #23]
 8009222:	3301      	adds	r3, #1
 8009224:	75fb      	strb	r3, [r7, #23]
 8009226:	7dfb      	ldrb	r3, [r7, #23]
 8009228:	2b1f      	cmp	r3, #31
 800922a:	d9df      	bls.n	80091ec <ModbusRTU_queueSerial+0x24>
		}
	}

	uint8_t i = 0;
 800922c:	2300      	movs	r3, #0
 800922e:	75bb      	strb	r3, [r7, #22]

	Modbus_Queue.ActiveMask |= (1 << index);
 8009230:	4b8b      	ldr	r3, [pc, #556]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	4a8b      	ldr	r2, [pc, #556]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 8009236:	7812      	ldrb	r2, [r2, #0]
 8009238:	4611      	mov	r1, r2
 800923a:	2201      	movs	r2, #1
 800923c:	408a      	lsls	r2, r1
 800923e:	4313      	orrs	r3, r2
 8009240:	4a87      	ldr	r2, [pc, #540]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 8009242:	6013      	str	r3, [r2, #0]
	Modbus_Queue.ID[index] = modbusDevice.ID.all;
 8009244:	4b87      	ldr	r3, [pc, #540]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 8009246:	781b      	ldrb	r3, [r3, #0]
 8009248:	68fa      	ldr	r2, [r7, #12]
 800924a:	4985      	ldr	r1, [pc, #532]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 800924c:	3308      	adds	r3, #8
 800924e:	009b      	lsls	r3, r3, #2
 8009250:	440b      	add	r3, r1
 8009252:	605a      	str	r2, [r3, #4]
	Modbus_Queue.TxData[index][i++] = modbusDevice.ID.bits.slaveAddress;
 8009254:	4b83      	ldr	r3, [pc, #524]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 8009256:	781b      	ldrb	r3, [r3, #0]
 8009258:	461c      	mov	r4, r3
 800925a:	7dbb      	ldrb	r3, [r7, #22]
 800925c:	1c5a      	adds	r2, r3, #1
 800925e:	75ba      	strb	r2, [r7, #22]
 8009260:	4618      	mov	r0, r3
 8009262:	7b39      	ldrb	r1, [r7, #12]
 8009264:	4a7e      	ldr	r2, [pc, #504]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 8009266:	01a3      	lsls	r3, r4, #6
 8009268:	4413      	add	r3, r2
 800926a:	4403      	add	r3, r0
 800926c:	33a4      	adds	r3, #164	@ 0xa4
 800926e:	460a      	mov	r2, r1
 8009270:	701a      	strb	r2, [r3, #0]
	Modbus_Queue.TxData[index][i++] = obj->adu.pdu.functionCode;
 8009272:	4b7c      	ldr	r3, [pc, #496]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 8009274:	781b      	ldrb	r3, [r3, #0]
 8009276:	461c      	mov	r4, r3
 8009278:	7dbb      	ldrb	r3, [r7, #22]
 800927a:	1c5a      	adds	r2, r3, #1
 800927c:	75ba      	strb	r2, [r7, #22]
 800927e:	4618      	mov	r0, r3
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	7859      	ldrb	r1, [r3, #1]
 8009284:	4a76      	ldr	r2, [pc, #472]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 8009286:	01a3      	lsls	r3, r4, #6
 8009288:	4413      	add	r3, r2
 800928a:	4403      	add	r3, r0
 800928c:	33a4      	adds	r3, #164	@ 0xa4
 800928e:	460a      	mov	r2, r1
 8009290:	701a      	strb	r2, [r3, #0]
	Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.startAddress >> 8) & 0xFF);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	885b      	ldrh	r3, [r3, #2]
 8009296:	0a1b      	lsrs	r3, r3, #8
 8009298:	b29a      	uxth	r2, r3
 800929a:	4b72      	ldr	r3, [pc, #456]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 800929c:	781b      	ldrb	r3, [r3, #0]
 800929e:	461c      	mov	r4, r3
 80092a0:	7dbb      	ldrb	r3, [r7, #22]
 80092a2:	1c59      	adds	r1, r3, #1
 80092a4:	75b9      	strb	r1, [r7, #22]
 80092a6:	4618      	mov	r0, r3
 80092a8:	b2d1      	uxtb	r1, r2
 80092aa:	4a6d      	ldr	r2, [pc, #436]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 80092ac:	01a3      	lsls	r3, r4, #6
 80092ae:	4413      	add	r3, r2
 80092b0:	4403      	add	r3, r0
 80092b2:	33a4      	adds	r3, #164	@ 0xa4
 80092b4:	460a      	mov	r2, r1
 80092b6:	701a      	strb	r2, [r3, #0]
	Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.startAddress & 0xFF);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	885a      	ldrh	r2, [r3, #2]
 80092bc:	4b69      	ldr	r3, [pc, #420]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 80092be:	781b      	ldrb	r3, [r3, #0]
 80092c0:	461c      	mov	r4, r3
 80092c2:	7dbb      	ldrb	r3, [r7, #22]
 80092c4:	1c59      	adds	r1, r3, #1
 80092c6:	75b9      	strb	r1, [r7, #22]
 80092c8:	4618      	mov	r0, r3
 80092ca:	b2d1      	uxtb	r1, r2
 80092cc:	4a64      	ldr	r2, [pc, #400]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 80092ce:	01a3      	lsls	r3, r4, #6
 80092d0:	4413      	add	r3, r2
 80092d2:	4403      	add	r3, r0
 80092d4:	33a4      	adds	r3, #164	@ 0xa4
 80092d6:	460a      	mov	r2, r1
 80092d8:	701a      	strb	r2, [r3, #0]

	if(obj->adu.pdu.functionCode == READ_HOLDING_REGISTERS || obj->adu.pdu.functionCode == READ_INPUT_REGISTERS
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	785b      	ldrb	r3, [r3, #1]
 80092de:	2b03      	cmp	r3, #3
 80092e0:	d00b      	beq.n	80092fa <ModbusRTU_queueSerial+0x132>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	785b      	ldrb	r3, [r3, #1]
 80092e6:	2b04      	cmp	r3, #4
 80092e8:	d007      	beq.n	80092fa <ModbusRTU_queueSerial+0x132>
			|| obj->adu.pdu.functionCode == MULTIPLE_COIL_WRITE || obj->adu.pdu.functionCode == MULTIPLE_REGISTER_WRITE)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	785b      	ldrb	r3, [r3, #1]
 80092ee:	2b0f      	cmp	r3, #15
 80092f0:	d003      	beq.n	80092fa <ModbusRTU_queueSerial+0x132>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	785b      	ldrb	r3, [r3, #1]
 80092f6:	2b10      	cmp	r3, #16
 80092f8:	d123      	bne.n	8009342 <ModbusRTU_queueSerial+0x17a>
	{
		Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.numberOfRegisters >> 8) & 0xFF);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	889b      	ldrh	r3, [r3, #4]
 80092fe:	0a1b      	lsrs	r3, r3, #8
 8009300:	b29a      	uxth	r2, r3
 8009302:	4b58      	ldr	r3, [pc, #352]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 8009304:	781b      	ldrb	r3, [r3, #0]
 8009306:	461c      	mov	r4, r3
 8009308:	7dbb      	ldrb	r3, [r7, #22]
 800930a:	1c59      	adds	r1, r3, #1
 800930c:	75b9      	strb	r1, [r7, #22]
 800930e:	4618      	mov	r0, r3
 8009310:	b2d1      	uxtb	r1, r2
 8009312:	4a53      	ldr	r2, [pc, #332]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 8009314:	01a3      	lsls	r3, r4, #6
 8009316:	4413      	add	r3, r2
 8009318:	4403      	add	r3, r0
 800931a:	33a4      	adds	r3, #164	@ 0xa4
 800931c:	460a      	mov	r2, r1
 800931e:	701a      	strb	r2, [r3, #0]
		Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.numberOfRegisters & 0xFF);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	889a      	ldrh	r2, [r3, #4]
 8009324:	4b4f      	ldr	r3, [pc, #316]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 8009326:	781b      	ldrb	r3, [r3, #0]
 8009328:	461c      	mov	r4, r3
 800932a:	7dbb      	ldrb	r3, [r7, #22]
 800932c:	1c59      	adds	r1, r3, #1
 800932e:	75b9      	strb	r1, [r7, #22]
 8009330:	4618      	mov	r0, r3
 8009332:	b2d1      	uxtb	r1, r2
 8009334:	4a4a      	ldr	r2, [pc, #296]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 8009336:	01a3      	lsls	r3, r4, #6
 8009338:	4413      	add	r3, r2
 800933a:	4403      	add	r3, r0
 800933c:	33a4      	adds	r3, #164	@ 0xa4
 800933e:	460a      	mov	r2, r1
 8009340:	701a      	strb	r2, [r3, #0]
	}

	if(obj->adu.pdu.functionCode == MULTIPLE_COIL_WRITE || obj->adu.pdu.functionCode == MULTIPLE_REGISTER_WRITE ||
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	785b      	ldrb	r3, [r3, #1]
 8009346:	2b0f      	cmp	r3, #15
 8009348:	d00b      	beq.n	8009362 <ModbusRTU_queueSerial+0x19a>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	785b      	ldrb	r3, [r3, #1]
 800934e:	2b10      	cmp	r3, #16
 8009350:	d007      	beq.n	8009362 <ModbusRTU_queueSerial+0x19a>
			obj->adu.pdu.functionCode == WRITE_SINGLE_COIL_STATUS || obj->adu.pdu.functionCode == WRITE_SINGLE_REGISTER)
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	785b      	ldrb	r3, [r3, #1]
	if(obj->adu.pdu.functionCode == MULTIPLE_COIL_WRITE || obj->adu.pdu.functionCode == MULTIPLE_REGISTER_WRITE ||
 8009356:	2b05      	cmp	r3, #5
 8009358:	d003      	beq.n	8009362 <ModbusRTU_queueSerial+0x19a>
			obj->adu.pdu.functionCode == WRITE_SINGLE_COIL_STATUS || obj->adu.pdu.functionCode == WRITE_SINGLE_REGISTER)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	785b      	ldrb	r3, [r3, #1]
 800935e:	2b06      	cmp	r3, #6
 8009360:	d135      	bne.n	80093ce <ModbusRTU_queueSerial+0x206>
	{
		for (uint8_t j = 0; j < obj->adu.pdu.numberOfRegisters; j++)
 8009362:	2300      	movs	r3, #0
 8009364:	757b      	strb	r3, [r7, #21]
 8009366:	e02c      	b.n	80093c2 <ModbusRTU_queueSerial+0x1fa>
		{
			Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.writeData[j] >> 8) & 0xFF);
 8009368:	7d7b      	ldrb	r3, [r7, #21]
 800936a:	687a      	ldr	r2, [r7, #4]
 800936c:	005b      	lsls	r3, r3, #1
 800936e:	4413      	add	r3, r2
 8009370:	88db      	ldrh	r3, [r3, #6]
 8009372:	0a1b      	lsrs	r3, r3, #8
 8009374:	b29a      	uxth	r2, r3
 8009376:	4b3b      	ldr	r3, [pc, #236]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 8009378:	781b      	ldrb	r3, [r3, #0]
 800937a:	461c      	mov	r4, r3
 800937c:	7dbb      	ldrb	r3, [r7, #22]
 800937e:	1c59      	adds	r1, r3, #1
 8009380:	75b9      	strb	r1, [r7, #22]
 8009382:	4618      	mov	r0, r3
 8009384:	b2d1      	uxtb	r1, r2
 8009386:	4a36      	ldr	r2, [pc, #216]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 8009388:	01a3      	lsls	r3, r4, #6
 800938a:	4413      	add	r3, r2
 800938c:	4403      	add	r3, r0
 800938e:	33a4      	adds	r3, #164	@ 0xa4
 8009390:	460a      	mov	r2, r1
 8009392:	701a      	strb	r2, [r3, #0]
			Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.writeData[j] & 0xFF);
 8009394:	7d7b      	ldrb	r3, [r7, #21]
 8009396:	687a      	ldr	r2, [r7, #4]
 8009398:	005b      	lsls	r3, r3, #1
 800939a:	4413      	add	r3, r2
 800939c:	88da      	ldrh	r2, [r3, #6]
 800939e:	4b31      	ldr	r3, [pc, #196]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 80093a0:	781b      	ldrb	r3, [r3, #0]
 80093a2:	461c      	mov	r4, r3
 80093a4:	7dbb      	ldrb	r3, [r7, #22]
 80093a6:	1c59      	adds	r1, r3, #1
 80093a8:	75b9      	strb	r1, [r7, #22]
 80093aa:	4618      	mov	r0, r3
 80093ac:	b2d1      	uxtb	r1, r2
 80093ae:	4a2c      	ldr	r2, [pc, #176]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 80093b0:	01a3      	lsls	r3, r4, #6
 80093b2:	4413      	add	r3, r2
 80093b4:	4403      	add	r3, r0
 80093b6:	33a4      	adds	r3, #164	@ 0xa4
 80093b8:	460a      	mov	r2, r1
 80093ba:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < obj->adu.pdu.numberOfRegisters; j++)
 80093bc:	7d7b      	ldrb	r3, [r7, #21]
 80093be:	3301      	adds	r3, #1
 80093c0:	757b      	strb	r3, [r7, #21]
 80093c2:	7d7b      	ldrb	r3, [r7, #21]
 80093c4:	b29a      	uxth	r2, r3
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	889b      	ldrh	r3, [r3, #4]
 80093ca:	429a      	cmp	r2, r3
 80093cc:	d3cc      	bcc.n	8009368 <ModbusRTU_queueSerial+0x1a0>
		}
	}

	uint16_t crc = ModbusRTU_CRC((uint8_t*)Modbus_Queue.TxData[index], i);
 80093ce:	4b25      	ldr	r3, [pc, #148]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 80093d0:	781b      	ldrb	r3, [r3, #0]
 80093d2:	019b      	lsls	r3, r3, #6
 80093d4:	33a0      	adds	r3, #160	@ 0xa0
 80093d6:	4a22      	ldr	r2, [pc, #136]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 80093d8:	4413      	add	r3, r2
 80093da:	3304      	adds	r3, #4
 80093dc:	7dba      	ldrb	r2, [r7, #22]
 80093de:	4611      	mov	r1, r2
 80093e0:	4618      	mov	r0, r3
 80093e2:	f000 f9f1 	bl	80097c8 <ModbusRTU_CRC>
 80093e6:	4603      	mov	r3, r0
 80093e8:	827b      	strh	r3, [r7, #18]

	Modbus_Queue.TxData[index][i++] = (crc & 0xFF);
 80093ea:	4b1e      	ldr	r3, [pc, #120]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	461c      	mov	r4, r3
 80093f0:	7dbb      	ldrb	r3, [r7, #22]
 80093f2:	1c5a      	adds	r2, r3, #1
 80093f4:	75ba      	strb	r2, [r7, #22]
 80093f6:	4618      	mov	r0, r3
 80093f8:	8a7b      	ldrh	r3, [r7, #18]
 80093fa:	b2d9      	uxtb	r1, r3
 80093fc:	4a18      	ldr	r2, [pc, #96]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 80093fe:	01a3      	lsls	r3, r4, #6
 8009400:	4413      	add	r3, r2
 8009402:	4403      	add	r3, r0
 8009404:	33a4      	adds	r3, #164	@ 0xa4
 8009406:	460a      	mov	r2, r1
 8009408:	701a      	strb	r2, [r3, #0]
	Modbus_Queue.TxData[index][i++] = ((crc >> 8) & 0xFF);
 800940a:	8a7b      	ldrh	r3, [r7, #18]
 800940c:	0a1b      	lsrs	r3, r3, #8
 800940e:	b29a      	uxth	r2, r3
 8009410:	4b14      	ldr	r3, [pc, #80]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 8009412:	781b      	ldrb	r3, [r3, #0]
 8009414:	461c      	mov	r4, r3
 8009416:	7dbb      	ldrb	r3, [r7, #22]
 8009418:	1c59      	adds	r1, r3, #1
 800941a:	75b9      	strb	r1, [r7, #22]
 800941c:	4618      	mov	r0, r3
 800941e:	b2d1      	uxtb	r1, r2
 8009420:	4a0f      	ldr	r2, [pc, #60]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 8009422:	01a3      	lsls	r3, r4, #6
 8009424:	4413      	add	r3, r2
 8009426:	4403      	add	r3, r0
 8009428:	33a4      	adds	r3, #164	@ 0xa4
 800942a:	460a      	mov	r2, r1
 800942c:	701a      	strb	r2, [r3, #0]
	Modbus_Queue.Length[index] = i;
 800942e:	4b0d      	ldr	r3, [pc, #52]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 8009430:	781b      	ldrb	r3, [r3, #0]
 8009432:	461a      	mov	r2, r3
 8009434:	4b0a      	ldr	r3, [pc, #40]	@ (8009460 <ModbusRTU_queueSerial+0x298>)
 8009436:	4413      	add	r3, r2
 8009438:	7dba      	ldrb	r2, [r7, #22]
 800943a:	711a      	strb	r2, [r3, #4]

	index++;
 800943c:	4b09      	ldr	r3, [pc, #36]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 800943e:	781b      	ldrb	r3, [r3, #0]
 8009440:	3301      	adds	r3, #1
 8009442:	b2da      	uxtb	r2, r3
 8009444:	4b07      	ldr	r3, [pc, #28]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 8009446:	701a      	strb	r2, [r3, #0]

	if((index >= MODBUS_QUEUE_SIZE))
 8009448:	4b06      	ldr	r3, [pc, #24]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 800944a:	781b      	ldrb	r3, [r3, #0]
 800944c:	2b1f      	cmp	r3, #31
 800944e:	d904      	bls.n	800945a <ModbusRTU_queueSerial+0x292>
	{
		index = 0;
 8009450:	4b04      	ldr	r3, [pc, #16]	@ (8009464 <ModbusRTU_queueSerial+0x29c>)
 8009452:	2200      	movs	r2, #0
 8009454:	701a      	strb	r2, [r3, #0]
 8009456:	e000      	b.n	800945a <ModbusRTU_queueSerial+0x292>
			return; // change this to current index i if found to update earliest command with new information
 8009458:	bf00      	nop
	}
}
 800945a:	371c      	adds	r7, #28
 800945c:	46bd      	mov	sp, r7
 800945e:	bd90      	pop	{r4, r7, pc}
 8009460:	20000b54 	.word	0x20000b54
 8009464:	20001473 	.word	0x20001473

08009468 <ModbusRTU_TxCompleteService>:

static void ModbusRTU_TxCompleteService(const uint8_t* restrict index)
{
 8009468:	b480      	push	{r7}
 800946a:	b083      	sub	sp, #12
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
	txID = Modbus_Queue.ID[*index];
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	781b      	ldrb	r3, [r3, #0]
 8009474:	4a0a      	ldr	r2, [pc, #40]	@ (80094a0 <ModbusRTU_TxCompleteService+0x38>)
 8009476:	3308      	adds	r3, #8
 8009478:	009b      	lsls	r3, r3, #2
 800947a:	4413      	add	r3, r2
 800947c:	685b      	ldr	r3, [r3, #4]
 800947e:	4a09      	ldr	r2, [pc, #36]	@ (80094a4 <ModbusRTU_TxCompleteService+0x3c>)
 8009480:	6013      	str	r3, [r2, #0]
	RxTimeoutInterval = 0;
 8009482:	4b09      	ldr	r3, [pc, #36]	@ (80094a8 <ModbusRTU_TxCompleteService+0x40>)
 8009484:	2200      	movs	r2, #0
 8009486:	801a      	strh	r2, [r3, #0]
	txFlag = true;
 8009488:	4b08      	ldr	r3, [pc, #32]	@ (80094ac <ModbusRTU_TxCompleteService+0x44>)
 800948a:	2201      	movs	r2, #1
 800948c:	701a      	strb	r2, [r3, #0]
	rxFlag = false;
 800948e:	4b08      	ldr	r3, [pc, #32]	@ (80094b0 <ModbusRTU_TxCompleteService+0x48>)
 8009490:	2200      	movs	r2, #0
 8009492:	701a      	strb	r2, [r3, #0]
}
 8009494:	bf00      	nop
 8009496:	370c      	adds	r7, #12
 8009498:	46bd      	mov	sp, r7
 800949a:	bc80      	pop	{r7}
 800949c:	4770      	bx	lr
 800949e:	bf00      	nop
 80094a0:	20000b54 	.word	0x20000b54
 80094a4:	200013f8 	.word	0x200013f8
 80094a8:	20001402 	.word	0x20001402
 80094ac:	200013fc 	.word	0x200013fc
 80094b0:	200013fd 	.word	0x200013fd

080094b4 <ModbusRTU_RxCompleteService>:

static bool ModbusRTU_RxCompleteService(void)
{
 80094b4:	b480      	push	{r7}
 80094b6:	af00      	add	r7, sp, #0
	if((rxFlag) || (RxTimeoutInterval >= MODBUS_RX_TIMEOUT_INTERVAL))
 80094b8:	4b13      	ldr	r3, [pc, #76]	@ (8009508 <ModbusRTU_RxCompleteService+0x54>)
 80094ba:	781b      	ldrb	r3, [r3, #0]
 80094bc:	b2db      	uxtb	r3, r3
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d105      	bne.n	80094ce <ModbusRTU_RxCompleteService+0x1a>
 80094c2:	4b12      	ldr	r3, [pc, #72]	@ (800950c <ModbusRTU_RxCompleteService+0x58>)
 80094c4:	881b      	ldrh	r3, [r3, #0]
 80094c6:	b29b      	uxth	r3, r3
 80094c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80094cc:	d317      	bcc.n	80094fe <ModbusRTU_RxCompleteService+0x4a>
	{
		if(RxTimeoutInterval >= MODBUS_RX_TIMEOUT_INTERVAL)
 80094ce:	4b0f      	ldr	r3, [pc, #60]	@ (800950c <ModbusRTU_RxCompleteService+0x58>)
 80094d0:	881b      	ldrh	r3, [r3, #0]
 80094d2:	b29b      	uxth	r3, r3
 80094d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80094d8:	d307      	bcc.n	80094ea <ModbusRTU_RxCompleteService+0x36>
		{
//			memset((ADL_t*)&ADL.data,0,sizeof(ADL.data));
			RxRetryCount++;
 80094da:	4b0d      	ldr	r3, [pc, #52]	@ (8009510 <ModbusRTU_RxCompleteService+0x5c>)
 80094dc:	781b      	ldrb	r3, [r3, #0]
 80094de:	b2db      	uxtb	r3, r3
 80094e0:	3301      	adds	r3, #1
 80094e2:	b2da      	uxtb	r2, r3
 80094e4:	4b0a      	ldr	r3, [pc, #40]	@ (8009510 <ModbusRTU_RxCompleteService+0x5c>)
 80094e6:	701a      	strb	r2, [r3, #0]
 80094e8:	e007      	b.n	80094fa <ModbusRTU_RxCompleteService+0x46>
		}
		else if(rxFlag)
 80094ea:	4b07      	ldr	r3, [pc, #28]	@ (8009508 <ModbusRTU_RxCompleteService+0x54>)
 80094ec:	781b      	ldrb	r3, [r3, #0]
 80094ee:	b2db      	uxtb	r3, r3
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d002      	beq.n	80094fa <ModbusRTU_RxCompleteService+0x46>
		{
			RxRetryCount = 0;
 80094f4:	4b06      	ldr	r3, [pc, #24]	@ (8009510 <ModbusRTU_RxCompleteService+0x5c>)
 80094f6:	2200      	movs	r2, #0
 80094f8:	701a      	strb	r2, [r3, #0]
		}

		return true;
 80094fa:	2301      	movs	r3, #1
 80094fc:	e000      	b.n	8009500 <ModbusRTU_RxCompleteService+0x4c>
	}
	else
	{
		return false;
 80094fe:	2300      	movs	r3, #0
	}
}
 8009500:	4618      	mov	r0, r3
 8009502:	46bd      	mov	sp, r7
 8009504:	bc80      	pop	{r7}
 8009506:	4770      	bx	lr
 8009508:	200013fd 	.word	0x200013fd
 800950c:	20001402 	.word	0x20001402
 8009510:	20001472 	.word	0x20001472

08009514 <ModbusRTU_transmitSerial>:

void ModbusRTU_transmitSerial(void (*TransmitFunction)(uint8_t*, uint16_t))
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b082      	sub	sp, #8
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
	if(TxInterval >= MODBUS_TRANSMIT_INTERVAL)
 800951c:	4b25      	ldr	r3, [pc, #148]	@ (80095b4 <ModbusRTU_transmitSerial+0xa0>)
 800951e:	881b      	ldrh	r3, [r3, #0]
 8009520:	b29b      	uxth	r3, r3
 8009522:	2b09      	cmp	r3, #9
 8009524:	d942      	bls.n	80095ac <ModbusRTU_transmitSerial+0x98>
	{
		TxInterval = 0;
 8009526:	4b23      	ldr	r3, [pc, #140]	@ (80095b4 <ModbusRTU_transmitSerial+0xa0>)
 8009528:	2200      	movs	r2, #0
 800952a:	801a      	strh	r2, [r3, #0]
		static uint8_t instruction = 0;

		if ((Modbus_Queue.ActiveMask & (1 << instruction)) != 0x0) // check whether activation mask not zero
 800952c:	4b22      	ldr	r3, [pc, #136]	@ (80095b8 <ModbusRTU_transmitSerial+0xa4>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4a22      	ldr	r2, [pc, #136]	@ (80095bc <ModbusRTU_transmitSerial+0xa8>)
 8009532:	7812      	ldrb	r2, [r2, #0]
 8009534:	4611      	mov	r1, r2
 8009536:	2201      	movs	r2, #1
 8009538:	408a      	lsls	r2, r1
 800953a:	4013      	ands	r3, r2
 800953c:	2b00      	cmp	r3, #0
 800953e:	d035      	beq.n	80095ac <ModbusRTU_transmitSerial+0x98>
		{
			if(ModbusRTU_RxCompleteService())
 8009540:	f7ff ffb8 	bl	80094b4 <ModbusRTU_RxCompleteService>
 8009544:	4603      	mov	r3, r0
 8009546:	2b00      	cmp	r3, #0
 8009548:	d030      	beq.n	80095ac <ModbusRTU_transmitSerial+0x98>
			{
				TransmitFunction((uint8_t*)Modbus_Queue.TxData[instruction], Modbus_Queue.Length[instruction]);
 800954a:	4b1c      	ldr	r3, [pc, #112]	@ (80095bc <ModbusRTU_transmitSerial+0xa8>)
 800954c:	781b      	ldrb	r3, [r3, #0]
 800954e:	019b      	lsls	r3, r3, #6
 8009550:	33a0      	adds	r3, #160	@ 0xa0
 8009552:	4a19      	ldr	r2, [pc, #100]	@ (80095b8 <ModbusRTU_transmitSerial+0xa4>)
 8009554:	4413      	add	r3, r2
 8009556:	1d1a      	adds	r2, r3, #4
 8009558:	4b18      	ldr	r3, [pc, #96]	@ (80095bc <ModbusRTU_transmitSerial+0xa8>)
 800955a:	781b      	ldrb	r3, [r3, #0]
 800955c:	4619      	mov	r1, r3
 800955e:	4b16      	ldr	r3, [pc, #88]	@ (80095b8 <ModbusRTU_transmitSerial+0xa4>)
 8009560:	440b      	add	r3, r1
 8009562:	791b      	ldrb	r3, [r3, #4]
 8009564:	b2db      	uxtb	r3, r3
 8009566:	4619      	mov	r1, r3
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	4610      	mov	r0, r2
 800956c:	4798      	blx	r3
				Modbus_Queue.ActiveMask &= ~(1 << instruction); // reset activation for instruction
 800956e:	4b12      	ldr	r3, [pc, #72]	@ (80095b8 <ModbusRTU_transmitSerial+0xa4>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4a12      	ldr	r2, [pc, #72]	@ (80095bc <ModbusRTU_transmitSerial+0xa8>)
 8009574:	7812      	ldrb	r2, [r2, #0]
 8009576:	4611      	mov	r1, r2
 8009578:	2201      	movs	r2, #1
 800957a:	408a      	lsls	r2, r1
 800957c:	43d2      	mvns	r2, r2
 800957e:	4013      	ands	r3, r2
 8009580:	4a0d      	ldr	r2, [pc, #52]	@ (80095b8 <ModbusRTU_transmitSerial+0xa4>)
 8009582:	6013      	str	r3, [r2, #0]
				ModbusRTU_TxCompleteService(&instruction);
 8009584:	480d      	ldr	r0, [pc, #52]	@ (80095bc <ModbusRTU_transmitSerial+0xa8>)
 8009586:	f7ff ff6f 	bl	8009468 <ModbusRTU_TxCompleteService>
				instruction++; // update instruction starting point
 800958a:	4b0c      	ldr	r3, [pc, #48]	@ (80095bc <ModbusRTU_transmitSerial+0xa8>)
 800958c:	781b      	ldrb	r3, [r3, #0]
 800958e:	3301      	adds	r3, #1
 8009590:	b2da      	uxtb	r2, r3
 8009592:	4b0a      	ldr	r3, [pc, #40]	@ (80095bc <ModbusRTU_transmitSerial+0xa8>)
 8009594:	701a      	strb	r2, [r3, #0]

				if((instruction == MODBUS_QUEUE_SIZE) || (Modbus_Queue.ActiveMask == 0))
 8009596:	4b09      	ldr	r3, [pc, #36]	@ (80095bc <ModbusRTU_transmitSerial+0xa8>)
 8009598:	781b      	ldrb	r3, [r3, #0]
 800959a:	2b20      	cmp	r3, #32
 800959c:	d003      	beq.n	80095a6 <ModbusRTU_transmitSerial+0x92>
 800959e:	4b06      	ldr	r3, [pc, #24]	@ (80095b8 <ModbusRTU_transmitSerial+0xa4>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d102      	bne.n	80095ac <ModbusRTU_transmitSerial+0x98>
				{
					instruction = 0;
 80095a6:	4b05      	ldr	r3, [pc, #20]	@ (80095bc <ModbusRTU_transmitSerial+0xa8>)
 80095a8:	2200      	movs	r2, #0
 80095aa:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
}
 80095ac:	bf00      	nop
 80095ae:	3708      	adds	r7, #8
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bd80      	pop	{r7, pc}
 80095b4:	200013fe 	.word	0x200013fe
 80095b8:	20000b54 	.word	0x20000b54
 80095bc:	20001474 	.word	0x20001474

080095c0 <ModbusRTU_receiveSerial>:

#if !MODBUS_SNIFFER

void ModbusRTU_receiveSerial(const char* restrict data)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b084      	sub	sp, #16
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
	static uint8_t RxCount = 0;
	bool RxBufferFlush = false;
 80095c8:	2300      	movs	r3, #0
 80095ca:	73fb      	strb	r3, [r7, #15]
	static uint8_t length = 0;

	ModbusID_t obj = {0};
 80095cc:	2300      	movs	r3, #0
 80095ce:	60bb      	str	r3, [r7, #8]

	obj.ID.all = txID;
 80095d0:	4b75      	ldr	r3, [pc, #468]	@ (80097a8 <ModbusRTU_receiveSerial+0x1e8>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	60bb      	str	r3, [r7, #8]

    if(RxBusTimeout >= MODBUS_RX_DEAD_TIME_INTERVAL) // dead time monitor
 80095d6:	4b75      	ldr	r3, [pc, #468]	@ (80097ac <ModbusRTU_receiveSerial+0x1ec>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	2b04      	cmp	r3, #4
 80095dc:	d917      	bls.n	800960e <ModbusRTU_receiveSerial+0x4e>
    {
        if(Modbus_RxSerialState != M_RxIdle)
 80095de:	4b74      	ldr	r3, [pc, #464]	@ (80097b0 <ModbusRTU_receiveSerial+0x1f0>)
 80095e0:	781b      	ldrb	r3, [r3, #0]
 80095e2:	b2db      	uxtb	r3, r3
 80095e4:	2b01      	cmp	r3, #1
 80095e6:	d012      	beq.n	800960e <ModbusRTU_receiveSerial+0x4e>
		{
			memset((uint8_t*) RxBuffer, 0,
 80095e8:	2264      	movs	r2, #100	@ 0x64
 80095ea:	2100      	movs	r1, #0
 80095ec:	4871      	ldr	r0, [pc, #452]	@ (80097b4 <ModbusRTU_receiveSerial+0x1f4>)
 80095ee:	f006 f9af 	bl	800f950 <memset>
					(sizeof(RxBuffer) / sizeof(RxBuffer[0])));
			RxBufferPos = 0;
 80095f2:	4b71      	ldr	r3, [pc, #452]	@ (80097b8 <ModbusRTU_receiveSerial+0x1f8>)
 80095f4:	2200      	movs	r2, #0
 80095f6:	701a      	strb	r2, [r3, #0]
			length = 0;
 80095f8:	4b70      	ldr	r3, [pc, #448]	@ (80097bc <ModbusRTU_receiveSerial+0x1fc>)
 80095fa:	2200      	movs	r2, #0
 80095fc:	701a      	strb	r2, [r3, #0]
			Modbus_RxSerialState = M_RxSoF;
 80095fe:	4b6c      	ldr	r3, [pc, #432]	@ (80097b0 <ModbusRTU_receiveSerial+0x1f0>)
 8009600:	2202      	movs	r2, #2
 8009602:	701a      	strb	r2, [r3, #0]
			RxBufferFlush = false;
 8009604:	2300      	movs	r3, #0
 8009606:	73fb      	strb	r3, [r7, #15]
			RxCount = 0;
 8009608:	4b6d      	ldr	r3, [pc, #436]	@ (80097c0 <ModbusRTU_receiveSerial+0x200>)
 800960a:	2200      	movs	r2, #0
 800960c:	701a      	strb	r2, [r3, #0]
		}
    }

    RxBusTimeout = 0;
 800960e:	4b67      	ldr	r3, [pc, #412]	@ (80097ac <ModbusRTU_receiveSerial+0x1ec>)
 8009610:	2200      	movs	r2, #0
 8009612:	601a      	str	r2, [r3, #0]

	switch(Modbus_RxSerialState)
 8009614:	4b66      	ldr	r3, [pc, #408]	@ (80097b0 <ModbusRTU_receiveSerial+0x1f0>)
 8009616:	781b      	ldrb	r3, [r3, #0]
 8009618:	b2db      	uxtb	r3, r3
 800961a:	2b04      	cmp	r3, #4
 800961c:	f200 809f 	bhi.w	800975e <ModbusRTU_receiveSerial+0x19e>
 8009620:	a201      	add	r2, pc, #4	@ (adr r2, 8009628 <ModbusRTU_receiveSerial+0x68>)
 8009622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009626:	bf00      	nop
 8009628:	0800975f 	.word	0x0800975f
 800962c:	0800963d 	.word	0x0800963d
 8009630:	08009645 	.word	0x08009645
 8009634:	080096e3 	.word	0x080096e3
 8009638:	0800971b 	.word	0x0800971b
	{
		case M_RxError:
			break;

		case M_RxIdle:
			RxCount = 0;
 800963c:	4b60      	ldr	r3, [pc, #384]	@ (80097c0 <ModbusRTU_receiveSerial+0x200>)
 800963e:	2200      	movs	r2, #0
 8009640:	701a      	strb	r2, [r3, #0]
			break;
 8009642:	e091      	b.n	8009768 <ModbusRTU_receiveSerial+0x1a8>

		case M_RxSoF: 									// Start of Frame
			if((*data == obj.ID.bits.slaveAddress) && (RxCount == 0))
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	781a      	ldrb	r2, [r3, #0]
 8009648:	7a3b      	ldrb	r3, [r7, #8]
 800964a:	429a      	cmp	r2, r3
 800964c:	d110      	bne.n	8009670 <ModbusRTU_receiveSerial+0xb0>
 800964e:	4b5c      	ldr	r3, [pc, #368]	@ (80097c0 <ModbusRTU_receiveSerial+0x200>)
 8009650:	781b      	ldrb	r3, [r3, #0]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d10c      	bne.n	8009670 <ModbusRTU_receiveSerial+0xb0>
			{
				RxBuffer[RxBufferPos++] = *data;
 8009656:	4b58      	ldr	r3, [pc, #352]	@ (80097b8 <ModbusRTU_receiveSerial+0x1f8>)
 8009658:	781b      	ldrb	r3, [r3, #0]
 800965a:	b2db      	uxtb	r3, r3
 800965c:	1c5a      	adds	r2, r3, #1
 800965e:	b2d1      	uxtb	r1, r2
 8009660:	4a55      	ldr	r2, [pc, #340]	@ (80097b8 <ModbusRTU_receiveSerial+0x1f8>)
 8009662:	7011      	strb	r1, [r2, #0]
 8009664:	461a      	mov	r2, r3
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	7819      	ldrb	r1, [r3, #0]
 800966a:	4b52      	ldr	r3, [pc, #328]	@ (80097b4 <ModbusRTU_receiveSerial+0x1f4>)
 800966c:	5499      	strb	r1, [r3, r2]
 800966e:	e037      	b.n	80096e0 <ModbusRTU_receiveSerial+0x120>
			}
			else if((*data == obj.ID.bits.functionCode) && (RxCount == 1))
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	781a      	ldrb	r2, [r3, #0]
 8009674:	7a7b      	ldrb	r3, [r7, #9]
 8009676:	429a      	cmp	r2, r3
 8009678:	d110      	bne.n	800969c <ModbusRTU_receiveSerial+0xdc>
 800967a:	4b51      	ldr	r3, [pc, #324]	@ (80097c0 <ModbusRTU_receiveSerial+0x200>)
 800967c:	781b      	ldrb	r3, [r3, #0]
 800967e:	2b01      	cmp	r3, #1
 8009680:	d10c      	bne.n	800969c <ModbusRTU_receiveSerial+0xdc>
			{
				RxBuffer[RxBufferPos++] = *data;
 8009682:	4b4d      	ldr	r3, [pc, #308]	@ (80097b8 <ModbusRTU_receiveSerial+0x1f8>)
 8009684:	781b      	ldrb	r3, [r3, #0]
 8009686:	b2db      	uxtb	r3, r3
 8009688:	1c5a      	adds	r2, r3, #1
 800968a:	b2d1      	uxtb	r1, r2
 800968c:	4a4a      	ldr	r2, [pc, #296]	@ (80097b8 <ModbusRTU_receiveSerial+0x1f8>)
 800968e:	7011      	strb	r1, [r2, #0]
 8009690:	461a      	mov	r2, r3
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	7819      	ldrb	r1, [r3, #0]
 8009696:	4b47      	ldr	r3, [pc, #284]	@ (80097b4 <ModbusRTU_receiveSerial+0x1f4>)
 8009698:	5499      	strb	r1, [r3, r2]
 800969a:	e021      	b.n	80096e0 <ModbusRTU_receiveSerial+0x120>
			}
			else if((*data < 100) && (RxCount == 2)) // 100 = (sizeof(RxBuffer)/sizeof(uint8_t))
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	781b      	ldrb	r3, [r3, #0]
 80096a0:	2b63      	cmp	r3, #99	@ 0x63
 80096a2:	d81a      	bhi.n	80096da <ModbusRTU_receiveSerial+0x11a>
 80096a4:	4b46      	ldr	r3, [pc, #280]	@ (80097c0 <ModbusRTU_receiveSerial+0x200>)
 80096a6:	781b      	ldrb	r3, [r3, #0]
 80096a8:	2b02      	cmp	r3, #2
 80096aa:	d116      	bne.n	80096da <ModbusRTU_receiveSerial+0x11a>
			{
				RxBuffer[RxBufferPos++] = *data;
 80096ac:	4b42      	ldr	r3, [pc, #264]	@ (80097b8 <ModbusRTU_receiveSerial+0x1f8>)
 80096ae:	781b      	ldrb	r3, [r3, #0]
 80096b0:	b2db      	uxtb	r3, r3
 80096b2:	1c5a      	adds	r2, r3, #1
 80096b4:	b2d1      	uxtb	r1, r2
 80096b6:	4a40      	ldr	r2, [pc, #256]	@ (80097b8 <ModbusRTU_receiveSerial+0x1f8>)
 80096b8:	7011      	strb	r1, [r2, #0]
 80096ba:	461a      	mov	r2, r3
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	7819      	ldrb	r1, [r3, #0]
 80096c0:	4b3c      	ldr	r3, [pc, #240]	@ (80097b4 <ModbusRTU_receiveSerial+0x1f4>)
 80096c2:	5499      	strb	r1, [r3, r2]
				length = (2 + RxBuffer[2]); // slave address + function code + number of registers + data
 80096c4:	4b3b      	ldr	r3, [pc, #236]	@ (80097b4 <ModbusRTU_receiveSerial+0x1f4>)
 80096c6:	789b      	ldrb	r3, [r3, #2]
 80096c8:	b2db      	uxtb	r3, r3
 80096ca:	3302      	adds	r3, #2
 80096cc:	b2da      	uxtb	r2, r3
 80096ce:	4b3b      	ldr	r3, [pc, #236]	@ (80097bc <ModbusRTU_receiveSerial+0x1fc>)
 80096d0:	701a      	strb	r2, [r3, #0]
				Modbus_RxSerialState = M_RxData;
 80096d2:	4b37      	ldr	r3, [pc, #220]	@ (80097b0 <ModbusRTU_receiveSerial+0x1f0>)
 80096d4:	2203      	movs	r2, #3
 80096d6:	701a      	strb	r2, [r3, #0]
 80096d8:	e002      	b.n	80096e0 <ModbusRTU_receiveSerial+0x120>
			}
			else
			{
				RxBufferFlush = true;
 80096da:	2301      	movs	r3, #1
 80096dc:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80096de:	e043      	b.n	8009768 <ModbusRTU_receiveSerial+0x1a8>
 80096e0:	e042      	b.n	8009768 <ModbusRTU_receiveSerial+0x1a8>

		case M_RxData:
			RxBuffer[RxBufferPos++] = *data;
 80096e2:	4b35      	ldr	r3, [pc, #212]	@ (80097b8 <ModbusRTU_receiveSerial+0x1f8>)
 80096e4:	781b      	ldrb	r3, [r3, #0]
 80096e6:	b2db      	uxtb	r3, r3
 80096e8:	1c5a      	adds	r2, r3, #1
 80096ea:	b2d1      	uxtb	r1, r2
 80096ec:	4a32      	ldr	r2, [pc, #200]	@ (80097b8 <ModbusRTU_receiveSerial+0x1f8>)
 80096ee:	7011      	strb	r1, [r2, #0]
 80096f0:	461a      	mov	r2, r3
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	7819      	ldrb	r1, [r3, #0]
 80096f6:	4b2f      	ldr	r3, [pc, #188]	@ (80097b4 <ModbusRTU_receiveSerial+0x1f4>)
 80096f8:	5499      	strb	r1, [r3, r2]

			if(RxCount >= length)
 80096fa:	4b31      	ldr	r3, [pc, #196]	@ (80097c0 <ModbusRTU_receiveSerial+0x200>)
 80096fc:	781a      	ldrb	r2, [r3, #0]
 80096fe:	4b2f      	ldr	r3, [pc, #188]	@ (80097bc <ModbusRTU_receiveSerial+0x1fc>)
 8009700:	781b      	ldrb	r3, [r3, #0]
 8009702:	429a      	cmp	r2, r3
 8009704:	d32d      	bcc.n	8009762 <ModbusRTU_receiveSerial+0x1a2>
			{
				length += 2; // add CRC bytes
 8009706:	4b2d      	ldr	r3, [pc, #180]	@ (80097bc <ModbusRTU_receiveSerial+0x1fc>)
 8009708:	781b      	ldrb	r3, [r3, #0]
 800970a:	3302      	adds	r3, #2
 800970c:	b2da      	uxtb	r2, r3
 800970e:	4b2b      	ldr	r3, [pc, #172]	@ (80097bc <ModbusRTU_receiveSerial+0x1fc>)
 8009710:	701a      	strb	r2, [r3, #0]
				Modbus_RxSerialState = M_RxEoF;
 8009712:	4b27      	ldr	r3, [pc, #156]	@ (80097b0 <ModbusRTU_receiveSerial+0x1f0>)
 8009714:	2204      	movs	r2, #4
 8009716:	701a      	strb	r2, [r3, #0]
			}
			break;
 8009718:	e023      	b.n	8009762 <ModbusRTU_receiveSerial+0x1a2>

		case M_RxEoF:										// End of Frame
			RxBuffer[RxBufferPos++] = *data;
 800971a:	4b27      	ldr	r3, [pc, #156]	@ (80097b8 <ModbusRTU_receiveSerial+0x1f8>)
 800971c:	781b      	ldrb	r3, [r3, #0]
 800971e:	b2db      	uxtb	r3, r3
 8009720:	1c5a      	adds	r2, r3, #1
 8009722:	b2d1      	uxtb	r1, r2
 8009724:	4a24      	ldr	r2, [pc, #144]	@ (80097b8 <ModbusRTU_receiveSerial+0x1f8>)
 8009726:	7011      	strb	r1, [r2, #0]
 8009728:	461a      	mov	r2, r3
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	7819      	ldrb	r1, [r3, #0]
 800972e:	4b21      	ldr	r3, [pc, #132]	@ (80097b4 <ModbusRTU_receiveSerial+0x1f4>)
 8009730:	5499      	strb	r1, [r3, r2]

			if(RxCount == length)
 8009732:	4b23      	ldr	r3, [pc, #140]	@ (80097c0 <ModbusRTU_receiveSerial+0x200>)
 8009734:	781a      	ldrb	r2, [r3, #0]
 8009736:	4b21      	ldr	r3, [pc, #132]	@ (80097bc <ModbusRTU_receiveSerial+0x1fc>)
 8009738:	781b      	ldrb	r3, [r3, #0]
 800973a:	429a      	cmp	r2, r3
 800973c:	d106      	bne.n	800974c <ModbusRTU_receiveSerial+0x18c>
			{
				RxPcktCpltFlag = true;
 800973e:	4b21      	ldr	r3, [pc, #132]	@ (80097c4 <ModbusRTU_receiveSerial+0x204>)
 8009740:	2201      	movs	r2, #1
 8009742:	701a      	strb	r2, [r3, #0]
				Modbus_RxSerialState = M_RxIdle;
 8009744:	4b1a      	ldr	r3, [pc, #104]	@ (80097b0 <ModbusRTU_receiveSerial+0x1f0>)
 8009746:	2201      	movs	r2, #1
 8009748:	701a      	strb	r2, [r3, #0]
			}
			else if(RxCount > length)
			{
				RxBufferFlush = true;
			}
			break;
 800974a:	e00c      	b.n	8009766 <ModbusRTU_receiveSerial+0x1a6>
			else if(RxCount > length)
 800974c:	4b1c      	ldr	r3, [pc, #112]	@ (80097c0 <ModbusRTU_receiveSerial+0x200>)
 800974e:	781a      	ldrb	r2, [r3, #0]
 8009750:	4b1a      	ldr	r3, [pc, #104]	@ (80097bc <ModbusRTU_receiveSerial+0x1fc>)
 8009752:	781b      	ldrb	r3, [r3, #0]
 8009754:	429a      	cmp	r2, r3
 8009756:	d906      	bls.n	8009766 <ModbusRTU_receiveSerial+0x1a6>
				RxBufferFlush = true;
 8009758:	2301      	movs	r3, #1
 800975a:	73fb      	strb	r3, [r7, #15]
			break;
 800975c:	e003      	b.n	8009766 <ModbusRTU_receiveSerial+0x1a6>

		default:
			break;
 800975e:	bf00      	nop
 8009760:	e002      	b.n	8009768 <ModbusRTU_receiveSerial+0x1a8>
			break;
 8009762:	bf00      	nop
 8009764:	e000      	b.n	8009768 <ModbusRTU_receiveSerial+0x1a8>
			break;
 8009766:	bf00      	nop
	}

	RxCount++;
 8009768:	4b15      	ldr	r3, [pc, #84]	@ (80097c0 <ModbusRTU_receiveSerial+0x200>)
 800976a:	781b      	ldrb	r3, [r3, #0]
 800976c:	3301      	adds	r3, #1
 800976e:	b2da      	uxtb	r2, r3
 8009770:	4b13      	ldr	r3, [pc, #76]	@ (80097c0 <ModbusRTU_receiveSerial+0x200>)
 8009772:	701a      	strb	r2, [r3, #0]

	if(RxBufferFlush)
 8009774:	7bfb      	ldrb	r3, [r7, #15]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d012      	beq.n	80097a0 <ModbusRTU_receiveSerial+0x1e0>
	{
		memset((uint8_t*)RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 800977a:	2264      	movs	r2, #100	@ 0x64
 800977c:	2100      	movs	r1, #0
 800977e:	480d      	ldr	r0, [pc, #52]	@ (80097b4 <ModbusRTU_receiveSerial+0x1f4>)
 8009780:	f006 f8e6 	bl	800f950 <memset>
		RxBufferPos = 0;
 8009784:	4b0c      	ldr	r3, [pc, #48]	@ (80097b8 <ModbusRTU_receiveSerial+0x1f8>)
 8009786:	2200      	movs	r2, #0
 8009788:	701a      	strb	r2, [r3, #0]
		Modbus_RxSerialState = M_RxSoF;
 800978a:	4b09      	ldr	r3, [pc, #36]	@ (80097b0 <ModbusRTU_receiveSerial+0x1f0>)
 800978c:	2202      	movs	r2, #2
 800978e:	701a      	strb	r2, [r3, #0]
		RxBufferFlush = false;
 8009790:	2300      	movs	r3, #0
 8009792:	73fb      	strb	r3, [r7, #15]
		RxCount = 0;
 8009794:	4b0a      	ldr	r3, [pc, #40]	@ (80097c0 <ModbusRTU_receiveSerial+0x200>)
 8009796:	2200      	movs	r2, #0
 8009798:	701a      	strb	r2, [r3, #0]
		length = 0;
 800979a:	4b08      	ldr	r3, [pc, #32]	@ (80097bc <ModbusRTU_receiveSerial+0x1fc>)
 800979c:	2200      	movs	r2, #0
 800979e:	701a      	strb	r2, [r3, #0]
	}
}
 80097a0:	bf00      	nop
 80097a2:	3710      	adds	r7, #16
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bd80      	pop	{r7, pc}
 80097a8:	200013f8 	.word	0x200013f8
 80097ac:	20001408 	.word	0x20001408
 80097b0:	2000000c 	.word	0x2000000c
 80097b4:	2000140c 	.word	0x2000140c
 80097b8:	20001470 	.word	0x20001470
 80097bc:	20001475 	.word	0x20001475
 80097c0:	20001476 	.word	0x20001476
 80097c4:	20001471 	.word	0x20001471

080097c8 <ModbusRTU_CRC>:
 *----------------------------------------------------------------------------*/

#ifndef INC_TABLES_H_

static uint16_t ModbusRTU_CRC(const uint8_t *data, size_t length)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b085      	sub	sp, #20
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0xFFFF;
 80097d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80097d6:	81fb      	strh	r3, [r7, #14]

    while (length--)
 80097d8:	e01f      	b.n	800981a <ModbusRTU_CRC+0x52>
    {
        crc ^= *data++;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	1c5a      	adds	r2, r3, #1
 80097de:	607a      	str	r2, [r7, #4]
 80097e0:	781b      	ldrb	r3, [r3, #0]
 80097e2:	461a      	mov	r2, r3
 80097e4:	89fb      	ldrh	r3, [r7, #14]
 80097e6:	4053      	eors	r3, r2
 80097e8:	81fb      	strh	r3, [r7, #14]

        for (int i = 0; i < 8; ++i)
 80097ea:	2300      	movs	r3, #0
 80097ec:	60bb      	str	r3, [r7, #8]
 80097ee:	e011      	b.n	8009814 <ModbusRTU_CRC+0x4c>
        {
            if (crc & 0x0001)
 80097f0:	89fb      	ldrh	r3, [r7, #14]
 80097f2:	f003 0301 	and.w	r3, r3, #1
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d006      	beq.n	8009808 <ModbusRTU_CRC+0x40>
                crc = (crc >> 1) ^ 0xA001;
 80097fa:	89fb      	ldrh	r3, [r7, #14]
 80097fc:	085b      	lsrs	r3, r3, #1
 80097fe:	b29a      	uxth	r2, r3
 8009800:	4b0b      	ldr	r3, [pc, #44]	@ (8009830 <ModbusRTU_CRC+0x68>)
 8009802:	4053      	eors	r3, r2
 8009804:	81fb      	strh	r3, [r7, #14]
 8009806:	e002      	b.n	800980e <ModbusRTU_CRC+0x46>
            else
                crc >>= 1;
 8009808:	89fb      	ldrh	r3, [r7, #14]
 800980a:	085b      	lsrs	r3, r3, #1
 800980c:	81fb      	strh	r3, [r7, #14]
        for (int i = 0; i < 8; ++i)
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	3301      	adds	r3, #1
 8009812:	60bb      	str	r3, [r7, #8]
 8009814:	68bb      	ldr	r3, [r7, #8]
 8009816:	2b07      	cmp	r3, #7
 8009818:	ddea      	ble.n	80097f0 <ModbusRTU_CRC+0x28>
    while (length--)
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	1e5a      	subs	r2, r3, #1
 800981e:	603a      	str	r2, [r7, #0]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d1da      	bne.n	80097da <ModbusRTU_CRC+0x12>
        }
    }
    return crc;
 8009824:	89fb      	ldrh	r3, [r7, #14]
}
 8009826:	4618      	mov	r0, r3
 8009828:	3714      	adds	r7, #20
 800982a:	46bd      	mov	sp, r7
 800982c:	bc80      	pop	{r7}
 800982e:	4770      	bx	lr
 8009830:	ffffa001 	.word	0xffffa001

08009834 <ModbusRTU_checksum>:

#endif


static bool ModbusRTU_checksum(const uint8_t* restrict data, uint8_t length)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b084      	sub	sp, #16
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
 800983c:	460b      	mov	r3, r1
 800983e:	70fb      	strb	r3, [r7, #3]
	uint16_t crc_calc = ModbusRTU_CRC(data, (length - 2));
 8009840:	78fb      	ldrb	r3, [r7, #3]
 8009842:	3b02      	subs	r3, #2
 8009844:	4619      	mov	r1, r3
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f7ff ffbe 	bl	80097c8 <ModbusRTU_CRC>
 800984c:	4603      	mov	r3, r0
 800984e:	81fb      	strh	r3, [r7, #14]
	uint16_t crc_rx = (data[length - 1] << 8) | (data[length - 2]);
 8009850:	78fb      	ldrb	r3, [r7, #3]
 8009852:	3b01      	subs	r3, #1
 8009854:	687a      	ldr	r2, [r7, #4]
 8009856:	4413      	add	r3, r2
 8009858:	781b      	ldrb	r3, [r3, #0]
 800985a:	b21b      	sxth	r3, r3
 800985c:	021b      	lsls	r3, r3, #8
 800985e:	b21a      	sxth	r2, r3
 8009860:	78fb      	ldrb	r3, [r7, #3]
 8009862:	3b02      	subs	r3, #2
 8009864:	6879      	ldr	r1, [r7, #4]
 8009866:	440b      	add	r3, r1
 8009868:	781b      	ldrb	r3, [r3, #0]
 800986a:	b21b      	sxth	r3, r3
 800986c:	4313      	orrs	r3, r2
 800986e:	b21b      	sxth	r3, r3
 8009870:	81bb      	strh	r3, [r7, #12]
	if (crc_calc == crc_rx && crc_calc != 0 && crc_rx != 0)
 8009872:	89fa      	ldrh	r2, [r7, #14]
 8009874:	89bb      	ldrh	r3, [r7, #12]
 8009876:	429a      	cmp	r2, r3
 8009878:	d107      	bne.n	800988a <ModbusRTU_checksum+0x56>
 800987a:	89fb      	ldrh	r3, [r7, #14]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d004      	beq.n	800988a <ModbusRTU_checksum+0x56>
 8009880:	89bb      	ldrh	r3, [r7, #12]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d001      	beq.n	800988a <ModbusRTU_checksum+0x56>
	{
		return true;
 8009886:	2301      	movs	r3, #1
 8009888:	e00c      	b.n	80098a4 <ModbusRTU_checksum+0x70>
	}
	else if (crc_calc != crc_rx && crc_calc != 0 && crc_rx != 0)
 800988a:	89fa      	ldrh	r2, [r7, #14]
 800988c:	89bb      	ldrh	r3, [r7, #12]
 800988e:	429a      	cmp	r2, r3
 8009890:	d007      	beq.n	80098a2 <ModbusRTU_checksum+0x6e>
 8009892:	89fb      	ldrh	r3, [r7, #14]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d004      	beq.n	80098a2 <ModbusRTU_checksum+0x6e>
 8009898:	89bb      	ldrh	r3, [r7, #12]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d001      	beq.n	80098a2 <ModbusRTU_checksum+0x6e>
	{
		return false;
 800989e:	2300      	movs	r3, #0
 80098a0:	e000      	b.n	80098a4 <ModbusRTU_checksum+0x70>
	}
	else
	{
		return false;
 80098a2:	2300      	movs	r3, #0
	}
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3710      	adds	r7, #16
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}

080098ac <ModbusRTU_getData>:

static void ModbusRTU_getData(void)
{
 80098ac:	b590      	push	{r4, r7, lr}
 80098ae:	b085      	sub	sp, #20
 80098b0:	af00      	add	r7, sp, #0
	uint16_t result16 = 0;
 80098b2:	2300      	movs	r3, #0
 80098b4:	81fb      	strh	r3, [r7, #14]
	uint32_t result32 = 0;
 80098b6:	2300      	movs	r3, #0
 80098b8:	60bb      	str	r3, [r7, #8]

	ModbusID_t objID = {0};
 80098ba:	2300      	movs	r3, #0
 80098bc:	607b      	str	r3, [r7, #4]

	if(RxPcktCpltFlag)
 80098be:	4b36      	ldr	r3, [pc, #216]	@ (8009998 <ModbusRTU_getData+0xec>)
 80098c0:	781b      	ldrb	r3, [r3, #0]
 80098c2:	b2db      	uxtb	r3, r3
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d062      	beq.n	800998e <ModbusRTU_getData+0xe2>
	{
		RxPcktCpltFlag = false;
 80098c8:	4b33      	ldr	r3, [pc, #204]	@ (8009998 <ModbusRTU_getData+0xec>)
 80098ca:	2200      	movs	r2, #0
 80098cc:	701a      	strb	r2, [r3, #0]

		if(ModbusRTU_checksum((uint8_t*)RxBuffer, RxBufferPos))
 80098ce:	4b33      	ldr	r3, [pc, #204]	@ (800999c <ModbusRTU_getData+0xf0>)
 80098d0:	781b      	ldrb	r3, [r3, #0]
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	4619      	mov	r1, r3
 80098d6:	4832      	ldr	r0, [pc, #200]	@ (80099a0 <ModbusRTU_getData+0xf4>)
 80098d8:	f7ff ffac 	bl	8009834 <ModbusRTU_checksum>
 80098dc:	4603      	mov	r3, r0
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d04a      	beq.n	8009978 <ModbusRTU_getData+0xcc>
		{
//			result16 = 0;
//			result32 = 0;

			if(RxBuffer[2] == 2)
 80098e2:	4b2f      	ldr	r3, [pc, #188]	@ (80099a0 <ModbusRTU_getData+0xf4>)
 80098e4:	789b      	ldrb	r3, [r3, #2]
 80098e6:	b2db      	uxtb	r3, r3
 80098e8:	2b02      	cmp	r3, #2
 80098ea:	d10b      	bne.n	8009904 <ModbusRTU_getData+0x58>
			{
				result16 = ((uint16_t)(RxBuffer[3] << 8) | ((uint16_t)RxBuffer[4]));
 80098ec:	4b2c      	ldr	r3, [pc, #176]	@ (80099a0 <ModbusRTU_getData+0xf4>)
 80098ee:	78db      	ldrb	r3, [r3, #3]
 80098f0:	b2db      	uxtb	r3, r3
 80098f2:	021b      	lsls	r3, r3, #8
 80098f4:	b29b      	uxth	r3, r3
 80098f6:	4a2a      	ldr	r2, [pc, #168]	@ (80099a0 <ModbusRTU_getData+0xf4>)
 80098f8:	7912      	ldrb	r2, [r2, #4]
 80098fa:	b2d2      	uxtb	r2, r2
 80098fc:	4313      	orrs	r3, r2
 80098fe:	b29b      	uxth	r3, r3
 8009900:	81fb      	strh	r3, [r7, #14]
 8009902:	e017      	b.n	8009934 <ModbusRTU_getData+0x88>
			}
			else if(RxBuffer[2] == 4)
 8009904:	4b26      	ldr	r3, [pc, #152]	@ (80099a0 <ModbusRTU_getData+0xf4>)
 8009906:	789b      	ldrb	r3, [r3, #2]
 8009908:	b2db      	uxtb	r3, r3
 800990a:	2b04      	cmp	r3, #4
 800990c:	d112      	bne.n	8009934 <ModbusRTU_getData+0x88>
			{
				result32 = ((uint32_t)(RxBuffer[3] << 24) | ((uint32_t)RxBuffer[4] << 16) | ((uint32_t)RxBuffer[5] << 8) | ((uint32_t)RxBuffer[6]));
 800990e:	4b24      	ldr	r3, [pc, #144]	@ (80099a0 <ModbusRTU_getData+0xf4>)
 8009910:	78db      	ldrb	r3, [r3, #3]
 8009912:	b2db      	uxtb	r3, r3
 8009914:	061a      	lsls	r2, r3, #24
 8009916:	4b22      	ldr	r3, [pc, #136]	@ (80099a0 <ModbusRTU_getData+0xf4>)
 8009918:	791b      	ldrb	r3, [r3, #4]
 800991a:	b2db      	uxtb	r3, r3
 800991c:	041b      	lsls	r3, r3, #16
 800991e:	431a      	orrs	r2, r3
 8009920:	4b1f      	ldr	r3, [pc, #124]	@ (80099a0 <ModbusRTU_getData+0xf4>)
 8009922:	795b      	ldrb	r3, [r3, #5]
 8009924:	b2db      	uxtb	r3, r3
 8009926:	021b      	lsls	r3, r3, #8
 8009928:	4313      	orrs	r3, r2
 800992a:	4a1d      	ldr	r2, [pc, #116]	@ (80099a0 <ModbusRTU_getData+0xf4>)
 800992c:	7992      	ldrb	r2, [r2, #6]
 800992e:	b2d2      	uxtb	r2, r2
 8009930:	4313      	orrs	r3, r2
 8009932:	60bb      	str	r3, [r7, #8]
			}

			objID.ID.all = txID;
 8009934:	4b1b      	ldr	r3, [pc, #108]	@ (80099a4 <ModbusRTU_getData+0xf8>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	607b      	str	r3, [r7, #4]

			if((objID.ID.bits.slaveAddress == RxBuffer[0]))
 800993a:	793a      	ldrb	r2, [r7, #4]
 800993c:	4b18      	ldr	r3, [pc, #96]	@ (80099a0 <ModbusRTU_getData+0xf4>)
 800993e:	781b      	ldrb	r3, [r3, #0]
 8009940:	b2db      	uxtb	r3, r3
 8009942:	429a      	cmp	r2, r3
 8009944:	d109      	bne.n	800995a <ModbusRTU_getData+0xae>
			{
				adl_getData(&objID.ID.bits.slaveAddress, &objID.ID.bits.startAddress, &result16, &result32);
 8009946:	f107 0408 	add.w	r4, r7, #8
 800994a:	f107 020e 	add.w	r2, r7, #14
 800994e:	1d3b      	adds	r3, r7, #4
 8009950:	1c99      	adds	r1, r3, #2
 8009952:	1d38      	adds	r0, r7, #4
 8009954:	4623      	mov	r3, r4
 8009956:	f7ff fa6f 	bl	8008e38 <adl_getData>
//				imd_getData(&objID.ID.bits.slaveAddress, &objID.ID.bits.startAddress, &result16, &result32);
			}

			memset((uint8_t*)RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 800995a:	2264      	movs	r2, #100	@ 0x64
 800995c:	2100      	movs	r1, #0
 800995e:	4810      	ldr	r0, [pc, #64]	@ (80099a0 <ModbusRTU_getData+0xf4>)
 8009960:	f005 fff6 	bl	800f950 <memset>
			RxBufferPos = 0;
 8009964:	4b0d      	ldr	r3, [pc, #52]	@ (800999c <ModbusRTU_getData+0xf0>)
 8009966:	2200      	movs	r2, #0
 8009968:	701a      	strb	r2, [r3, #0]
			Modbus_RxSerialState = M_RxSoF;
 800996a:	4b0f      	ldr	r3, [pc, #60]	@ (80099a8 <ModbusRTU_getData+0xfc>)
 800996c:	2202      	movs	r2, #2
 800996e:	701a      	strb	r2, [r3, #0]
			rxFlag = true;
 8009970:	4b0e      	ldr	r3, [pc, #56]	@ (80099ac <ModbusRTU_getData+0x100>)
 8009972:	2201      	movs	r2, #1
 8009974:	701a      	strb	r2, [r3, #0]
			memset((uint8_t*)RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
			RxBufferPos = 0;
			Modbus_RxSerialState = M_RxSoF;
		}
	}
}
 8009976:	e00a      	b.n	800998e <ModbusRTU_getData+0xe2>
			memset((uint8_t*)RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 8009978:	2264      	movs	r2, #100	@ 0x64
 800997a:	2100      	movs	r1, #0
 800997c:	4808      	ldr	r0, [pc, #32]	@ (80099a0 <ModbusRTU_getData+0xf4>)
 800997e:	f005 ffe7 	bl	800f950 <memset>
			RxBufferPos = 0;
 8009982:	4b06      	ldr	r3, [pc, #24]	@ (800999c <ModbusRTU_getData+0xf0>)
 8009984:	2200      	movs	r2, #0
 8009986:	701a      	strb	r2, [r3, #0]
			Modbus_RxSerialState = M_RxSoF;
 8009988:	4b07      	ldr	r3, [pc, #28]	@ (80099a8 <ModbusRTU_getData+0xfc>)
 800998a:	2202      	movs	r2, #2
 800998c:	701a      	strb	r2, [r3, #0]
}
 800998e:	bf00      	nop
 8009990:	3714      	adds	r7, #20
 8009992:	46bd      	mov	sp, r7
 8009994:	bd90      	pop	{r4, r7, pc}
 8009996:	bf00      	nop
 8009998:	20001471 	.word	0x20001471
 800999c:	20001470 	.word	0x20001470
 80099a0:	2000140c 	.word	0x2000140c
 80099a4:	200013f8 	.word	0x200013f8
 80099a8:	2000000c 	.word	0x2000000c
 80099ac:	200013fd 	.word	0x200013fd

080099b0 <ModbusRTU_Init>:
	}
}


void ModbusRTU_Init(void)
{
 80099b0:	b480      	push	{r7}
 80099b2:	af00      	add	r7, sp, #0
	ADL.slaveAddress = ADL_SLAVE_ADDRESS;
 80099b4:	4b03      	ldr	r3, [pc, #12]	@ (80099c4 <ModbusRTU_Init+0x14>)
 80099b6:	2201      	movs	r2, #1
 80099b8:	701a      	strb	r2, [r3, #0]
//	IMD1.slaveAddress = IMD1_SLAVE_ADDRESS;
//	IMD1.insulationMonitoringControl = IMD_ENABLE_DC1;
//	IMD2.slaveAddress = IMD2_SLAVE_ADDRESS;
//	IMD2.insulationMonitoringControl = IMD_ENABLE_DC2;
}
 80099ba:	bf00      	nop
 80099bc:	46bd      	mov	sp, r7
 80099be:	bc80      	pop	{r7}
 80099c0:	4770      	bx	lr
 80099c2:	bf00      	nop
 80099c4:	20000b20 	.word	0x20000b20

080099c8 <ModbusRTU_functions>:

void ModbusRTU_functions(void)
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	af00      	add	r7, sp, #0
	ModbusRTU_getData();
 80099cc:	f7ff ff6e 	bl	80098ac <ModbusRTU_getData>
#endif

#if !MODBUS_SNIFFER

#if ADL_ENABLE
	if(!Modbus_Queue.ActiveMask && TxCycleInterval >= MODBUS_TRANSMIT_CYCLE)
 80099d0:	4b14      	ldr	r3, [pc, #80]	@ (8009a24 <ModbusRTU_functions+0x5c>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d122      	bne.n	8009a1e <ModbusRTU_functions+0x56>
 80099d8:	4b13      	ldr	r3, [pc, #76]	@ (8009a28 <ModbusRTU_functions+0x60>)
 80099da:	881b      	ldrh	r3, [r3, #0]
 80099dc:	b29b      	uxth	r3, r3
 80099de:	2b63      	cmp	r3, #99	@ 0x63
 80099e0:	d91d      	bls.n	8009a1e <ModbusRTU_functions+0x56>
	{
		TxCycleInterval = 0;
 80099e2:	4b11      	ldr	r3, [pc, #68]	@ (8009a28 <ModbusRTU_functions+0x60>)
 80099e4:	2200      	movs	r2, #0
 80099e6:	801a      	strh	r2, [r3, #0]
		adl_VoltagePhaseA((ADL_t*)&ADL);
 80099e8:	4810      	ldr	r0, [pc, #64]	@ (8009a2c <ModbusRTU_functions+0x64>)
 80099ea:	f7ff fad4 	bl	8008f96 <adl_VoltagePhaseA>
		adl_VoltagePhaseB((ADL_t*)&ADL);
 80099ee:	480f      	ldr	r0, [pc, #60]	@ (8009a2c <ModbusRTU_functions+0x64>)
 80099f0:	f7ff faee 	bl	8008fd0 <adl_VoltagePhaseB>
		adl_VoltagePhaseC((ADL_t*)&ADL);
 80099f4:	480d      	ldr	r0, [pc, #52]	@ (8009a2c <ModbusRTU_functions+0x64>)
 80099f6:	f7ff fb08 	bl	800900a <adl_VoltagePhaseC>
		adl_CurrentPhaseA((ADL_t*)&ADL);
 80099fa:	480c      	ldr	r0, [pc, #48]	@ (8009a2c <ModbusRTU_functions+0x64>)
 80099fc:	f7ff fb22 	bl	8009044 <adl_CurrentPhaseA>
		adl_CurrentPhaseB((ADL_t*)&ADL);
 8009a00:	480a      	ldr	r0, [pc, #40]	@ (8009a2c <ModbusRTU_functions+0x64>)
 8009a02:	f7ff fb3c 	bl	800907e <adl_CurrentPhaseB>
		adl_CurrentPhaseC((ADL_t*)&ADL);
 8009a06:	4809      	ldr	r0, [pc, #36]	@ (8009a2c <ModbusRTU_functions+0x64>)
 8009a08:	f7ff fb56 	bl	80090b8 <adl_CurrentPhaseC>
		adl_Frequency((ADL_t*)&ADL);
 8009a0c:	4807      	ldr	r0, [pc, #28]	@ (8009a2c <ModbusRTU_functions+0x64>)
 8009a0e:	f7ff fb70 	bl	80090f2 <adl_Frequency>
		adl_TotalActiveEnergy((ADL_t*)&ADL);
 8009a12:	4806      	ldr	r0, [pc, #24]	@ (8009a2c <ModbusRTU_functions+0x64>)
 8009a14:	f7ff faa2 	bl	8008f5c <adl_TotalActiveEnergy>
		adl_TotalActivePower((ADL_t*)&ADL);
 8009a18:	4804      	ldr	r0, [pc, #16]	@ (8009a2c <ModbusRTU_functions+0x64>)
 8009a1a:	f7ff fb87 	bl	800912c <adl_TotalActivePower>

#endif

#endif

}
 8009a1e:	bf00      	nop
 8009a20:	bd80      	pop	{r7, pc}
 8009a22:	bf00      	nop
 8009a24:	20000b54 	.word	0x20000b54
 8009a28:	20001400 	.word	0x20001400
 8009a2c:	20000b20 	.word	0x20000b20

08009a30 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b082      	sub	sp, #8
 8009a34:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8009a36:	f001 f959 	bl	800acec <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8009a3a:	f000 f9e3 	bl	8009e04 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8009a3e:	f000 fcbd 	bl	800a3bc <MX_GPIO_Init>
	MX_DMA_Init();
 8009a42:	f000 fc95 	bl	800a370 <MX_DMA_Init>
	MX_ADC1_Init();
 8009a46:	f000 fa3d 	bl	8009ec4 <MX_ADC1_Init>
	MX_TIM1_Init();
 8009a4a:	f000 fb51 	bl	800a0f0 <MX_TIM1_Init>
	MX_TIM3_Init();
 8009a4e:	f000 fbdf 	bl	800a210 <MX_TIM3_Init>
	MX_USART1_UART_Init();
 8009a52:	f000 fc2b 	bl	800a2ac <MX_USART1_UART_Init>
//  MX_IWDG_Init();
	MX_USART3_UART_Init();
 8009a56:	f000 fc5b 	bl	800a310 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */

	/*---------------------------------------------------
	 Initialization function
	 ---------------------------------------------------*/
	HAL_TIM_Base_Start_IT(&htim3);
 8009a5a:	488f      	ldr	r0, [pc, #572]	@ (8009c98 <main+0x268>)
 8009a5c:	f004 fa68 	bl	800df30 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8009a60:	2100      	movs	r1, #0
 8009a62:	488e      	ldr	r0, [pc, #568]	@ (8009c9c <main+0x26c>)
 8009a64:	f004 fb06 	bl	800e074 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8009a68:	210c      	movs	r1, #12
 8009a6a:	488c      	ldr	r0, [pc, #560]	@ (8009c9c <main+0x26c>)
 8009a6c:	f004 fb02 	bl	800e074 <HAL_TIM_PWM_Start>
	HAL_ADCEx_Calibration_Start(&hadc1);
 8009a70:	488b      	ldr	r0, [pc, #556]	@ (8009ca0 <main+0x270>)
 8009a72:	f001 fe4b 	bl	800b70c <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_store, 11);
 8009a76:	220b      	movs	r2, #11
 8009a78:	498a      	ldr	r1, [pc, #552]	@ (8009ca4 <main+0x274>)
 8009a7a:	4889      	ldr	r0, [pc, #548]	@ (8009ca0 <main+0x270>)
 8009a7c:	f001 fa94 	bl	800afa8 <HAL_ADC_Start_DMA>
	HAL_UART_Receive_IT(&huart1, (uint8_t*) &serialRxPort2, 1);
 8009a80:	2201      	movs	r2, #1
 8009a82:	4989      	ldr	r1, [pc, #548]	@ (8009ca8 <main+0x278>)
 8009a84:	4889      	ldr	r0, [pc, #548]	@ (8009cac <main+0x27c>)
 8009a86:	f005 fa2b 	bl	800eee0 <HAL_UART_Receive_IT>

#if RTC_ACTIVE
	MX_RTC_Init();
 8009a8a:	f000 fae7 	bl	800a05c <MX_RTC_Init>
	initRTC();
 8009a8e:	f7fd fcfb 	bl	8007488 <initRTC>
#endif

	init_dataStructures();
 8009a92:	f7fc fd6d 	bl	8006570 <init_dataStructures>

	/*---------------------------------------------------
	 Get HW version
	 ---------------------------------------------------*/
	get_HWVersion();
 8009a96:	f7fc fee5 	bl	8006864 <get_HWVersion>

	/*---------------------------------------------------
	 calibrate CP values
	 ---------------------------------------------------*/
	calibrateCP(0);
 8009a9a:	2000      	movs	r0, #0
 8009a9c:	f7fc fb20 	bl	80060e0 <calibrateCP>
//	cp_map(1);
	cp_calibrate = true;
 8009aa0:	4b83      	ldr	r3, [pc, #524]	@ (8009cb0 <main+0x280>)
 8009aa2:	2201      	movs	r2, #1
 8009aa4:	701a      	strb	r2, [r3, #0]

	/*---------------------------------------------------
	 Reset GFI sensor
	 ---------------------------------------------------*/
	GFIC_RESET_ON();
 8009aa6:	2201      	movs	r2, #1
 8009aa8:	2108      	movs	r1, #8
 8009aaa:	4882      	ldr	r0, [pc, #520]	@ (8009cb4 <main+0x284>)
 8009aac:	f002 fe55 	bl	800c75a <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8009ab0:	2064      	movs	r0, #100	@ 0x64
 8009ab2:	f001 f97d 	bl	800adb0 <HAL_Delay>
	GFIC_RESET_OFF();
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	2108      	movs	r1, #8
 8009aba:	487e      	ldr	r0, [pc, #504]	@ (8009cb4 <main+0x284>)
 8009abc:	f002 fe4d 	bl	800c75a <HAL_GPIO_WritePin>

	buzzer_en = true;
 8009ac0:	4b7d      	ldr	r3, [pc, #500]	@ (8009cb8 <main+0x288>)
 8009ac2:	2201      	movs	r2, #1
 8009ac4:	701a      	strb	r2, [r3, #0]
	run_GFITest = true;
 8009ac6:	4b7d      	ldr	r3, [pc, #500]	@ (8009cbc <main+0x28c>)
 8009ac8:	2201      	movs	r2, #1
 8009aca:	701a      	strb	r2, [r3, #0]
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	/*---------------------------------------------------
	 Initialize serial peripheral and Modbus peripheral
	 ---------------------------------------------------*/
	CSMS_Init();
 8009acc:	f7fb fefe 	bl	80058cc <CSMS_Init>
	ModbusRTU_Init();
 8009ad0:	f7ff ff6e 	bl	80099b0 <ModbusRTU_Init>

	tick_clear(&timeout);
 8009ad4:	487a      	ldr	r0, [pc, #488]	@ (8009cc0 <main+0x290>)
 8009ad6:	f7ff f8d1 	bl	8008c7c <tick_clear>
	tick_clear(&gfi_test);
 8009ada:	487a      	ldr	r0, [pc, #488]	@ (8009cc4 <main+0x294>)
 8009adc:	f7ff f8ce 	bl	8008c7c <tick_clear>
	tick_clear(&rtc_checkCounter);
 8009ae0:	4879      	ldr	r0, [pc, #484]	@ (8009cc8 <main+0x298>)
 8009ae2:	f7ff f8cb 	bl	8008c7c <tick_clear>
	tick_clear(&rtc_updateCounter);
 8009ae6:	4879      	ldr	r0, [pc, #484]	@ (8009ccc <main+0x29c>)
 8009ae8:	f7ff f8c8 	bl	8008c7c <tick_clear>
	tick_clear(&load_balance6s);
 8009aec:	4878      	ldr	r0, [pc, #480]	@ (8009cd0 <main+0x2a0>)
 8009aee:	f7ff f8c5 	bl	8008c7c <tick_clear>
	tick_clear(&error_handler);
 8009af2:	4878      	ldr	r0, [pc, #480]	@ (8009cd4 <main+0x2a4>)
 8009af4:	f7ff f8c2 	bl	8008c7c <tick_clear>
	while (1)
	{
		/*---------------------------------------------------
		 Charger init check
		 ---------------------------------------------------*/
		if (charger_init_flag == false)
 8009af8:	4b77      	ldr	r3, [pc, #476]	@ (8009cd8 <main+0x2a8>)
 8009afa:	781b      	ldrb	r3, [r3, #0]
 8009afc:	b2db      	uxtb	r3, r3
 8009afe:	f083 0301 	eor.w	r3, r3, #1
 8009b02:	b2db      	uxtb	r3, r3
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d018      	beq.n	8009b3a <main+0x10a>
		{
			/*---------------------------------------------------
			 Vehicle check functions
			 ---------------------------------------------------*/
			bootup_vehicleCheck();
 8009b08:	f7fc fc5a 	bl	80063c0 <bootup_vehicleCheck>

			if ((networkSide_bootup == true)		//Serial check
 8009b0c:	4b73      	ldr	r3, [pc, #460]	@ (8009cdc <main+0x2ac>)
 8009b0e:	781b      	ldrb	r3, [r3, #0]
 8009b10:	b2db      	uxtb	r3, r3
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d011      	beq.n	8009b3a <main+0x10a>
					&& (bootup_timeUpdate == true)			//RTC check
 8009b16:	4b72      	ldr	r3, [pc, #456]	@ (8009ce0 <main+0x2b0>)
 8009b18:	781b      	ldrb	r3, [r3, #0]
 8009b1a:	b2db      	uxtb	r3, r3
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d00c      	beq.n	8009b3a <main+0x10a>
					&& ((timeout.timeout_30s == true) || (emeter_bootup == true)))//Modbus check
 8009b20:	4b67      	ldr	r3, [pc, #412]	@ (8009cc0 <main+0x290>)
 8009b22:	7bdb      	ldrb	r3, [r3, #15]
 8009b24:	b2db      	uxtb	r3, r3
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d104      	bne.n	8009b34 <main+0x104>
 8009b2a:	4b6e      	ldr	r3, [pc, #440]	@ (8009ce4 <main+0x2b4>)
 8009b2c:	781b      	ldrb	r3, [r3, #0]
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d002      	beq.n	8009b3a <main+0x10a>
			{
				charger_init_flag = true;
 8009b34:	4b68      	ldr	r3, [pc, #416]	@ (8009cd8 <main+0x2a8>)
 8009b36:	2201      	movs	r2, #1
 8009b38:	701a      	strb	r2, [r3, #0]
			}
		}

		if (charger_setup_flag == false)
 8009b3a:	4b6b      	ldr	r3, [pc, #428]	@ (8009ce8 <main+0x2b8>)
 8009b3c:	781b      	ldrb	r3, [r3, #0]
 8009b3e:	b2db      	uxtb	r3, r3
 8009b40:	f083 0301 	eor.w	r3, r3, #1
 8009b44:	b2db      	uxtb	r3, r3
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d004      	beq.n	8009b54 <main+0x124>
		{
			get_chargerConfig();
 8009b4a:	f7fc fe09 	bl	8006760 <get_chargerConfig>
			charger_setup_flag = true;
 8009b4e:	4b66      	ldr	r3, [pc, #408]	@ (8009ce8 <main+0x2b8>)
 8009b50:	2201      	movs	r2, #1
 8009b52:	701a      	strb	r2, [r3, #0]
		}

		if (charger_configSet.config_enable == true)
 8009b54:	4b65      	ldr	r3, [pc, #404]	@ (8009cec <main+0x2bc>)
 8009b56:	7cdb      	ldrb	r3, [r3, #19]
 8009b58:	b2db      	uxtb	r3, r3
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d009      	beq.n	8009b72 <main+0x142>
		{
			set_chargerConfig();
 8009b5e:	f7fc fe3f 	bl	80067e0 <set_chargerConfig>
			charger_configSet.config_enable = false;
 8009b62:	4b62      	ldr	r3, [pc, #392]	@ (8009cec <main+0x2bc>)
 8009b64:	2200      	movs	r2, #0
 8009b66:	74da      	strb	r2, [r3, #19]
			HAL_Delay(100);
 8009b68:	2064      	movs	r0, #100	@ 0x64
 8009b6a:	f001 f921 	bl	800adb0 <HAL_Delay>
			HAL_NVIC_SystemReset();
 8009b6e:	f001 ff9c 	bl	800baaa <HAL_NVIC_SystemReset>
		}

		if (charger_configSet.config_counter == 10)
 8009b72:	4b5e      	ldr	r3, [pc, #376]	@ (8009cec <main+0x2bc>)
 8009b74:	7c9b      	ldrb	r3, [r3, #18]
		}

		/*---------------------------------------------------
		 Vehicle connector function
		 ---------------------------------------------------*/
		check_vehicleConnector();
 8009b76:	f7fc fc5f 	bl	8006438 <check_vehicleConnector>
		check_PWMActive();
 8009b7a:	f7fc fc9f 	bl	80064bc <check_PWMActive>

		/*---------------------------------------------------
		 Power side monitoring functions
		 ---------------------------------------------------*/
		//		gfci_sense();
		if (gfic_test_run && (!stuck_relay_test))
 8009b7e:	4b5c      	ldr	r3, [pc, #368]	@ (8009cf0 <main+0x2c0>)
 8009b80:	781b      	ldrb	r3, [r3, #0]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d006      	beq.n	8009b94 <main+0x164>
 8009b86:	4b5b      	ldr	r3, [pc, #364]	@ (8009cf4 <main+0x2c4>)
 8009b88:	781b      	ldrb	r3, [r3, #0]
 8009b8a:	f083 0301 	eor.w	r3, r3, #1
 8009b8e:	b2db      	uxtb	r3, r3
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d124      	bne.n	8009bde <main+0x1ae>
		{
			//			GFCI_test();
		}
		else
		{
			if ((powerSide_data.errorStatus.bit.error_SR_C == 1)
 8009b94:	4b58      	ldr	r3, [pc, #352]	@ (8009cf8 <main+0x2c8>)
 8009b96:	785b      	ldrb	r3, [r3, #1]
 8009b98:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009b9c:	b2db      	uxtb	r3, r3
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	d006      	beq.n	8009bb0 <main+0x180>
					|| (powerSide_data.errorStatus.bit.error_GFI_test == 1))
 8009ba2:	4b55      	ldr	r3, [pc, #340]	@ (8009cf8 <main+0x2c8>)
 8009ba4:	785b      	ldrb	r3, [r3, #1]
 8009ba6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8009baa:	b2db      	uxtb	r3, r3
 8009bac:	2b01      	cmp	r3, #1
 8009bae:	d105      	bne.n	8009bbc <main+0x18c>
			{
				powerSide_data.status.bit.powerSide_ready = 0;
 8009bb0:	4a51      	ldr	r2, [pc, #324]	@ (8009cf8 <main+0x2c8>)
 8009bb2:	7813      	ldrb	r3, [r2, #0]
 8009bb4:	f023 0320 	bic.w	r3, r3, #32
 8009bb8:	7013      	strb	r3, [r2, #0]
 8009bba:	e004      	b.n	8009bc6 <main+0x196>
			}
			else
			{
				powerSide_data.status.bit.powerSide_ready = 1;
 8009bbc:	4a4e      	ldr	r2, [pc, #312]	@ (8009cf8 <main+0x2c8>)
 8009bbe:	7813      	ldrb	r3, [r2, #0]
 8009bc0:	f043 0320 	orr.w	r3, r3, #32
 8009bc4:	7013      	strb	r3, [r2, #0]
			}

			if (controlSide_data.networkSide_request.bit.vehicle_Check == 1)
 8009bc6:	4b4d      	ldr	r3, [pc, #308]	@ (8009cfc <main+0x2cc>)
 8009bc8:	7d5b      	ldrb	r3, [r3, #21]
 8009bca:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8009bce:	b2db      	uxtb	r3, r3
 8009bd0:	2b01      	cmp	r3, #1
 8009bd2:	d104      	bne.n	8009bde <main+0x1ae>
			{
				powerSide_data.status.bit.powerSide_ready = 1; //when the power restore
 8009bd4:	4a48      	ldr	r2, [pc, #288]	@ (8009cf8 <main+0x2c8>)
 8009bd6:	7813      	ldrb	r3, [r2, #0]
 8009bd8:	f043 0320 	orr.w	r3, r3, #32
 8009bdc:	7013      	strb	r3, [r2, #0]
		if (timeout.timeout_0_5s == true)
		{
			diodeCheck();
		}
#else
		diodeCheck_passed = true;
 8009bde:	4b48      	ldr	r3, [pc, #288]	@ (8009d00 <main+0x2d0>)
 8009be0:	2201      	movs	r2, #1
 8009be2:	701a      	strb	r2, [r3, #0]
#endif
		/*---------------------------------------------------
		 Error logger
		 ---------------------------------------------------*/
		errorBuffer_log();
 8009be4:	f7fd fbdc 	bl	80073a0 <errorBuffer_log>
		errorBuffer_report();
 8009be8:	f7fd fc06 	bl	80073f8 <errorBuffer_report>

		/*---------------------------------------------------
		 Energy meter reading functions
		 ---------------------------------------------------*/
		ModbusRTU_functions();
 8009bec:	f7ff feec 	bl	80099c8 <ModbusRTU_functions>
		get_EnergyMeterData();
 8009bf0:	f7fc ff2c 	bl	8006a4c <get_EnergyMeterData>

		/*---------------------------------------------------
		 Serial CRC calculation and filter functions
		 ---------------------------------------------------*/
#if SERIAL_ACTIVE
		if (charger_init_flag == true)
 8009bf4:	4b38      	ldr	r3, [pc, #224]	@ (8009cd8 <main+0x2a8>)
 8009bf6:	781b      	ldrb	r3, [r3, #0]
 8009bf8:	b2db      	uxtb	r3, r3
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d001      	beq.n	8009c02 <main+0x1d2>
		{
			CSMS_functions();
 8009bfe:	f7fb fe6b 	bl	80058d8 <CSMS_functions>
		}

		transmitSerial();
 8009c02:	f000 fd65 	bl	800a6d0 <transmitSerial>
		/*---------------------------------------------------
		 RTC functions
		 ---------------------------------------------------*/
#if RTC_ACTIVE
		//---------------------------------------------------- Update time at boot up
		if ((bootup_timeUpdate == false)
 8009c06:	4b36      	ldr	r3, [pc, #216]	@ (8009ce0 <main+0x2b0>)
 8009c08:	781b      	ldrb	r3, [r3, #0]
 8009c0a:	b2db      	uxtb	r3, r3
 8009c0c:	f083 0301 	eor.w	r3, r3, #1
 8009c10:	b2db      	uxtb	r3, r3
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d021      	beq.n	8009c5a <main+0x22a>
		/*&& (networkSide_data.timeReady == 1)*/)
		{
			bootup_timeUpdate = true;
 8009c16:	4b32      	ldr	r3, [pc, #200]	@ (8009ce0 <main+0x2b0>)
 8009c18:	2201      	movs	r2, #1
 8009c1a:	701a      	strb	r2, [r3, #0]
			get_date();
 8009c1c:	f7fd fe96 	bl	800794c <get_date>
			HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 8009c20:	2200      	movs	r2, #0
 8009c22:	4938      	ldr	r1, [pc, #224]	@ (8009d04 <main+0x2d4>)
 8009c24:	4838      	ldr	r0, [pc, #224]	@ (8009d08 <main+0x2d8>)
 8009c26:	f003 fc79 	bl	800d51c <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	4937      	ldr	r1, [pc, #220]	@ (8009d0c <main+0x2dc>)
 8009c2e:	4836      	ldr	r0, [pc, #216]	@ (8009d08 <main+0x2d8>)
 8009c30:	f003 fe02 	bl	800d838 <HAL_RTC_GetDate>

			uint32_t unix_time_set = RTC_ToEpoch(&RtcTime, &RtcDate);
 8009c34:	4935      	ldr	r1, [pc, #212]	@ (8009d0c <main+0x2dc>)
 8009c36:	4833      	ldr	r0, [pc, #204]	@ (8009d04 <main+0x2d4>)
 8009c38:	f7fd fcb2 	bl	80075a0 <RTC_ToEpoch>
 8009c3c:	6078      	str	r0, [r7, #4]
			HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, (unix_time_set & 0xFFFF));
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	b29b      	uxth	r3, r3
 8009c42:	461a      	mov	r2, r3
 8009c44:	2101      	movs	r1, #1
 8009c46:	4830      	ldr	r0, [pc, #192]	@ (8009d08 <main+0x2d8>)
 8009c48:	f004 f8ec 	bl	800de24 <HAL_RTCEx_BKUPWrite>
			HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, (unix_time_set >> 16));
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	0c1b      	lsrs	r3, r3, #16
 8009c50:	461a      	mov	r2, r3
 8009c52:	2102      	movs	r1, #2
 8009c54:	482c      	ldr	r0, [pc, #176]	@ (8009d08 <main+0x2d8>)
 8009c56:	f004 f8e5 	bl	800de24 <HAL_RTCEx_BKUPWrite>
		}

		//---------------------------------------------------- Update alarms
		if (networkSide_data.alarmUpdate == 1)
 8009c5a:	4b2d      	ldr	r3, [pc, #180]	@ (8009d10 <main+0x2e0>)
 8009c5c:	7adb      	ldrb	r3, [r3, #11]
 8009c5e:	b2db      	uxtb	r3, r3
 8009c60:	2b01      	cmp	r3, #1
 8009c62:	d101      	bne.n	8009c68 <main+0x238>
		{
			updateAlarm();
 8009c64:	f7fd ff98 	bl	8007b98 <updateAlarm>
		}
		//---------------------------------------------------- Alarm check
		if (rtc_checkCounter.timeout_10s == true)
 8009c68:	4b17      	ldr	r3, [pc, #92]	@ (8009cc8 <main+0x298>)
 8009c6a:	7b5b      	ldrb	r3, [r3, #13]
 8009c6c:	b2db      	uxtb	r3, r3
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	f000 8089 	beq.w	8009d86 <main+0x356>
		{
			tick_clear(&rtc_checkCounter);
 8009c74:	4814      	ldr	r0, [pc, #80]	@ (8009cc8 <main+0x298>)
 8009c76:	f7ff f801 	bl	8008c7c <tick_clear>
			if ((networkSide_data.isInternet_available == 1)
 8009c7a:	4b25      	ldr	r3, [pc, #148]	@ (8009d10 <main+0x2e0>)
 8009c7c:	7b5b      	ldrb	r3, [r3, #13]
 8009c7e:	b2db      	uxtb	r3, r3
 8009c80:	2b01      	cmp	r3, #1
 8009c82:	d147      	bne.n	8009d14 <main+0x2e4>
					&& (networkSide_data.timeReady == 1))
 8009c84:	4b22      	ldr	r3, [pc, #136]	@ (8009d10 <main+0x2e0>)
 8009c86:	7a5b      	ldrb	r3, [r3, #9]
 8009c88:	b2db      	uxtb	r3, r3
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d142      	bne.n	8009d14 <main+0x2e4>
//				RtcTime.Hours = networkSide_data.setTime.Hours;
//				RtcTime.Minutes = networkSide_data.setTime.Minutes;
//				RtcDate.Date = networkSide_data.setDate.Date;
//				RtcDate.Month = networkSide_data.setDate.Month;
//				RtcDate.Year = networkSide_data.setDate.Year;
				updateRTC();
 8009c8e:	f7fd ff11 	bl	8007ab4 <updateRTC>
				updateAlarm();
 8009c92:	f7fd ff81 	bl	8007b98 <updateAlarm>
 8009c96:	e05c      	b.n	8009d52 <main+0x322>
 8009c98:	20001548 	.word	0x20001548
 8009c9c:	20001500 	.word	0x20001500
 8009ca0:	20001478 	.word	0x20001478
 8009ca4:	20000988 	.word	0x20000988
 8009ca8:	20001670 	.word	0x20001670
 8009cac:	20001590 	.word	0x20001590
 8009cb0:	20001666 	.word	0x20001666
 8009cb4:	40010c00 	.word	0x40010c00
 8009cb8:	20000a15 	.word	0x20000a15
 8009cbc:	20000a2b 	.word	0x20000a2b
 8009cc0:	20000aa8 	.word	0x20000aa8
 8009cc4:	20000abc 	.word	0x20000abc
 8009cc8:	20000ad0 	.word	0x20000ad0
 8009ccc:	20000ae4 	.word	0x20000ae4
 8009cd0:	20000af8 	.word	0x20000af8
 8009cd4:	20000b0c 	.word	0x20000b0c
 8009cd8:	2000099f 	.word	0x2000099f
 8009cdc:	2000000b 	.word	0x2000000b
 8009ce0:	20000a7d 	.word	0x20000a7d
 8009ce4:	20000b50 	.word	0x20000b50
 8009ce8:	200009a0 	.word	0x200009a0
 8009cec:	200009c4 	.word	0x200009c4
 8009cf0:	20000a29 	.word	0x20000a29
 8009cf4:	20000a28 	.word	0x20000a28
 8009cf8:	20000934 	.word	0x20000934
 8009cfc:	20000918 	.word	0x20000918
 8009d00:	200008f9 	.word	0x200008f9
 8009d04:	20000a58 	.word	0x20000a58
 8009d08:	200014ec 	.word	0x200014ec
 8009d0c:	20000a5c 	.word	0x20000a5c
 8009d10:	20000964 	.word	0x20000964
			}
			else
			{
				HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 8009d14:	2200      	movs	r2, #0
 8009d16:	4933      	ldr	r1, [pc, #204]	@ (8009de4 <main+0x3b4>)
 8009d18:	4833      	ldr	r0, [pc, #204]	@ (8009de8 <main+0x3b8>)
 8009d1a:	f003 fbff 	bl	800d51c <HAL_RTC_GetTime>
				HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 8009d1e:	2200      	movs	r2, #0
 8009d20:	4932      	ldr	r1, [pc, #200]	@ (8009dec <main+0x3bc>)
 8009d22:	4831      	ldr	r0, [pc, #196]	@ (8009de8 <main+0x3b8>)
 8009d24:	f003 fd88 	bl	800d838 <HAL_RTC_GetDate>

				uint32_t unix_time_set = RTC_ToEpoch(&RtcTime, &RtcDate);
 8009d28:	4930      	ldr	r1, [pc, #192]	@ (8009dec <main+0x3bc>)
 8009d2a:	482e      	ldr	r0, [pc, #184]	@ (8009de4 <main+0x3b4>)
 8009d2c:	f7fd fc38 	bl	80075a0 <RTC_ToEpoch>
 8009d30:	6038      	str	r0, [r7, #0]
				HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1,
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	b29b      	uxth	r3, r3
 8009d36:	461a      	mov	r2, r3
 8009d38:	2101      	movs	r1, #1
 8009d3a:	482b      	ldr	r0, [pc, #172]	@ (8009de8 <main+0x3b8>)
 8009d3c:	f004 f872 	bl	800de24 <HAL_RTCEx_BKUPWrite>
						(unix_time_set & 0xFFFF));
				HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, (unix_time_set >> 16));
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	0c1b      	lsrs	r3, r3, #16
 8009d44:	461a      	mov	r2, r3
 8009d46:	2102      	movs	r1, #2
 8009d48:	4827      	ldr	r0, [pc, #156]	@ (8009de8 <main+0x3b8>)
 8009d4a:	f004 f86b 	bl	800de24 <HAL_RTCEx_BKUPWrite>

				updateAlarm();
 8009d4e:	f7fd ff23 	bl	8007b98 <updateAlarm>
			}

			checkWeekday_Time();
 8009d52:	f7fd ffbd 	bl	8007cd0 <checkWeekday_Time>

			if (controlSide_data.networkSide_request.bit.rtcUpdateComplete
 8009d56:	4b26      	ldr	r3, [pc, #152]	@ (8009df0 <main+0x3c0>)
 8009d58:	7d5b      	ldrb	r3, [r3, #21]
 8009d5a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009d5e:	b2db      	uxtb	r3, r3
 8009d60:	2b01      	cmp	r3, #1
 8009d62:	d104      	bne.n	8009d6e <main+0x33e>
					== true)
			{
				controlSide_data.networkSide_request.bit.rtcUpdateComplete =
 8009d64:	4a22      	ldr	r2, [pc, #136]	@ (8009df0 <main+0x3c0>)
 8009d66:	7d53      	ldrb	r3, [r2, #21]
 8009d68:	f023 0320 	bic.w	r3, r3, #32
 8009d6c:	7553      	strb	r3, [r2, #21]
				false;
			}
			if (controlSide_data.networkSide_request.bit.rtcUpdateAlarmComplete
 8009d6e:	4b20      	ldr	r3, [pc, #128]	@ (8009df0 <main+0x3c0>)
 8009d70:	7d5b      	ldrb	r3, [r3, #21]
 8009d72:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8009d76:	b2db      	uxtb	r3, r3
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	d104      	bne.n	8009d86 <main+0x356>
					== true)
			{
				controlSide_data.networkSide_request.bit.rtcUpdateAlarmComplete =
 8009d7c:	4a1c      	ldr	r2, [pc, #112]	@ (8009df0 <main+0x3c0>)
 8009d7e:	7d53      	ldrb	r3, [r2, #21]
 8009d80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d84:	7553      	strb	r3, [r2, #21]
#endif

		/*---------------------------------------------------
		 Debug LED run function - added to debug serial error
		 ---------------------------------------------------*/
		debug_count++;
 8009d86:	4b1b      	ldr	r3, [pc, #108]	@ (8009df4 <main+0x3c4>)
 8009d88:	881b      	ldrh	r3, [r3, #0]
 8009d8a:	3301      	adds	r3, #1
 8009d8c:	b29a      	uxth	r2, r3
 8009d8e:	4b19      	ldr	r3, [pc, #100]	@ (8009df4 <main+0x3c4>)
 8009d90:	801a      	strh	r2, [r3, #0]
		if (debug_count >= 6000)
 8009d92:	4b18      	ldr	r3, [pc, #96]	@ (8009df4 <main+0x3c4>)
 8009d94:	881b      	ldrh	r3, [r3, #0]
 8009d96:	f241 726f 	movw	r2, #5999	@ 0x176f
 8009d9a:	4293      	cmp	r3, r2
 8009d9c:	d908      	bls.n	8009db0 <main+0x380>
		{
			debug_count = 0;
 8009d9e:	4b15      	ldr	r3, [pc, #84]	@ (8009df4 <main+0x3c4>)
 8009da0:	2200      	movs	r2, #0
 8009da2:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_TogglePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin);
 8009da4:	2110      	movs	r1, #16
 8009da6:	4814      	ldr	r0, [pc, #80]	@ (8009df8 <main+0x3c8>)
 8009da8:	f002 fcef 	bl	800c78a <HAL_GPIO_TogglePin>
			temperature_NTC();
 8009dac:	f7fe fe98 	bl	8008ae0 <temperature_NTC>
		}

		/*---------------------------------------------------
		 Energy meter reading functions
		 ---------------------------------------------------*/
		get_EnergyMeterData();
 8009db0:	f7fc fe4c 	bl	8006a4c <get_EnergyMeterData>

		/*---------------------------------------------------
		 Energy calculation functions
		 ---------------------------------------------------*/
		calculate_Energy();
 8009db4:	f7fc fde8 	bl	8006988 <calculate_Energy>
		HAL_IWDG_Refresh(&hiwdg);
#endif
		/*---------------------------------------------------
		 Buzzer function
		 ---------------------------------------------------*/
		if (buzzer_en == true)
 8009db8:	4b10      	ldr	r3, [pc, #64]	@ (8009dfc <main+0x3cc>)
 8009dba:	781b      	ldrb	r3, [r3, #0]
 8009dbc:	b2db      	uxtb	r3, r3
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d004      	beq.n	8009dcc <main+0x39c>
		{
			buzzer_en = false;
 8009dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8009dfc <main+0x3cc>)
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	701a      	strb	r2, [r3, #0]
			buzzer_on();
 8009dc8:	f7fc fd72 	bl	80068b0 <buzzer_on>
#endif

		/*---------------------------------------------------
		 OTA Update
		 ---------------------------------------------------*/
		if (OTA_flag == true)
 8009dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8009e00 <main+0x3d0>)
 8009dce:	781b      	ldrb	r3, [r3, #0]
 8009dd0:	b2db      	uxtb	r3, r3
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	f43f ae90 	beq.w	8009af8 <main+0xc8>
		{
			OTA_flag = false;
 8009dd8:	4b09      	ldr	r3, [pc, #36]	@ (8009e00 <main+0x3d0>)
 8009dda:	2200      	movs	r2, #0
 8009ddc:	701a      	strb	r2, [r3, #0]
			Flag_up();
 8009dde:	f7fb fe29 	bl	8005a34 <Flag_up>
		if (charger_init_flag == false)
 8009de2:	e689      	b.n	8009af8 <main+0xc8>
 8009de4:	20000a58 	.word	0x20000a58
 8009de8:	200014ec 	.word	0x200014ec
 8009dec:	20000a5c 	.word	0x20000a5c
 8009df0:	20000918 	.word	0x20000918
 8009df4:	20001664 	.word	0x20001664
 8009df8:	40010c00 	.word	0x40010c00
 8009dfc:	20000a15 	.word	0x20000a15
 8009e00:	2000078c 	.word	0x2000078c

08009e04 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b094      	sub	sp, #80	@ 0x50
 8009e08:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8009e0a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009e0e:	2228      	movs	r2, #40	@ 0x28
 8009e10:	2100      	movs	r1, #0
 8009e12:	4618      	mov	r0, r3
 8009e14:	f005 fd9c 	bl	800f950 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8009e18:	f107 0314 	add.w	r3, r7, #20
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	601a      	str	r2, [r3, #0]
 8009e20:	605a      	str	r2, [r3, #4]
 8009e22:	609a      	str	r2, [r3, #8]
 8009e24:	60da      	str	r2, [r3, #12]
 8009e26:	611a      	str	r2, [r3, #16]
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInit =
 8009e28:	1d3b      	adds	r3, r7, #4
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	601a      	str	r2, [r3, #0]
 8009e2e:	605a      	str	r2, [r3, #4]
 8009e30:	609a      	str	r2, [r3, #8]
 8009e32:	60da      	str	r2, [r3, #12]
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI
 8009e34:	2309      	movs	r3, #9
 8009e36:	62bb      	str	r3, [r7, #40]	@ 0x28
			| RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009e38:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009e42:	2301      	movs	r3, #1
 8009e44:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8009e46:	2301      	movs	r3, #1
 8009e48:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009e4a:	2302      	movs	r3, #2
 8009e4c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009e4e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009e52:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8009e54:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8009e58:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009e5a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f002 fcb8 	bl	800c7d4 <HAL_RCC_OscConfig>
 8009e64:	4603      	mov	r3, r0
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d001      	beq.n	8009e6e <SystemClock_Config+0x6a>
	{
		Error_Handler();
 8009e6a:	f000 fc81 	bl	800a770 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8009e6e:	230f      	movs	r3, #15
 8009e70:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009e72:	2302      	movs	r3, #2
 8009e74:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009e76:	2300      	movs	r3, #0
 8009e78:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8009e7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e7e:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8009e80:	2300      	movs	r3, #0
 8009e82:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8009e84:	f107 0314 	add.w	r3, r7, #20
 8009e88:	2102      	movs	r1, #2
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	f002 ff28 	bl	800cce0 <HAL_RCC_ClockConfig>
 8009e90:	4603      	mov	r3, r0
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d001      	beq.n	8009e9a <SystemClock_Config+0x96>
	{
		Error_Handler();
 8009e96:	f000 fc6b 	bl	800a770 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_ADC;
 8009e9a:	2303      	movs	r3, #3
 8009e9c:	607b      	str	r3, [r7, #4]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8009e9e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009ea2:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8009ea4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ea8:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009eaa:	1d3b      	adds	r3, r7, #4
 8009eac:	4618      	mov	r0, r3
 8009eae:	f003 f8a5 	bl	800cffc <HAL_RCCEx_PeriphCLKConfig>
 8009eb2:	4603      	mov	r3, r0
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d001      	beq.n	8009ebc <SystemClock_Config+0xb8>
	{
		Error_Handler();
 8009eb8:	f000 fc5a 	bl	800a770 <Error_Handler>
	}
}
 8009ebc:	bf00      	nop
 8009ebe:	3750      	adds	r7, #80	@ 0x50
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bd80      	pop	{r7, pc}

08009ec4 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b084      	sub	sp, #16
 8009ec8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 8009eca:	1d3b      	adds	r3, r7, #4
 8009ecc:	2200      	movs	r2, #0
 8009ece:	601a      	str	r2, [r3, #0]
 8009ed0:	605a      	str	r2, [r3, #4]
 8009ed2:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8009ed4:	4b5f      	ldr	r3, [pc, #380]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009ed6:	4a60      	ldr	r2, [pc, #384]	@ (800a058 <MX_ADC1_Init+0x194>)
 8009ed8:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8009eda:	4b5e      	ldr	r3, [pc, #376]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009edc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009ee0:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8009ee2:	4b5c      	ldr	r3, [pc, #368]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009ee4:	2201      	movs	r2, #1
 8009ee6:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8009ee8:	4b5a      	ldr	r3, [pc, #360]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009eea:	2200      	movs	r2, #0
 8009eec:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009eee:	4b59      	ldr	r3, [pc, #356]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009ef0:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8009ef4:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009ef6:	4b57      	ldr	r3, [pc, #348]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009ef8:	2200      	movs	r2, #0
 8009efa:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 11;
 8009efc:	4b55      	ldr	r3, [pc, #340]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009efe:	220b      	movs	r2, #11
 8009f00:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009f02:	4854      	ldr	r0, [pc, #336]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009f04:	f000 ff78 	bl	800adf8 <HAL_ADC_Init>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d001      	beq.n	8009f12 <MX_ADC1_Init+0x4e>
	{
		Error_Handler();
 8009f0e:	f000 fc2f 	bl	800a770 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8009f12:	2300      	movs	r3, #0
 8009f14:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8009f16:	2301      	movs	r3, #1
 8009f18:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009f1e:	1d3b      	adds	r3, r7, #4
 8009f20:	4619      	mov	r1, r3
 8009f22:	484c      	ldr	r0, [pc, #304]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009f24:	f001 f9f8 	bl	800b318 <HAL_ADC_ConfigChannel>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d001      	beq.n	8009f32 <MX_ADC1_Init+0x6e>
	{
		Error_Handler();
 8009f2e:	f000 fc1f 	bl	800a770 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 8009f32:	2301      	movs	r3, #1
 8009f34:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8009f36:	2302      	movs	r3, #2
 8009f38:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009f3a:	1d3b      	adds	r3, r7, #4
 8009f3c:	4619      	mov	r1, r3
 8009f3e:	4845      	ldr	r0, [pc, #276]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009f40:	f001 f9ea 	bl	800b318 <HAL_ADC_ConfigChannel>
 8009f44:	4603      	mov	r3, r0
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d001      	beq.n	8009f4e <MX_ADC1_Init+0x8a>
	{
		Error_Handler();
 8009f4a:	f000 fc11 	bl	800a770 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_2;
 8009f4e:	2302      	movs	r3, #2
 8009f50:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_3;
 8009f52:	2303      	movs	r3, #3
 8009f54:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009f56:	1d3b      	adds	r3, r7, #4
 8009f58:	4619      	mov	r1, r3
 8009f5a:	483e      	ldr	r0, [pc, #248]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009f5c:	f001 f9dc 	bl	800b318 <HAL_ADC_ConfigChannel>
 8009f60:	4603      	mov	r3, r0
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d001      	beq.n	8009f6a <MX_ADC1_Init+0xa6>
	{
		Error_Handler();
 8009f66:	f000 fc03 	bl	800a770 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8009f6a:	2303      	movs	r3, #3
 8009f6c:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_4;
 8009f6e:	2304      	movs	r3, #4
 8009f70:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009f72:	1d3b      	adds	r3, r7, #4
 8009f74:	4619      	mov	r1, r3
 8009f76:	4837      	ldr	r0, [pc, #220]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009f78:	f001 f9ce 	bl	800b318 <HAL_ADC_ConfigChannel>
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d001      	beq.n	8009f86 <MX_ADC1_Init+0xc2>
	{
		Error_Handler();
 8009f82:	f000 fbf5 	bl	800a770 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8009f86:	2304      	movs	r3, #4
 8009f88:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_5;
 8009f8a:	2305      	movs	r3, #5
 8009f8c:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009f8e:	1d3b      	adds	r3, r7, #4
 8009f90:	4619      	mov	r1, r3
 8009f92:	4830      	ldr	r0, [pc, #192]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009f94:	f001 f9c0 	bl	800b318 <HAL_ADC_ConfigChannel>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d001      	beq.n	8009fa2 <MX_ADC1_Init+0xde>
	{
		Error_Handler();
 8009f9e:	f000 fbe7 	bl	800a770 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8009fa2:	2305      	movs	r3, #5
 8009fa4:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_6;
 8009fa6:	2306      	movs	r3, #6
 8009fa8:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009faa:	1d3b      	adds	r3, r7, #4
 8009fac:	4619      	mov	r1, r3
 8009fae:	4829      	ldr	r0, [pc, #164]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009fb0:	f001 f9b2 	bl	800b318 <HAL_ADC_ConfigChannel>
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d001      	beq.n	8009fbe <MX_ADC1_Init+0xfa>
	{
		Error_Handler();
 8009fba:	f000 fbd9 	bl	800a770 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8009fbe:	2306      	movs	r3, #6
 8009fc0:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_7;
 8009fc2:	2307      	movs	r3, #7
 8009fc4:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009fc6:	1d3b      	adds	r3, r7, #4
 8009fc8:	4619      	mov	r1, r3
 8009fca:	4822      	ldr	r0, [pc, #136]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009fcc:	f001 f9a4 	bl	800b318 <HAL_ADC_ConfigChannel>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d001      	beq.n	8009fda <MX_ADC1_Init+0x116>
	{
		Error_Handler();
 8009fd6:	f000 fbcb 	bl	800a770 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_8;
 8009fda:	2308      	movs	r3, #8
 8009fdc:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_8;
 8009fde:	2308      	movs	r3, #8
 8009fe0:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009fe2:	1d3b      	adds	r3, r7, #4
 8009fe4:	4619      	mov	r1, r3
 8009fe6:	481b      	ldr	r0, [pc, #108]	@ (800a054 <MX_ADC1_Init+0x190>)
 8009fe8:	f001 f996 	bl	800b318 <HAL_ADC_ConfigChannel>
 8009fec:	4603      	mov	r3, r0
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d001      	beq.n	8009ff6 <MX_ADC1_Init+0x132>
	{
		Error_Handler();
 8009ff2:	f000 fbbd 	bl	800a770 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Rank = ADC_REGULAR_RANK_9;
 8009ff6:	2309      	movs	r3, #9
 8009ff8:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009ffa:	1d3b      	adds	r3, r7, #4
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	4815      	ldr	r0, [pc, #84]	@ (800a054 <MX_ADC1_Init+0x190>)
 800a000:	f001 f98a 	bl	800b318 <HAL_ADC_ConfigChannel>
 800a004:	4603      	mov	r3, r0
 800a006:	2b00      	cmp	r3, #0
 800a008:	d001      	beq.n	800a00e <MX_ADC1_Init+0x14a>
	{
		Error_Handler();
 800a00a:	f000 fbb1 	bl	800a770 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800a00e:	2310      	movs	r3, #16
 800a010:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_10;
 800a012:	230a      	movs	r3, #10
 800a014:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a016:	1d3b      	adds	r3, r7, #4
 800a018:	4619      	mov	r1, r3
 800a01a:	480e      	ldr	r0, [pc, #56]	@ (800a054 <MX_ADC1_Init+0x190>)
 800a01c:	f001 f97c 	bl	800b318 <HAL_ADC_ConfigChannel>
 800a020:	4603      	mov	r3, r0
 800a022:	2b00      	cmp	r3, #0
 800a024:	d001      	beq.n	800a02a <MX_ADC1_Init+0x166>
	{
		Error_Handler();
 800a026:	f000 fba3 	bl	800a770 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_VREFINT;
 800a02a:	2311      	movs	r3, #17
 800a02c:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_11;
 800a02e:	230b      	movs	r3, #11
 800a030:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800a032:	2307      	movs	r3, #7
 800a034:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a036:	1d3b      	adds	r3, r7, #4
 800a038:	4619      	mov	r1, r3
 800a03a:	4806      	ldr	r0, [pc, #24]	@ (800a054 <MX_ADC1_Init+0x190>)
 800a03c:	f001 f96c 	bl	800b318 <HAL_ADC_ConfigChannel>
 800a040:	4603      	mov	r3, r0
 800a042:	2b00      	cmp	r3, #0
 800a044:	d001      	beq.n	800a04a <MX_ADC1_Init+0x186>
	{
		Error_Handler();
 800a046:	f000 fb93 	bl	800a770 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800a04a:	bf00      	nop
 800a04c:	3710      	adds	r7, #16
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}
 800a052:	bf00      	nop
 800a054:	20001478 	.word	0x20001478
 800a058:	40012400 	.word	0x40012400

0800a05c <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b082      	sub	sp, #8
 800a060:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime =
 800a062:	1d3b      	adds	r3, r7, #4
 800a064:	2100      	movs	r1, #0
 800a066:	460a      	mov	r2, r1
 800a068:	801a      	strh	r2, [r3, #0]
 800a06a:	460a      	mov	r2, r1
 800a06c:	709a      	strb	r2, [r3, #2]
	{ 0 };
	RTC_DateTypeDef DateToUpdate =
 800a06e:	2300      	movs	r3, #0
 800a070:	603b      	str	r3, [r7, #0]

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 800a072:	4b1d      	ldr	r3, [pc, #116]	@ (800a0e8 <MX_RTC_Init+0x8c>)
 800a074:	4a1d      	ldr	r2, [pc, #116]	@ (800a0ec <MX_RTC_Init+0x90>)
 800a076:	601a      	str	r2, [r3, #0]
	hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800a078:	4b1b      	ldr	r3, [pc, #108]	@ (800a0e8 <MX_RTC_Init+0x8c>)
 800a07a:	f04f 32ff 	mov.w	r2, #4294967295
 800a07e:	605a      	str	r2, [r3, #4]
	hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 800a080:	4b19      	ldr	r3, [pc, #100]	@ (800a0e8 <MX_RTC_Init+0x8c>)
 800a082:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a086:	609a      	str	r2, [r3, #8]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800a088:	4817      	ldr	r0, [pc, #92]	@ (800a0e8 <MX_RTC_Init+0x8c>)
 800a08a:	f003 f923 	bl	800d2d4 <HAL_RTC_Init>
 800a08e:	4603      	mov	r3, r0
 800a090:	2b00      	cmp	r3, #0
 800a092:	d001      	beq.n	800a098 <MX_RTC_Init+0x3c>
	{
		Error_Handler();
 800a094:	f000 fb6c 	bl	800a770 <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 0x0;
 800a098:	2300      	movs	r3, #0
 800a09a:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0x0;
 800a09c:	2300      	movs	r3, #0
 800a09e:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0x0;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	71bb      	strb	r3, [r7, #6]

	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800a0a4:	1d3b      	adds	r3, r7, #4
 800a0a6:	2201      	movs	r2, #1
 800a0a8:	4619      	mov	r1, r3
 800a0aa:	480f      	ldr	r0, [pc, #60]	@ (800a0e8 <MX_RTC_Init+0x8c>)
 800a0ac:	f003 f99e 	bl	800d3ec <HAL_RTC_SetTime>
 800a0b0:	4603      	mov	r3, r0
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d001      	beq.n	800a0ba <MX_RTC_Init+0x5e>
	{
		Error_Handler();
 800a0b6:	f000 fb5b 	bl	800a770 <Error_Handler>
	}
	DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	703b      	strb	r3, [r7, #0]
	DateToUpdate.Month = RTC_MONTH_JANUARY;
 800a0be:	2301      	movs	r3, #1
 800a0c0:	707b      	strb	r3, [r7, #1]
	DateToUpdate.Date = 0x1;
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	70bb      	strb	r3, [r7, #2]
	DateToUpdate.Year = 0x0;
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 800a0ca:	463b      	mov	r3, r7
 800a0cc:	2201      	movs	r2, #1
 800a0ce:	4619      	mov	r1, r3
 800a0d0:	4805      	ldr	r0, [pc, #20]	@ (800a0e8 <MX_RTC_Init+0x8c>)
 800a0d2:	f003 fafb 	bl	800d6cc <HAL_RTC_SetDate>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d001      	beq.n	800a0e0 <MX_RTC_Init+0x84>
	{
		Error_Handler();
 800a0dc:	f000 fb48 	bl	800a770 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 800a0e0:	bf00      	nop
 800a0e2:	3708      	adds	r7, #8
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}
 800a0e8:	200014ec 	.word	0x200014ec
 800a0ec:	40002800 	.word	0x40002800

0800a0f0 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b092      	sub	sp, #72	@ 0x48
 800a0f4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig =
 800a0f6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	601a      	str	r2, [r3, #0]
 800a0fe:	605a      	str	r2, [r3, #4]
	{ 0 };
	TIM_OC_InitTypeDef sConfigOC =
 800a100:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a104:	2200      	movs	r2, #0
 800a106:	601a      	str	r2, [r3, #0]
 800a108:	605a      	str	r2, [r3, #4]
 800a10a:	609a      	str	r2, [r3, #8]
 800a10c:	60da      	str	r2, [r3, #12]
 800a10e:	611a      	str	r2, [r3, #16]
 800a110:	615a      	str	r2, [r3, #20]
 800a112:	619a      	str	r2, [r3, #24]
	{ 0 };
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig =
 800a114:	1d3b      	adds	r3, r7, #4
 800a116:	2220      	movs	r2, #32
 800a118:	2100      	movs	r1, #0
 800a11a:	4618      	mov	r0, r3
 800a11c:	f005 fc18 	bl	800f950 <memset>
	{ 0 };

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 800a120:	4b39      	ldr	r3, [pc, #228]	@ (800a208 <MX_TIM1_Init+0x118>)
 800a122:	4a3a      	ldr	r2, [pc, #232]	@ (800a20c <MX_TIM1_Init+0x11c>)
 800a124:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 71;
 800a126:	4b38      	ldr	r3, [pc, #224]	@ (800a208 <MX_TIM1_Init+0x118>)
 800a128:	2247      	movs	r2, #71	@ 0x47
 800a12a:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a12c:	4b36      	ldr	r3, [pc, #216]	@ (800a208 <MX_TIM1_Init+0x118>)
 800a12e:	2200      	movs	r2, #0
 800a130:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 999;
 800a132:	4b35      	ldr	r3, [pc, #212]	@ (800a208 <MX_TIM1_Init+0x118>)
 800a134:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800a138:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a13a:	4b33      	ldr	r3, [pc, #204]	@ (800a208 <MX_TIM1_Init+0x118>)
 800a13c:	2200      	movs	r2, #0
 800a13e:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 800a140:	4b31      	ldr	r3, [pc, #196]	@ (800a208 <MX_TIM1_Init+0x118>)
 800a142:	2200      	movs	r2, #0
 800a144:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800a146:	4b30      	ldr	r3, [pc, #192]	@ (800a208 <MX_TIM1_Init+0x118>)
 800a148:	2280      	movs	r2, #128	@ 0x80
 800a14a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800a14c:	482e      	ldr	r0, [pc, #184]	@ (800a208 <MX_TIM1_Init+0x118>)
 800a14e:	f003 ff41 	bl	800dfd4 <HAL_TIM_PWM_Init>
 800a152:	4603      	mov	r3, r0
 800a154:	2b00      	cmp	r3, #0
 800a156:	d001      	beq.n	800a15c <MX_TIM1_Init+0x6c>
	{
		Error_Handler();
 800a158:	f000 fb0a 	bl	800a770 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a15c:	2300      	movs	r3, #0
 800a15e:	643b      	str	r3, [r7, #64]	@ 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a160:	2300      	movs	r3, #0
 800a162:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800a164:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800a168:	4619      	mov	r1, r3
 800a16a:	4827      	ldr	r0, [pc, #156]	@ (800a208 <MX_TIM1_Init+0x118>)
 800a16c:	f004 fd72 	bl	800ec54 <HAL_TIMEx_MasterConfigSynchronization>
 800a170:	4603      	mov	r3, r0
 800a172:	2b00      	cmp	r3, #0
 800a174:	d001      	beq.n	800a17a <MX_TIM1_Init+0x8a>
	{
		Error_Handler();
 800a176:	f000 fafb 	bl	800a770 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a17a:	2360      	movs	r3, #96	@ 0x60
 800a17c:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfigOC.Pulse = 0;
 800a17e:	2300      	movs	r3, #0
 800a180:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a182:	2300      	movs	r3, #0
 800a184:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a186:	2300      	movs	r3, #0
 800a188:	633b      	str	r3, [r7, #48]	@ 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a18a:	2300      	movs	r3, #0
 800a18c:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a18e:	2300      	movs	r3, #0
 800a190:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a192:	2300      	movs	r3, #0
 800a194:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a196:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a19a:	2200      	movs	r2, #0
 800a19c:	4619      	mov	r1, r3
 800a19e:	481a      	ldr	r0, [pc, #104]	@ (800a208 <MX_TIM1_Init+0x118>)
 800a1a0:	f004 f8fa 	bl	800e398 <HAL_TIM_PWM_ConfigChannel>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d001      	beq.n	800a1ae <MX_TIM1_Init+0xbe>
	{
		Error_Handler();
 800a1aa:	f000 fae1 	bl	800a770 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800a1ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a1b2:	220c      	movs	r2, #12
 800a1b4:	4619      	mov	r1, r3
 800a1b6:	4814      	ldr	r0, [pc, #80]	@ (800a208 <MX_TIM1_Init+0x118>)
 800a1b8:	f004 f8ee 	bl	800e398 <HAL_TIM_PWM_ConfigChannel>
 800a1bc:	4603      	mov	r3, r0
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d001      	beq.n	800a1c6 <MX_TIM1_Init+0xd6>
	{
		Error_Handler();
 800a1c2:	f000 fad5 	bl	800a770 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a1da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a1de:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800a1e4:	1d3b      	adds	r3, r7, #4
 800a1e6:	4619      	mov	r1, r3
 800a1e8:	4807      	ldr	r0, [pc, #28]	@ (800a208 <MX_TIM1_Init+0x118>)
 800a1ea:	f004 fd91 	bl	800ed10 <HAL_TIMEx_ConfigBreakDeadTime>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d001      	beq.n	800a1f8 <MX_TIM1_Init+0x108>
	{
		Error_Handler();
 800a1f4:	f000 fabc 	bl	800a770 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 800a1f8:	4803      	ldr	r0, [pc, #12]	@ (800a208 <MX_TIM1_Init+0x118>)
 800a1fa:	f000 fbe3 	bl	800a9c4 <HAL_TIM_MspPostInit>

}
 800a1fe:	bf00      	nop
 800a200:	3748      	adds	r7, #72	@ 0x48
 800a202:	46bd      	mov	sp, r7
 800a204:	bd80      	pop	{r7, pc}
 800a206:	bf00      	nop
 800a208:	20001500 	.word	0x20001500
 800a20c:	40012c00 	.word	0x40012c00

0800a210 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b086      	sub	sp, #24
 800a214:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig =
 800a216:	f107 0308 	add.w	r3, r7, #8
 800a21a:	2200      	movs	r2, #0
 800a21c:	601a      	str	r2, [r3, #0]
 800a21e:	605a      	str	r2, [r3, #4]
 800a220:	609a      	str	r2, [r3, #8]
 800a222:	60da      	str	r2, [r3, #12]
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 800a224:	463b      	mov	r3, r7
 800a226:	2200      	movs	r2, #0
 800a228:	601a      	str	r2, [r3, #0]
 800a22a:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 800a22c:	4b1d      	ldr	r3, [pc, #116]	@ (800a2a4 <MX_TIM3_Init+0x94>)
 800a22e:	4a1e      	ldr	r2, [pc, #120]	@ (800a2a8 <MX_TIM3_Init+0x98>)
 800a230:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 500;
 800a232:	4b1c      	ldr	r3, [pc, #112]	@ (800a2a4 <MX_TIM3_Init+0x94>)
 800a234:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800a238:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a23a:	4b1a      	ldr	r3, [pc, #104]	@ (800a2a4 <MX_TIM3_Init+0x94>)
 800a23c:	2200      	movs	r2, #0
 800a23e:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 71;
 800a240:	4b18      	ldr	r3, [pc, #96]	@ (800a2a4 <MX_TIM3_Init+0x94>)
 800a242:	2247      	movs	r2, #71	@ 0x47
 800a244:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a246:	4b17      	ldr	r3, [pc, #92]	@ (800a2a4 <MX_TIM3_Init+0x94>)
 800a248:	2200      	movs	r2, #0
 800a24a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800a24c:	4b15      	ldr	r3, [pc, #84]	@ (800a2a4 <MX_TIM3_Init+0x94>)
 800a24e:	2280      	movs	r2, #128	@ 0x80
 800a250:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800a252:	4814      	ldr	r0, [pc, #80]	@ (800a2a4 <MX_TIM3_Init+0x94>)
 800a254:	f003 fe1c 	bl	800de90 <HAL_TIM_Base_Init>
 800a258:	4603      	mov	r3, r0
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d001      	beq.n	800a262 <MX_TIM3_Init+0x52>
	{
		Error_Handler();
 800a25e:	f000 fa87 	bl	800a770 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a262:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a266:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800a268:	f107 0308 	add.w	r3, r7, #8
 800a26c:	4619      	mov	r1, r3
 800a26e:	480d      	ldr	r0, [pc, #52]	@ (800a2a4 <MX_TIM3_Init+0x94>)
 800a270:	f004 f954 	bl	800e51c <HAL_TIM_ConfigClockSource>
 800a274:	4603      	mov	r3, r0
 800a276:	2b00      	cmp	r3, #0
 800a278:	d001      	beq.n	800a27e <MX_TIM3_Init+0x6e>
	{
		Error_Handler();
 800a27a:	f000 fa79 	bl	800a770 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a27e:	2300      	movs	r3, #0
 800a280:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a282:	2300      	movs	r3, #0
 800a284:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800a286:	463b      	mov	r3, r7
 800a288:	4619      	mov	r1, r3
 800a28a:	4806      	ldr	r0, [pc, #24]	@ (800a2a4 <MX_TIM3_Init+0x94>)
 800a28c:	f004 fce2 	bl	800ec54 <HAL_TIMEx_MasterConfigSynchronization>
 800a290:	4603      	mov	r3, r0
 800a292:	2b00      	cmp	r3, #0
 800a294:	d001      	beq.n	800a29a <MX_TIM3_Init+0x8a>
	{
		Error_Handler();
 800a296:	f000 fa6b 	bl	800a770 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 800a29a:	bf00      	nop
 800a29c:	3718      	adds	r7, #24
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
 800a2a2:	bf00      	nop
 800a2a4:	20001548 	.word	0x20001548
 800a2a8:	40000400 	.word	0x40000400

0800a2ac <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800a2b0:	4b14      	ldr	r3, [pc, #80]	@ (800a304 <MX_USART1_UART_Init+0x58>)
 800a2b2:	4a15      	ldr	r2, [pc, #84]	@ (800a308 <MX_USART1_UART_Init+0x5c>)
 800a2b4:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 800a2b6:	4b13      	ldr	r3, [pc, #76]	@ (800a304 <MX_USART1_UART_Init+0x58>)
 800a2b8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800a2bc:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_9B;
 800a2be:	4b11      	ldr	r3, [pc, #68]	@ (800a304 <MX_USART1_UART_Init+0x58>)
 800a2c0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800a2c4:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800a2c6:	4b0f      	ldr	r3, [pc, #60]	@ (800a304 <MX_USART1_UART_Init+0x58>)
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_EVEN;
 800a2cc:	4b0d      	ldr	r3, [pc, #52]	@ (800a304 <MX_USART1_UART_Init+0x58>)
 800a2ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a2d2:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800a2d4:	4b0b      	ldr	r3, [pc, #44]	@ (800a304 <MX_USART1_UART_Init+0x58>)
 800a2d6:	220c      	movs	r2, #12
 800a2d8:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a2da:	4b0a      	ldr	r3, [pc, #40]	@ (800a304 <MX_USART1_UART_Init+0x58>)
 800a2dc:	2200      	movs	r2, #0
 800a2de:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a2e0:	4b08      	ldr	r3, [pc, #32]	@ (800a304 <MX_USART1_UART_Init+0x58>)
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 800a2e6:	4807      	ldr	r0, [pc, #28]	@ (800a304 <MX_USART1_UART_Init+0x58>)
 800a2e8:	f004 fd75 	bl	800edd6 <HAL_UART_Init>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d001      	beq.n	800a2f6 <MX_USART1_UART_Init+0x4a>
	{
		Error_Handler();
 800a2f2:	f000 fa3d 	bl	800a770 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */
	HAL_UART_Receive_IT(&huart1, (uint8_t*) &serialRxPort1, 1); // start uart rx process
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	4904      	ldr	r1, [pc, #16]	@ (800a30c <MX_USART1_UART_Init+0x60>)
 800a2fa:	4802      	ldr	r0, [pc, #8]	@ (800a304 <MX_USART1_UART_Init+0x58>)
 800a2fc:	f004 fdf0 	bl	800eee0 <HAL_UART_Receive_IT>
	/* USER CODE END USART1_Init 2 */

}
 800a300:	bf00      	nop
 800a302:	bd80      	pop	{r7, pc}
 800a304:	20001590 	.word	0x20001590
 800a308:	40013800 	.word	0x40013800
 800a30c:	20001667 	.word	0x20001667

0800a310 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 800a314:	4b13      	ldr	r3, [pc, #76]	@ (800a364 <MX_USART3_UART_Init+0x54>)
 800a316:	4a14      	ldr	r2, [pc, #80]	@ (800a368 <MX_USART3_UART_Init+0x58>)
 800a318:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 9600;
 800a31a:	4b12      	ldr	r3, [pc, #72]	@ (800a364 <MX_USART3_UART_Init+0x54>)
 800a31c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800a320:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800a322:	4b10      	ldr	r3, [pc, #64]	@ (800a364 <MX_USART3_UART_Init+0x54>)
 800a324:	2200      	movs	r2, #0
 800a326:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800a328:	4b0e      	ldr	r3, [pc, #56]	@ (800a364 <MX_USART3_UART_Init+0x54>)
 800a32a:	2200      	movs	r2, #0
 800a32c:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 800a32e:	4b0d      	ldr	r3, [pc, #52]	@ (800a364 <MX_USART3_UART_Init+0x54>)
 800a330:	2200      	movs	r2, #0
 800a332:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 800a334:	4b0b      	ldr	r3, [pc, #44]	@ (800a364 <MX_USART3_UART_Init+0x54>)
 800a336:	220c      	movs	r2, #12
 800a338:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a33a:	4b0a      	ldr	r3, [pc, #40]	@ (800a364 <MX_USART3_UART_Init+0x54>)
 800a33c:	2200      	movs	r2, #0
 800a33e:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800a340:	4b08      	ldr	r3, [pc, #32]	@ (800a364 <MX_USART3_UART_Init+0x54>)
 800a342:	2200      	movs	r2, #0
 800a344:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 800a346:	4807      	ldr	r0, [pc, #28]	@ (800a364 <MX_USART3_UART_Init+0x54>)
 800a348:	f004 fd45 	bl	800edd6 <HAL_UART_Init>
 800a34c:	4603      	mov	r3, r0
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d001      	beq.n	800a356 <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 800a352:	f000 fa0d 	bl	800a770 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */
	HAL_UART_Receive_IT(&huart3, (uint8_t*) &serialRxPort2, 1); // start uart rx process
 800a356:	2201      	movs	r2, #1
 800a358:	4904      	ldr	r1, [pc, #16]	@ (800a36c <MX_USART3_UART_Init+0x5c>)
 800a35a:	4802      	ldr	r0, [pc, #8]	@ (800a364 <MX_USART3_UART_Init+0x54>)
 800a35c:	f004 fdc0 	bl	800eee0 <HAL_UART_Receive_IT>
	/* USER CODE END USART3_Init 2 */

}
 800a360:	bf00      	nop
 800a362:	bd80      	pop	{r7, pc}
 800a364:	200015d8 	.word	0x200015d8
 800a368:	40004800 	.word	0x40004800
 800a36c:	20001670 	.word	0x20001670

0800a370 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b082      	sub	sp, #8
 800a374:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 800a376:	4b10      	ldr	r3, [pc, #64]	@ (800a3b8 <MX_DMA_Init+0x48>)
 800a378:	695b      	ldr	r3, [r3, #20]
 800a37a:	4a0f      	ldr	r2, [pc, #60]	@ (800a3b8 <MX_DMA_Init+0x48>)
 800a37c:	f043 0301 	orr.w	r3, r3, #1
 800a380:	6153      	str	r3, [r2, #20]
 800a382:	4b0d      	ldr	r3, [pc, #52]	@ (800a3b8 <MX_DMA_Init+0x48>)
 800a384:	695b      	ldr	r3, [r3, #20]
 800a386:	f003 0301 	and.w	r3, r3, #1
 800a38a:	607b      	str	r3, [r7, #4]
 800a38c:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 800a38e:	2200      	movs	r2, #0
 800a390:	2101      	movs	r1, #1
 800a392:	200b      	movs	r0, #11
 800a394:	f001 fb5f 	bl	800ba56 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800a398:	200b      	movs	r0, #11
 800a39a:	f001 fb78 	bl	800ba8e <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800a39e:	2200      	movs	r2, #0
 800a3a0:	2100      	movs	r1, #0
 800a3a2:	200e      	movs	r0, #14
 800a3a4:	f001 fb57 	bl	800ba56 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800a3a8:	200e      	movs	r0, #14
 800a3aa:	f001 fb70 	bl	800ba8e <HAL_NVIC_EnableIRQ>

}
 800a3ae:	bf00      	nop
 800a3b0:	3708      	adds	r7, #8
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}
 800a3b6:	bf00      	nop
 800a3b8:	40021000 	.word	0x40021000

0800a3bc <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b088      	sub	sp, #32
 800a3c0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 800a3c2:	f107 0310 	add.w	r3, r7, #16
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	601a      	str	r2, [r3, #0]
 800a3ca:	605a      	str	r2, [r3, #4]
 800a3cc:	609a      	str	r2, [r3, #8]
 800a3ce:	60da      	str	r2, [r3, #12]
	{ 0 };
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800a3d0:	4b34      	ldr	r3, [pc, #208]	@ (800a4a4 <MX_GPIO_Init+0xe8>)
 800a3d2:	699b      	ldr	r3, [r3, #24]
 800a3d4:	4a33      	ldr	r2, [pc, #204]	@ (800a4a4 <MX_GPIO_Init+0xe8>)
 800a3d6:	f043 0320 	orr.w	r3, r3, #32
 800a3da:	6193      	str	r3, [r2, #24]
 800a3dc:	4b31      	ldr	r3, [pc, #196]	@ (800a4a4 <MX_GPIO_Init+0xe8>)
 800a3de:	699b      	ldr	r3, [r3, #24]
 800a3e0:	f003 0320 	and.w	r3, r3, #32
 800a3e4:	60fb      	str	r3, [r7, #12]
 800a3e6:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800a3e8:	4b2e      	ldr	r3, [pc, #184]	@ (800a4a4 <MX_GPIO_Init+0xe8>)
 800a3ea:	699b      	ldr	r3, [r3, #24]
 800a3ec:	4a2d      	ldr	r2, [pc, #180]	@ (800a4a4 <MX_GPIO_Init+0xe8>)
 800a3ee:	f043 0304 	orr.w	r3, r3, #4
 800a3f2:	6193      	str	r3, [r2, #24]
 800a3f4:	4b2b      	ldr	r3, [pc, #172]	@ (800a4a4 <MX_GPIO_Init+0xe8>)
 800a3f6:	699b      	ldr	r3, [r3, #24]
 800a3f8:	f003 0304 	and.w	r3, r3, #4
 800a3fc:	60bb      	str	r3, [r7, #8]
 800a3fe:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800a400:	4b28      	ldr	r3, [pc, #160]	@ (800a4a4 <MX_GPIO_Init+0xe8>)
 800a402:	699b      	ldr	r3, [r3, #24]
 800a404:	4a27      	ldr	r2, [pc, #156]	@ (800a4a4 <MX_GPIO_Init+0xe8>)
 800a406:	f043 0308 	orr.w	r3, r3, #8
 800a40a:	6193      	str	r3, [r2, #24]
 800a40c:	4b25      	ldr	r3, [pc, #148]	@ (800a4a4 <MX_GPIO_Init+0xe8>)
 800a40e:	699b      	ldr	r3, [r3, #24]
 800a410:	f003 0308 	and.w	r3, r3, #8
 800a414:	607b      	str	r3, [r7, #4]
 800a416:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(EC_TEST_GPIO_Port, EC_TEST_Pin, GPIO_PIN_RESET);
 800a418:	2200      	movs	r2, #0
 800a41a:	2180      	movs	r1, #128	@ 0x80
 800a41c:	4822      	ldr	r0, [pc, #136]	@ (800a4a8 <MX_GPIO_Init+0xec>)
 800a41e:	f002 f99c 	bl	800c75a <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 800a422:	2200      	movs	r2, #0
 800a424:	f24a 1158 	movw	r1, #41304	@ 0xa158
 800a428:	4820      	ldr	r0, [pc, #128]	@ (800a4ac <MX_GPIO_Init+0xf0>)
 800a42a:	f002 f996 	bl	800c75a <HAL_GPIO_WritePin>
			OCP_RESET_Pin | GFIC_TEST_Pin | GFIC_RESET_Pin | BOARD_LED_Pin
					| BUZZER_Pin | L_RELAY_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : EC_TEST_Pin */
	GPIO_InitStruct.Pin = EC_TEST_Pin;
 800a42e:	2380      	movs	r3, #128	@ 0x80
 800a430:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a432:	2301      	movs	r3, #1
 800a434:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a436:	2300      	movs	r3, #0
 800a438:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a43a:	2302      	movs	r3, #2
 800a43c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(EC_TEST_GPIO_Port, &GPIO_InitStruct);
 800a43e:	f107 0310 	add.w	r3, r7, #16
 800a442:	4619      	mov	r1, r3
 800a444:	4818      	ldr	r0, [pc, #96]	@ (800a4a8 <MX_GPIO_Init+0xec>)
 800a446:	f001 ffed 	bl	800c424 <HAL_GPIO_Init>

	/*Configure GPIO pins : GFIC_TEST_SENSE_Pin GFIC_SENSE_Pin C_FB_Pin MODE_SET_Pin */
	GPIO_InitStruct.Pin = GFIC_TEST_SENSE_Pin | GFIC_SENSE_Pin | C_FB_Pin
 800a44a:	f245 03a0 	movw	r3, #20640	@ 0x50a0
 800a44e:	613b      	str	r3, [r7, #16]
			| MODE_SET_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a450:	2300      	movs	r3, #0
 800a452:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a454:	2300      	movs	r3, #0
 800a456:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a458:	f107 0310 	add.w	r3, r7, #16
 800a45c:	4619      	mov	r1, r3
 800a45e:	4813      	ldr	r0, [pc, #76]	@ (800a4ac <MX_GPIO_Init+0xf0>)
 800a460:	f001 ffe0 	bl	800c424 <HAL_GPIO_Init>

	/*Configure GPIO pins : OCP_RESET_Pin GFIC_TEST_Pin GFIC_RESET_Pin BOARD_LED_Pin
	 BUZZER_Pin L_RELAY_Pin */
	GPIO_InitStruct.Pin = OCP_RESET_Pin | GFIC_TEST_Pin | GFIC_RESET_Pin
 800a464:	f24a 1358 	movw	r3, #41304	@ 0xa158
 800a468:	613b      	str	r3, [r7, #16]
			| BOARD_LED_Pin | BUZZER_Pin | L_RELAY_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a46a:	2301      	movs	r3, #1
 800a46c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a46e:	2300      	movs	r3, #0
 800a470:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a472:	2302      	movs	r3, #2
 800a474:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a476:	f107 0310 	add.w	r3, r7, #16
 800a47a:	4619      	mov	r1, r3
 800a47c:	480b      	ldr	r0, [pc, #44]	@ (800a4ac <MX_GPIO_Init+0xf0>)
 800a47e:	f001 ffd1 	bl	800c424 <HAL_GPIO_Init>

	/*Configure GPIO pin : PHASE_SET_Pin */
	GPIO_InitStruct.Pin = PHASE_SET_Pin;
 800a482:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a486:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a488:	2300      	movs	r3, #0
 800a48a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a48c:	2300      	movs	r3, #0
 800a48e:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(PHASE_SET_GPIO_Port, &GPIO_InitStruct);
 800a490:	f107 0310 	add.w	r3, r7, #16
 800a494:	4619      	mov	r1, r3
 800a496:	4804      	ldr	r0, [pc, #16]	@ (800a4a8 <MX_GPIO_Init+0xec>)
 800a498:	f001 ffc4 	bl	800c424 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800a49c:	bf00      	nop
 800a49e:	3720      	adds	r7, #32
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}
 800a4a4:	40021000 	.word	0x40021000
 800a4a8:	40010800 	.word	0x40010800
 800a4ac:	40010c00 	.word	0x40010c00

0800a4b0 <HAL_TIM_PeriodElapsedCallback>:
//################################################################################
//--------------------------------------------------------------------------------
//			Timer interrupt handler	- 500us
//--------------------------------------------------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b082      	sub	sp, #8
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	4a20      	ldr	r2, [pc, #128]	@ (800a540 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d139      	bne.n	800a536 <HAL_TIM_PeriodElapsedCallback+0x86>
	{
		/*---------------------------------------------------
		 Timers count functions
		 ---------------------------------------------------*/
		tick_count(&timeout);
 800a4c2:	4820      	ldr	r0, [pc, #128]	@ (800a544 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800a4c4:	f7fe fc10 	bl	8008ce8 <tick_count>
		tick_count(&gfi_test);
 800a4c8:	481f      	ldr	r0, [pc, #124]	@ (800a548 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800a4ca:	f7fe fc0d 	bl	8008ce8 <tick_count>
		tick_count(&load_balance6s);
 800a4ce:	481f      	ldr	r0, [pc, #124]	@ (800a54c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800a4d0:	f7fe fc0a 	bl	8008ce8 <tick_count>
		tick_count(&error_handler);
 800a4d4:	481e      	ldr	r0, [pc, #120]	@ (800a550 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800a4d6:	f7fe fc07 	bl	8008ce8 <tick_count>
		tick_count(&rtc_checkCounter);
 800a4da:	481e      	ldr	r0, [pc, #120]	@ (800a554 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800a4dc:	f7fe fc04 	bl	8008ce8 <tick_count>

		/*---------------------------------------------------
		 Main state machine function
		 ---------------------------------------------------*/
		check_vehicleConnector();
 800a4e0:	f7fb ffaa 	bl	8006438 <check_vehicleConnector>
		get_GPIOFeedback();
 800a4e4:	f7fc fa4a 	bl	800697c <get_GPIOFeedback>

		if (charger_init_flag == true)
 800a4e8:	4b1b      	ldr	r3, [pc, #108]	@ (800a558 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800a4ea:	781b      	ldrb	r3, [r3, #0]
 800a4ec:	b2db      	uxtb	r3, r3
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d00a      	beq.n	800a508 <HAL_TIM_PeriodElapsedCallback+0x58>
		{
			load_balance(0);
 800a4f2:	2000      	movs	r0, #0
 800a4f4:	f7fb fe74 	bl	80061e0 <load_balance>
			monitor_cp();
 800a4f8:	f7fb feb0 	bl	800625c <monitor_cp>

			/*---------------------------------------------------
			 Error logger
			 ---------------------------------------------------*/
			errorDetector();
 800a4fc:	f7fc fd88 	bl	8007010 <errorDetector>
			errorHandler();
 800a500:	f7fc fdf8 	bl	80070f4 <errorHandler>

			sm_control_run();
 800a504:	f7fd fcd2 	bl	8007eac <sm_control_run>
		}

		/*---------------------------------------------------
		 CP duty set function
		 ---------------------------------------------------*/
		if (cp_calibrate == true)
 800a508:	4b14      	ldr	r3, [pc, #80]	@ (800a55c <HAL_TIM_PeriodElapsedCallback+0xac>)
 800a50a:	781b      	ldrb	r3, [r3, #0]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d001      	beq.n	800a514 <HAL_TIM_PeriodElapsedCallback+0x64>
		{
			setCP_duty();
 800a510:	f7fb ff0a 	bl	8006328 <setCP_duty>
		}

		static uint8_t CSMS_trigCount = 0;

		CSMS_trigCount++;
 800a514:	4b12      	ldr	r3, [pc, #72]	@ (800a560 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800a516:	781b      	ldrb	r3, [r3, #0]
 800a518:	3301      	adds	r3, #1
 800a51a:	b2da      	uxtb	r2, r3
 800a51c:	4b10      	ldr	r3, [pc, #64]	@ (800a560 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800a51e:	701a      	strb	r2, [r3, #0]

		if (CSMS_trigCount > 1) // 500 us adapter
 800a520:	4b0f      	ldr	r3, [pc, #60]	@ (800a560 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800a522:	781b      	ldrb	r3, [r3, #0]
 800a524:	2b01      	cmp	r3, #1
 800a526:	d906      	bls.n	800a536 <HAL_TIM_PeriodElapsedCallback+0x86>
		{
			CSMS_trigCount = 0;
 800a528:	4b0d      	ldr	r3, [pc, #52]	@ (800a560 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800a52a:	2200      	movs	r2, #0
 800a52c:	701a      	strb	r2, [r3, #0]
			CSMS_Intick(); // 1ms timer
 800a52e:	f7fa fb51 	bl	8004bd4 <CSMS_Intick>
			ModbusRTU_Intick();
 800a532:	f7fe fe19 	bl	8009168 <ModbusRTU_Intick>
		}
	}
}
 800a536:	bf00      	nop
 800a538:	3708      	adds	r7, #8
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}
 800a53e:	bf00      	nop
 800a540:	40000400 	.word	0x40000400
 800a544:	20000aa8 	.word	0x20000aa8
 800a548:	20000abc 	.word	0x20000abc
 800a54c:	20000af8 	.word	0x20000af8
 800a550:	20000b0c 	.word	0x20000b0c
 800a554:	20000ad0 	.word	0x20000ad0
 800a558:	2000099f 	.word	0x2000099f
 800a55c:	20001666 	.word	0x20001666
 800a560:	2000167c 	.word	0x2000167c
 800a564:	00000000 	.word	0x00000000

0800a568 <HAL_ADC_ConvCpltCallback>:
//--------------------------------------------------------------------------------
//			ADC interrupt handler - used to run CP voltage function
//--------------------------------------------------------------------------------

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800a568:	b590      	push	{r4, r7, lr}
 800a56a:	b083      	sub	sp, #12
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
	/* Prevent unused argument(s) compilation warning */
	getCP_voltage();
 800a570:	f7fb fb22 	bl	8005bb8 <getCP_voltage>

	VREF = ((1.2 / adc_store[10]) * 4095.0);
 800a574:	4b2c      	ldr	r3, [pc, #176]	@ (800a628 <HAL_ADC_ConvCpltCallback+0xc0>)
 800a576:	8a9b      	ldrh	r3, [r3, #20]
 800a578:	b29b      	uxth	r3, r3
 800a57a:	4618      	mov	r0, r3
 800a57c:	f7f9 fb3a 	bl	8003bf4 <__aeabi_i2d>
 800a580:	4602      	mov	r2, r0
 800a582:	460b      	mov	r3, r1
 800a584:	f04f 3033 	mov.w	r0, #858993459	@ 0x33333333
 800a588:	4928      	ldr	r1, [pc, #160]	@ (800a62c <HAL_ADC_ConvCpltCallback+0xc4>)
 800a58a:	f7f9 fcc7 	bl	8003f1c <__aeabi_ddiv>
 800a58e:	4602      	mov	r2, r0
 800a590:	460b      	mov	r3, r1
 800a592:	4610      	mov	r0, r2
 800a594:	4619      	mov	r1, r3
 800a596:	a322      	add	r3, pc, #136	@ (adr r3, 800a620 <HAL_ADC_ConvCpltCallback+0xb8>)
 800a598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a59c:	f7f9 fb94 	bl	8003cc8 <__aeabi_dmul>
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	460b      	mov	r3, r1
 800a5a4:	4610      	mov	r0, r2
 800a5a6:	4619      	mov	r1, r3
 800a5a8:	f7f9 fe86 	bl	80042b8 <__aeabi_d2f>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	4a20      	ldr	r2, [pc, #128]	@ (800a630 <HAL_ADC_ConvCpltCallback+0xc8>)
 800a5b0:	6013      	str	r3, [r2, #0]
	VREF_SUM = VREF_SUM + VREF;
 800a5b2:	4b20      	ldr	r3, [pc, #128]	@ (800a634 <HAL_ADC_ConvCpltCallback+0xcc>)
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	4a1e      	ldr	r2, [pc, #120]	@ (800a630 <HAL_ADC_ConvCpltCallback+0xc8>)
 800a5b8:	6812      	ldr	r2, [r2, #0]
 800a5ba:	4611      	mov	r1, r2
 800a5bc:	4618      	mov	r0, r3
 800a5be:	f7f9 fed1 	bl	8004364 <__addsf3>
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	4b1b      	ldr	r3, [pc, #108]	@ (800a634 <HAL_ADC_ConvCpltCallback+0xcc>)
 800a5c8:	601a      	str	r2, [r3, #0]
	vref_count++;
 800a5ca:	4b1b      	ldr	r3, [pc, #108]	@ (800a638 <HAL_ADC_ConvCpltCallback+0xd0>)
 800a5cc:	781b      	ldrb	r3, [r3, #0]
 800a5ce:	b2db      	uxtb	r3, r3
 800a5d0:	3301      	adds	r3, #1
 800a5d2:	b2da      	uxtb	r2, r3
 800a5d4:	4b18      	ldr	r3, [pc, #96]	@ (800a638 <HAL_ADC_ConvCpltCallback+0xd0>)
 800a5d6:	701a      	strb	r2, [r3, #0]

	if (vref_count >= 20)
 800a5d8:	4b17      	ldr	r3, [pc, #92]	@ (800a638 <HAL_ADC_ConvCpltCallback+0xd0>)
 800a5da:	781b      	ldrb	r3, [r3, #0]
 800a5dc:	b2db      	uxtb	r3, r3
 800a5de:	2b13      	cmp	r3, #19
 800a5e0:	d917      	bls.n	800a612 <HAL_ADC_ConvCpltCallback+0xaa>
	{
		VREF_AVG = (VREF_SUM / vref_count);
 800a5e2:	4b14      	ldr	r3, [pc, #80]	@ (800a634 <HAL_ADC_ConvCpltCallback+0xcc>)
 800a5e4:	681c      	ldr	r4, [r3, #0]
 800a5e6:	4b14      	ldr	r3, [pc, #80]	@ (800a638 <HAL_ADC_ConvCpltCallback+0xd0>)
 800a5e8:	781b      	ldrb	r3, [r3, #0]
 800a5ea:	b2db      	uxtb	r3, r3
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	f7f9 ff6d 	bl	80044cc <__aeabi_i2f>
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	4619      	mov	r1, r3
 800a5f6:	4620      	mov	r0, r4
 800a5f8:	f7fa f870 	bl	80046dc <__aeabi_fdiv>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	461a      	mov	r2, r3
 800a600:	4b0e      	ldr	r3, [pc, #56]	@ (800a63c <HAL_ADC_ConvCpltCallback+0xd4>)
 800a602:	601a      	str	r2, [r3, #0]
		VREF_SUM = 0.0;
 800a604:	4b0b      	ldr	r3, [pc, #44]	@ (800a634 <HAL_ADC_ConvCpltCallback+0xcc>)
 800a606:	f04f 0200 	mov.w	r2, #0
 800a60a:	601a      	str	r2, [r3, #0]
		vref_count = 0;
 800a60c:	4b0a      	ldr	r3, [pc, #40]	@ (800a638 <HAL_ADC_ConvCpltCallback+0xd0>)
 800a60e:	2200      	movs	r2, #0
 800a610:	701a      	strb	r2, [r3, #0]
	}
	/* NOTE : This function should not be modified. When the callback is needed,
	 function HAL_ADC_ConvCpltCallback must be implemented in the user file.
	 */
}
 800a612:	bf00      	nop
 800a614:	370c      	adds	r7, #12
 800a616:	46bd      	mov	sp, r7
 800a618:	bd90      	pop	{r4, r7, pc}
 800a61a:	bf00      	nop
 800a61c:	f3af 8000 	nop.w
 800a620:	00000000 	.word	0x00000000
 800a624:	40affe00 	.word	0x40affe00
 800a628:	20000988 	.word	0x20000988
 800a62c:	3ff33333 	.word	0x3ff33333
 800a630:	20000a08 	.word	0x20000a08
 800a634:	20000a0c 	.word	0x20000a0c
 800a638:	20000a14 	.word	0x20000a14
 800a63c:	20000a10 	.word	0x20000a10

0800a640 <huart1TransmitIT>:
/*----------------------------------------------------------------------------
 * UART Wrappers
 *----------------------------------------------------------------------------*/

static void huart1TransmitIT(uint8_t *pData, uint16_t Length)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b084      	sub	sp, #16
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
 800a648:	460b      	mov	r3, r1
 800a64a:	807b      	strh	r3, [r7, #2]
	UART_HandleTypeDef *huart = &huart1;
 800a64c:	4b0c      	ldr	r3, [pc, #48]	@ (800a680 <huart1TransmitIT+0x40>)
 800a64e:	60fb      	str	r3, [r7, #12]
	if (HAL_UART_Transmit_IT(huart, pData, Length) == HAL_OK)
 800a650:	887b      	ldrh	r3, [r7, #2]
 800a652:	461a      	mov	r2, r3
 800a654:	6879      	ldr	r1, [r7, #4]
 800a656:	68f8      	ldr	r0, [r7, #12]
 800a658:	f004 fc0d 	bl	800ee76 <HAL_UART_Transmit_IT>
 800a65c:	4603      	mov	r3, r0
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d105      	bne.n	800a66e <huart1TransmitIT+0x2e>
	{
		serialPort1TxCount++;
 800a662:	4b08      	ldr	r3, [pc, #32]	@ (800a684 <huart1TransmitIT+0x44>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	3301      	adds	r3, #1
 800a668:	4a06      	ldr	r2, [pc, #24]	@ (800a684 <huart1TransmitIT+0x44>)
 800a66a:	6013      	str	r3, [r2, #0]
	}
	else
	{
		serialPort1TxCount--;
	}
}
 800a66c:	e004      	b.n	800a678 <huart1TransmitIT+0x38>
		serialPort1TxCount--;
 800a66e:	4b05      	ldr	r3, [pc, #20]	@ (800a684 <huart1TransmitIT+0x44>)
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	3b01      	subs	r3, #1
 800a674:	4a03      	ldr	r2, [pc, #12]	@ (800a684 <huart1TransmitIT+0x44>)
 800a676:	6013      	str	r3, [r2, #0]
}
 800a678:	bf00      	nop
 800a67a:	3710      	adds	r7, #16
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}
 800a680:	20001590 	.word	0x20001590
 800a684:	20001668 	.word	0x20001668

0800a688 <huart3TransmitIT>:

static void huart3TransmitIT(uint8_t *pData, uint16_t Length)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b084      	sub	sp, #16
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	460b      	mov	r3, r1
 800a692:	807b      	strh	r3, [r7, #2]
	UART_HandleTypeDef *huart = &huart3;
 800a694:	4b0c      	ldr	r3, [pc, #48]	@ (800a6c8 <huart3TransmitIT+0x40>)
 800a696:	60fb      	str	r3, [r7, #12]
	if (HAL_UART_Transmit_IT(huart, pData, Length) == HAL_OK)
 800a698:	887b      	ldrh	r3, [r7, #2]
 800a69a:	461a      	mov	r2, r3
 800a69c:	6879      	ldr	r1, [r7, #4]
 800a69e:	68f8      	ldr	r0, [r7, #12]
 800a6a0:	f004 fbe9 	bl	800ee76 <HAL_UART_Transmit_IT>
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d105      	bne.n	800a6b6 <huart3TransmitIT+0x2e>
	{
		serialPort2TxCount++;
 800a6aa:	4b08      	ldr	r3, [pc, #32]	@ (800a6cc <huart3TransmitIT+0x44>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	3301      	adds	r3, #1
 800a6b0:	4a06      	ldr	r2, [pc, #24]	@ (800a6cc <huart3TransmitIT+0x44>)
 800a6b2:	6013      	str	r3, [r2, #0]
	}
	else
	{
		serialPort2TxCount--;
	}
}
 800a6b4:	e004      	b.n	800a6c0 <huart3TransmitIT+0x38>
		serialPort2TxCount--;
 800a6b6:	4b05      	ldr	r3, [pc, #20]	@ (800a6cc <huart3TransmitIT+0x44>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	3b01      	subs	r3, #1
 800a6bc:	4a03      	ldr	r2, [pc, #12]	@ (800a6cc <huart3TransmitIT+0x44>)
 800a6be:	6013      	str	r3, [r2, #0]
}
 800a6c0:	bf00      	nop
 800a6c2:	3710      	adds	r7, #16
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}
 800a6c8:	200015d8 	.word	0x200015d8
 800a6cc:	20001674 	.word	0x20001674

0800a6d0 <transmitSerial>:

void transmitSerial(void)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	af00      	add	r7, sp, #0
	CSMS_transmitSerial(huart1TransmitIT);
 800a6d4:	4803      	ldr	r0, [pc, #12]	@ (800a6e4 <transmitSerial+0x14>)
 800a6d6:	f7fa fb1f 	bl	8004d18 <CSMS_transmitSerial>
	ModbusRTU_transmitSerial(huart3TransmitIT);
 800a6da:	4803      	ldr	r0, [pc, #12]	@ (800a6e8 <transmitSerial+0x18>)
 800a6dc:	f7fe ff1a 	bl	8009514 <ModbusRTU_transmitSerial>
}
 800a6e0:	bf00      	nop
 800a6e2:	bd80      	pop	{r7, pc}
 800a6e4:	0800a641 	.word	0x0800a641
 800a6e8:	0800a689 	.word	0x0800a689

0800a6ec <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b082      	sub	sp, #8
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
#if SERIAL_ACTIVE
	if (huart == &huart1)
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	4a18      	ldr	r2, [pc, #96]	@ (800a758 <HAL_UART_RxCpltCallback+0x6c>)
 800a6f8:	4293      	cmp	r3, r2
 800a6fa:	d112      	bne.n	800a722 <HAL_UART_RxCpltCallback+0x36>
	{
		serialRxPort1 = huart->Instance->DR;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	685b      	ldr	r3, [r3, #4]
 800a702:	b2da      	uxtb	r2, r3
 800a704:	4b15      	ldr	r3, [pc, #84]	@ (800a75c <HAL_UART_RxCpltCallback+0x70>)
 800a706:	701a      	strb	r2, [r3, #0]

		CSMS_receiveSerial((char*) &serialRxPort1);
 800a708:	4814      	ldr	r0, [pc, #80]	@ (800a75c <HAL_UART_RxCpltCallback+0x70>)
 800a70a:	f7fa fb55 	bl	8004db8 <CSMS_receiveSerial>
		HAL_UART_Receive_IT(&huart1, (uint8_t*) &serialRxPort1, 1);
 800a70e:	2201      	movs	r2, #1
 800a710:	4912      	ldr	r1, [pc, #72]	@ (800a75c <HAL_UART_RxCpltCallback+0x70>)
 800a712:	4811      	ldr	r0, [pc, #68]	@ (800a758 <HAL_UART_RxCpltCallback+0x6c>)
 800a714:	f004 fbe4 	bl	800eee0 <HAL_UART_Receive_IT>
		serialPort1RxCount++;
 800a718:	4b11      	ldr	r3, [pc, #68]	@ (800a760 <HAL_UART_RxCpltCallback+0x74>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	3301      	adds	r3, #1
 800a71e:	4a10      	ldr	r2, [pc, #64]	@ (800a760 <HAL_UART_RxCpltCallback+0x74>)
 800a720:	6013      	str	r3, [r2, #0]
	}
#endif
	if (huart == &huart3)
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	4a0f      	ldr	r2, [pc, #60]	@ (800a764 <HAL_UART_RxCpltCallback+0x78>)
 800a726:	4293      	cmp	r3, r2
 800a728:	d112      	bne.n	800a750 <HAL_UART_RxCpltCallback+0x64>
	{
		serialRxPort2 = huart->Instance->DR;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	685b      	ldr	r3, [r3, #4]
 800a730:	b2da      	uxtb	r2, r3
 800a732:	4b0d      	ldr	r3, [pc, #52]	@ (800a768 <HAL_UART_RxCpltCallback+0x7c>)
 800a734:	701a      	strb	r2, [r3, #0]

		ModbusRTU_receiveSerial((char*) &serialRxPort2);
 800a736:	480c      	ldr	r0, [pc, #48]	@ (800a768 <HAL_UART_RxCpltCallback+0x7c>)
 800a738:	f7fe ff42 	bl	80095c0 <ModbusRTU_receiveSerial>
		HAL_UART_Receive_IT(&huart3, (uint8_t*) &serialRxPort2, 1);
 800a73c:	2201      	movs	r2, #1
 800a73e:	490a      	ldr	r1, [pc, #40]	@ (800a768 <HAL_UART_RxCpltCallback+0x7c>)
 800a740:	4808      	ldr	r0, [pc, #32]	@ (800a764 <HAL_UART_RxCpltCallback+0x78>)
 800a742:	f004 fbcd 	bl	800eee0 <HAL_UART_Receive_IT>
		serialPort2RxCount++;
 800a746:	4b09      	ldr	r3, [pc, #36]	@ (800a76c <HAL_UART_RxCpltCallback+0x80>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	3301      	adds	r3, #1
 800a74c:	4a07      	ldr	r2, [pc, #28]	@ (800a76c <HAL_UART_RxCpltCallback+0x80>)
 800a74e:	6013      	str	r3, [r2, #0]
	}
}
 800a750:	bf00      	nop
 800a752:	3708      	adds	r7, #8
 800a754:	46bd      	mov	sp, r7
 800a756:	bd80      	pop	{r7, pc}
 800a758:	20001590 	.word	0x20001590
 800a75c:	20001667 	.word	0x20001667
 800a760:	2000166c 	.word	0x2000166c
 800a764:	200015d8 	.word	0x200015d8
 800a768:	20001670 	.word	0x20001670
 800a76c:	20001678 	.word	0x20001678

0800a770 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800a770:	b480      	push	{r7}
 800a772:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800a774:	b672      	cpsid	i
}
 800a776:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800a778:	bf00      	nop
 800a77a:	e7fd      	b.n	800a778 <Error_Handler+0x8>

0800a77c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a77c:	b480      	push	{r7}
 800a77e:	b085      	sub	sp, #20
 800a780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800a782:	4b15      	ldr	r3, [pc, #84]	@ (800a7d8 <HAL_MspInit+0x5c>)
 800a784:	699b      	ldr	r3, [r3, #24]
 800a786:	4a14      	ldr	r2, [pc, #80]	@ (800a7d8 <HAL_MspInit+0x5c>)
 800a788:	f043 0301 	orr.w	r3, r3, #1
 800a78c:	6193      	str	r3, [r2, #24]
 800a78e:	4b12      	ldr	r3, [pc, #72]	@ (800a7d8 <HAL_MspInit+0x5c>)
 800a790:	699b      	ldr	r3, [r3, #24]
 800a792:	f003 0301 	and.w	r3, r3, #1
 800a796:	60bb      	str	r3, [r7, #8]
 800a798:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a79a:	4b0f      	ldr	r3, [pc, #60]	@ (800a7d8 <HAL_MspInit+0x5c>)
 800a79c:	69db      	ldr	r3, [r3, #28]
 800a79e:	4a0e      	ldr	r2, [pc, #56]	@ (800a7d8 <HAL_MspInit+0x5c>)
 800a7a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a7a4:	61d3      	str	r3, [r2, #28]
 800a7a6:	4b0c      	ldr	r3, [pc, #48]	@ (800a7d8 <HAL_MspInit+0x5c>)
 800a7a8:	69db      	ldr	r3, [r3, #28]
 800a7aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a7ae:	607b      	str	r3, [r7, #4]
 800a7b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800a7b2:	4b0a      	ldr	r3, [pc, #40]	@ (800a7dc <HAL_MspInit+0x60>)
 800a7b4:	685b      	ldr	r3, [r3, #4]
 800a7b6:	60fb      	str	r3, [r7, #12]
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800a7be:	60fb      	str	r3, [r7, #12]
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a7c6:	60fb      	str	r3, [r7, #12]
 800a7c8:	4a04      	ldr	r2, [pc, #16]	@ (800a7dc <HAL_MspInit+0x60>)
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a7ce:	bf00      	nop
 800a7d0:	3714      	adds	r7, #20
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bc80      	pop	{r7}
 800a7d6:	4770      	bx	lr
 800a7d8:	40021000 	.word	0x40021000
 800a7dc:	40010000 	.word	0x40010000

0800a7e0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b08a      	sub	sp, #40	@ 0x28
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a7e8:	f107 0318 	add.w	r3, r7, #24
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	601a      	str	r2, [r3, #0]
 800a7f0:	605a      	str	r2, [r3, #4]
 800a7f2:	609a      	str	r2, [r3, #8]
 800a7f4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	4a38      	ldr	r2, [pc, #224]	@ (800a8dc <HAL_ADC_MspInit+0xfc>)
 800a7fc:	4293      	cmp	r3, r2
 800a7fe:	d168      	bne.n	800a8d2 <HAL_ADC_MspInit+0xf2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800a800:	4b37      	ldr	r3, [pc, #220]	@ (800a8e0 <HAL_ADC_MspInit+0x100>)
 800a802:	699b      	ldr	r3, [r3, #24]
 800a804:	4a36      	ldr	r2, [pc, #216]	@ (800a8e0 <HAL_ADC_MspInit+0x100>)
 800a806:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a80a:	6193      	str	r3, [r2, #24]
 800a80c:	4b34      	ldr	r3, [pc, #208]	@ (800a8e0 <HAL_ADC_MspInit+0x100>)
 800a80e:	699b      	ldr	r3, [r3, #24]
 800a810:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a814:	617b      	str	r3, [r7, #20]
 800a816:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a818:	4b31      	ldr	r3, [pc, #196]	@ (800a8e0 <HAL_ADC_MspInit+0x100>)
 800a81a:	699b      	ldr	r3, [r3, #24]
 800a81c:	4a30      	ldr	r2, [pc, #192]	@ (800a8e0 <HAL_ADC_MspInit+0x100>)
 800a81e:	f043 0304 	orr.w	r3, r3, #4
 800a822:	6193      	str	r3, [r2, #24]
 800a824:	4b2e      	ldr	r3, [pc, #184]	@ (800a8e0 <HAL_ADC_MspInit+0x100>)
 800a826:	699b      	ldr	r3, [r3, #24]
 800a828:	f003 0304 	and.w	r3, r3, #4
 800a82c:	613b      	str	r3, [r7, #16]
 800a82e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a830:	4b2b      	ldr	r3, [pc, #172]	@ (800a8e0 <HAL_ADC_MspInit+0x100>)
 800a832:	699b      	ldr	r3, [r3, #24]
 800a834:	4a2a      	ldr	r2, [pc, #168]	@ (800a8e0 <HAL_ADC_MspInit+0x100>)
 800a836:	f043 0308 	orr.w	r3, r3, #8
 800a83a:	6193      	str	r3, [r2, #24]
 800a83c:	4b28      	ldr	r3, [pc, #160]	@ (800a8e0 <HAL_ADC_MspInit+0x100>)
 800a83e:	699b      	ldr	r3, [r3, #24]
 800a840:	f003 0308 	and.w	r3, r3, #8
 800a844:	60fb      	str	r3, [r7, #12]
 800a846:	68fb      	ldr	r3, [r7, #12]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|C_SENSE_Pin|EARTH_V_SENSE_Pin|CP_READ_Pin
 800a848:	237f      	movs	r3, #127	@ 0x7f
 800a84a:	61bb      	str	r3, [r7, #24]
                          |IN_T_SENSE_Pin|RELAY_T_SENSE1_Pin|OUT_T_SENSE_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a84c:	2303      	movs	r3, #3
 800a84e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a850:	f107 0318 	add.w	r3, r7, #24
 800a854:	4619      	mov	r1, r3
 800a856:	4823      	ldr	r0, [pc, #140]	@ (800a8e4 <HAL_ADC_MspInit+0x104>)
 800a858:	f001 fde4 	bl	800c424 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = V_SENSE_Pin|SRD_SENSE_Pin;
 800a85c:	2303      	movs	r3, #3
 800a85e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a860:	2303      	movs	r3, #3
 800a862:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a864:	f107 0318 	add.w	r3, r7, #24
 800a868:	4619      	mov	r1, r3
 800a86a:	481f      	ldr	r0, [pc, #124]	@ (800a8e8 <HAL_ADC_MspInit+0x108>)
 800a86c:	f001 fdda 	bl	800c424 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800a870:	4b1e      	ldr	r3, [pc, #120]	@ (800a8ec <HAL_ADC_MspInit+0x10c>)
 800a872:	4a1f      	ldr	r2, [pc, #124]	@ (800a8f0 <HAL_ADC_MspInit+0x110>)
 800a874:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a876:	4b1d      	ldr	r3, [pc, #116]	@ (800a8ec <HAL_ADC_MspInit+0x10c>)
 800a878:	2200      	movs	r2, #0
 800a87a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800a87c:	4b1b      	ldr	r3, [pc, #108]	@ (800a8ec <HAL_ADC_MspInit+0x10c>)
 800a87e:	2200      	movs	r2, #0
 800a880:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800a882:	4b1a      	ldr	r3, [pc, #104]	@ (800a8ec <HAL_ADC_MspInit+0x10c>)
 800a884:	2280      	movs	r2, #128	@ 0x80
 800a886:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800a888:	4b18      	ldr	r3, [pc, #96]	@ (800a8ec <HAL_ADC_MspInit+0x10c>)
 800a88a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a88e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800a890:	4b16      	ldr	r3, [pc, #88]	@ (800a8ec <HAL_ADC_MspInit+0x10c>)
 800a892:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a896:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800a898:	4b14      	ldr	r3, [pc, #80]	@ (800a8ec <HAL_ADC_MspInit+0x10c>)
 800a89a:	2220      	movs	r2, #32
 800a89c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800a89e:	4b13      	ldr	r3, [pc, #76]	@ (800a8ec <HAL_ADC_MspInit+0x10c>)
 800a8a0:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 800a8a4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800a8a6:	4811      	ldr	r0, [pc, #68]	@ (800a8ec <HAL_ADC_MspInit+0x10c>)
 800a8a8:	f001 f910 	bl	800bacc <HAL_DMA_Init>
 800a8ac:	4603      	mov	r3, r0
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d001      	beq.n	800a8b6 <HAL_ADC_MspInit+0xd6>
    {
      Error_Handler();
 800a8b2:	f7ff ff5d 	bl	800a770 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	4a0c      	ldr	r2, [pc, #48]	@ (800a8ec <HAL_ADC_MspInit+0x10c>)
 800a8ba:	621a      	str	r2, [r3, #32]
 800a8bc:	4a0b      	ldr	r2, [pc, #44]	@ (800a8ec <HAL_ADC_MspInit+0x10c>)
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	2100      	movs	r1, #0
 800a8c6:	2012      	movs	r0, #18
 800a8c8:	f001 f8c5 	bl	800ba56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800a8cc:	2012      	movs	r0, #18
 800a8ce:	f001 f8de 	bl	800ba8e <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800a8d2:	bf00      	nop
 800a8d4:	3728      	adds	r7, #40	@ 0x28
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}
 800a8da:	bf00      	nop
 800a8dc:	40012400 	.word	0x40012400
 800a8e0:	40021000 	.word	0x40021000
 800a8e4:	40010800 	.word	0x40010800
 800a8e8:	40010c00 	.word	0x40010c00
 800a8ec:	200014a8 	.word	0x200014a8
 800a8f0:	40020008 	.word	0x40020008

0800a8f4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b084      	sub	sp, #16
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	4a0b      	ldr	r2, [pc, #44]	@ (800a930 <HAL_RTC_MspInit+0x3c>)
 800a902:	4293      	cmp	r3, r2
 800a904:	d110      	bne.n	800a928 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800a906:	f001 ff59 	bl	800c7bc <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800a90a:	4b0a      	ldr	r3, [pc, #40]	@ (800a934 <HAL_RTC_MspInit+0x40>)
 800a90c:	69db      	ldr	r3, [r3, #28]
 800a90e:	4a09      	ldr	r2, [pc, #36]	@ (800a934 <HAL_RTC_MspInit+0x40>)
 800a910:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a914:	61d3      	str	r3, [r2, #28]
 800a916:	4b07      	ldr	r3, [pc, #28]	@ (800a934 <HAL_RTC_MspInit+0x40>)
 800a918:	69db      	ldr	r3, [r3, #28]
 800a91a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a91e:	60fb      	str	r3, [r7, #12]
 800a920:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800a922:	4b05      	ldr	r3, [pc, #20]	@ (800a938 <HAL_RTC_MspInit+0x44>)
 800a924:	2201      	movs	r2, #1
 800a926:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 800a928:	bf00      	nop
 800a92a:	3710      	adds	r7, #16
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bd80      	pop	{r7, pc}
 800a930:	40002800 	.word	0x40002800
 800a934:	40021000 	.word	0x40021000
 800a938:	4242043c 	.word	0x4242043c

0800a93c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800a93c:	b480      	push	{r7}
 800a93e:	b085      	sub	sp, #20
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	4a09      	ldr	r2, [pc, #36]	@ (800a970 <HAL_TIM_PWM_MspInit+0x34>)
 800a94a:	4293      	cmp	r3, r2
 800a94c:	d10b      	bne.n	800a966 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800a94e:	4b09      	ldr	r3, [pc, #36]	@ (800a974 <HAL_TIM_PWM_MspInit+0x38>)
 800a950:	699b      	ldr	r3, [r3, #24]
 800a952:	4a08      	ldr	r2, [pc, #32]	@ (800a974 <HAL_TIM_PWM_MspInit+0x38>)
 800a954:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a958:	6193      	str	r3, [r2, #24]
 800a95a:	4b06      	ldr	r3, [pc, #24]	@ (800a974 <HAL_TIM_PWM_MspInit+0x38>)
 800a95c:	699b      	ldr	r3, [r3, #24]
 800a95e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a962:	60fb      	str	r3, [r7, #12]
 800a964:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800a966:	bf00      	nop
 800a968:	3714      	adds	r7, #20
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bc80      	pop	{r7}
 800a96e:	4770      	bx	lr
 800a970:	40012c00 	.word	0x40012c00
 800a974:	40021000 	.word	0x40021000

0800a978 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b084      	sub	sp, #16
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	4a0d      	ldr	r2, [pc, #52]	@ (800a9bc <HAL_TIM_Base_MspInit+0x44>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d113      	bne.n	800a9b2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a98a:	4b0d      	ldr	r3, [pc, #52]	@ (800a9c0 <HAL_TIM_Base_MspInit+0x48>)
 800a98c:	69db      	ldr	r3, [r3, #28]
 800a98e:	4a0c      	ldr	r2, [pc, #48]	@ (800a9c0 <HAL_TIM_Base_MspInit+0x48>)
 800a990:	f043 0302 	orr.w	r3, r3, #2
 800a994:	61d3      	str	r3, [r2, #28]
 800a996:	4b0a      	ldr	r3, [pc, #40]	@ (800a9c0 <HAL_TIM_Base_MspInit+0x48>)
 800a998:	69db      	ldr	r3, [r3, #28]
 800a99a:	f003 0302 	and.w	r3, r3, #2
 800a99e:	60fb      	str	r3, [r7, #12]
 800a9a0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	2101      	movs	r1, #1
 800a9a6:	201d      	movs	r0, #29
 800a9a8:	f001 f855 	bl	800ba56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800a9ac:	201d      	movs	r0, #29
 800a9ae:	f001 f86e 	bl	800ba8e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 800a9b2:	bf00      	nop
 800a9b4:	3710      	adds	r7, #16
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bd80      	pop	{r7, pc}
 800a9ba:	bf00      	nop
 800a9bc:	40000400 	.word	0x40000400
 800a9c0:	40021000 	.word	0x40021000

0800a9c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b088      	sub	sp, #32
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a9cc:	f107 0310 	add.w	r3, r7, #16
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	601a      	str	r2, [r3, #0]
 800a9d4:	605a      	str	r2, [r3, #4]
 800a9d6:	609a      	str	r2, [r3, #8]
 800a9d8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	4a10      	ldr	r2, [pc, #64]	@ (800aa20 <HAL_TIM_MspPostInit+0x5c>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d118      	bne.n	800aa16 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a9e4:	4b0f      	ldr	r3, [pc, #60]	@ (800aa24 <HAL_TIM_MspPostInit+0x60>)
 800a9e6:	699b      	ldr	r3, [r3, #24]
 800a9e8:	4a0e      	ldr	r2, [pc, #56]	@ (800aa24 <HAL_TIM_MspPostInit+0x60>)
 800a9ea:	f043 0304 	orr.w	r3, r3, #4
 800a9ee:	6193      	str	r3, [r2, #24]
 800a9f0:	4b0c      	ldr	r3, [pc, #48]	@ (800aa24 <HAL_TIM_MspPostInit+0x60>)
 800a9f2:	699b      	ldr	r3, [r3, #24]
 800a9f4:	f003 0304 	and.w	r3, r3, #4
 800a9f8:	60fb      	str	r3, [r7, #12]
 800a9fa:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 800a9fc:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 800aa00:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa02:	2302      	movs	r3, #2
 800aa04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aa06:	2302      	movs	r3, #2
 800aa08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aa0a:	f107 0310 	add.w	r3, r7, #16
 800aa0e:	4619      	mov	r1, r3
 800aa10:	4805      	ldr	r0, [pc, #20]	@ (800aa28 <HAL_TIM_MspPostInit+0x64>)
 800aa12:	f001 fd07 	bl	800c424 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800aa16:	bf00      	nop
 800aa18:	3720      	adds	r7, #32
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	bf00      	nop
 800aa20:	40012c00 	.word	0x40012c00
 800aa24:	40021000 	.word	0x40021000
 800aa28:	40010800 	.word	0x40010800

0800aa2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b08a      	sub	sp, #40	@ 0x28
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aa34:	f107 0318 	add.w	r3, r7, #24
 800aa38:	2200      	movs	r2, #0
 800aa3a:	601a      	str	r2, [r3, #0]
 800aa3c:	605a      	str	r2, [r3, #4]
 800aa3e:	609a      	str	r2, [r3, #8]
 800aa40:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	4a54      	ldr	r2, [pc, #336]	@ (800ab98 <HAL_UART_MspInit+0x16c>)
 800aa48:	4293      	cmp	r3, r2
 800aa4a:	d161      	bne.n	800ab10 <HAL_UART_MspInit+0xe4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800aa4c:	4b53      	ldr	r3, [pc, #332]	@ (800ab9c <HAL_UART_MspInit+0x170>)
 800aa4e:	699b      	ldr	r3, [r3, #24]
 800aa50:	4a52      	ldr	r2, [pc, #328]	@ (800ab9c <HAL_UART_MspInit+0x170>)
 800aa52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800aa56:	6193      	str	r3, [r2, #24]
 800aa58:	4b50      	ldr	r3, [pc, #320]	@ (800ab9c <HAL_UART_MspInit+0x170>)
 800aa5a:	699b      	ldr	r3, [r3, #24]
 800aa5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aa60:	617b      	str	r3, [r7, #20]
 800aa62:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aa64:	4b4d      	ldr	r3, [pc, #308]	@ (800ab9c <HAL_UART_MspInit+0x170>)
 800aa66:	699b      	ldr	r3, [r3, #24]
 800aa68:	4a4c      	ldr	r2, [pc, #304]	@ (800ab9c <HAL_UART_MspInit+0x170>)
 800aa6a:	f043 0304 	orr.w	r3, r3, #4
 800aa6e:	6193      	str	r3, [r2, #24]
 800aa70:	4b4a      	ldr	r3, [pc, #296]	@ (800ab9c <HAL_UART_MspInit+0x170>)
 800aa72:	699b      	ldr	r3, [r3, #24]
 800aa74:	f003 0304 	and.w	r3, r3, #4
 800aa78:	613b      	str	r3, [r7, #16]
 800aa7a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800aa7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aa80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa82:	2302      	movs	r3, #2
 800aa84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800aa86:	2303      	movs	r3, #3
 800aa88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aa8a:	f107 0318 	add.w	r3, r7, #24
 800aa8e:	4619      	mov	r1, r3
 800aa90:	4843      	ldr	r0, [pc, #268]	@ (800aba0 <HAL_UART_MspInit+0x174>)
 800aa92:	f001 fcc7 	bl	800c424 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800aa96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aa9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aaa4:	f107 0318 	add.w	r3, r7, #24
 800aaa8:	4619      	mov	r1, r3
 800aaaa:	483d      	ldr	r0, [pc, #244]	@ (800aba0 <HAL_UART_MspInit+0x174>)
 800aaac:	f001 fcba 	bl	800c424 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800aab0:	4b3c      	ldr	r3, [pc, #240]	@ (800aba4 <HAL_UART_MspInit+0x178>)
 800aab2:	4a3d      	ldr	r2, [pc, #244]	@ (800aba8 <HAL_UART_MspInit+0x17c>)
 800aab4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800aab6:	4b3b      	ldr	r3, [pc, #236]	@ (800aba4 <HAL_UART_MspInit+0x178>)
 800aab8:	2210      	movs	r2, #16
 800aaba:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800aabc:	4b39      	ldr	r3, [pc, #228]	@ (800aba4 <HAL_UART_MspInit+0x178>)
 800aabe:	2200      	movs	r2, #0
 800aac0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800aac2:	4b38      	ldr	r3, [pc, #224]	@ (800aba4 <HAL_UART_MspInit+0x178>)
 800aac4:	2280      	movs	r2, #128	@ 0x80
 800aac6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800aac8:	4b36      	ldr	r3, [pc, #216]	@ (800aba4 <HAL_UART_MspInit+0x178>)
 800aaca:	2200      	movs	r2, #0
 800aacc:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800aace:	4b35      	ldr	r3, [pc, #212]	@ (800aba4 <HAL_UART_MspInit+0x178>)
 800aad0:	2200      	movs	r2, #0
 800aad2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800aad4:	4b33      	ldr	r3, [pc, #204]	@ (800aba4 <HAL_UART_MspInit+0x178>)
 800aad6:	2200      	movs	r2, #0
 800aad8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800aada:	4b32      	ldr	r3, [pc, #200]	@ (800aba4 <HAL_UART_MspInit+0x178>)
 800aadc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800aae0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800aae2:	4830      	ldr	r0, [pc, #192]	@ (800aba4 <HAL_UART_MspInit+0x178>)
 800aae4:	f000 fff2 	bl	800bacc <HAL_DMA_Init>
 800aae8:	4603      	mov	r3, r0
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d001      	beq.n	800aaf2 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800aaee:	f7ff fe3f 	bl	800a770 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	4a2b      	ldr	r2, [pc, #172]	@ (800aba4 <HAL_UART_MspInit+0x178>)
 800aaf6:	639a      	str	r2, [r3, #56]	@ 0x38
 800aaf8:	4a2a      	ldr	r2, [pc, #168]	@ (800aba4 <HAL_UART_MspInit+0x178>)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800aafe:	2200      	movs	r2, #0
 800ab00:	2100      	movs	r1, #0
 800ab02:	2025      	movs	r0, #37	@ 0x25
 800ab04:	f000 ffa7 	bl	800ba56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800ab08:	2025      	movs	r0, #37	@ 0x25
 800ab0a:	f000 ffc0 	bl	800ba8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800ab0e:	e03e      	b.n	800ab8e <HAL_UART_MspInit+0x162>
  else if(huart->Instance==USART3)
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	4a25      	ldr	r2, [pc, #148]	@ (800abac <HAL_UART_MspInit+0x180>)
 800ab16:	4293      	cmp	r3, r2
 800ab18:	d139      	bne.n	800ab8e <HAL_UART_MspInit+0x162>
    __HAL_RCC_USART3_CLK_ENABLE();
 800ab1a:	4b20      	ldr	r3, [pc, #128]	@ (800ab9c <HAL_UART_MspInit+0x170>)
 800ab1c:	69db      	ldr	r3, [r3, #28]
 800ab1e:	4a1f      	ldr	r2, [pc, #124]	@ (800ab9c <HAL_UART_MspInit+0x170>)
 800ab20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ab24:	61d3      	str	r3, [r2, #28]
 800ab26:	4b1d      	ldr	r3, [pc, #116]	@ (800ab9c <HAL_UART_MspInit+0x170>)
 800ab28:	69db      	ldr	r3, [r3, #28]
 800ab2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ab2e:	60fb      	str	r3, [r7, #12]
 800ab30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ab32:	4b1a      	ldr	r3, [pc, #104]	@ (800ab9c <HAL_UART_MspInit+0x170>)
 800ab34:	699b      	ldr	r3, [r3, #24]
 800ab36:	4a19      	ldr	r2, [pc, #100]	@ (800ab9c <HAL_UART_MspInit+0x170>)
 800ab38:	f043 0308 	orr.w	r3, r3, #8
 800ab3c:	6193      	str	r3, [r2, #24]
 800ab3e:	4b17      	ldr	r3, [pc, #92]	@ (800ab9c <HAL_UART_MspInit+0x170>)
 800ab40:	699b      	ldr	r3, [r3, #24]
 800ab42:	f003 0308 	and.w	r3, r3, #8
 800ab46:	60bb      	str	r3, [r7, #8]
 800ab48:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800ab4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab50:	2302      	movs	r3, #2
 800ab52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800ab54:	2303      	movs	r3, #3
 800ab56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ab58:	f107 0318 	add.w	r3, r7, #24
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	4814      	ldr	r0, [pc, #80]	@ (800abb0 <HAL_UART_MspInit+0x184>)
 800ab60:	f001 fc60 	bl	800c424 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800ab64:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ab68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ab72:	f107 0318 	add.w	r3, r7, #24
 800ab76:	4619      	mov	r1, r3
 800ab78:	480d      	ldr	r0, [pc, #52]	@ (800abb0 <HAL_UART_MspInit+0x184>)
 800ab7a:	f001 fc53 	bl	800c424 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800ab7e:	2200      	movs	r2, #0
 800ab80:	2100      	movs	r1, #0
 800ab82:	2027      	movs	r0, #39	@ 0x27
 800ab84:	f000 ff67 	bl	800ba56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800ab88:	2027      	movs	r0, #39	@ 0x27
 800ab8a:	f000 ff80 	bl	800ba8e <HAL_NVIC_EnableIRQ>
}
 800ab8e:	bf00      	nop
 800ab90:	3728      	adds	r7, #40	@ 0x28
 800ab92:	46bd      	mov	sp, r7
 800ab94:	bd80      	pop	{r7, pc}
 800ab96:	bf00      	nop
 800ab98:	40013800 	.word	0x40013800
 800ab9c:	40021000 	.word	0x40021000
 800aba0:	40010800 	.word	0x40010800
 800aba4:	20001620 	.word	0x20001620
 800aba8:	40020044 	.word	0x40020044
 800abac:	40004800 	.word	0x40004800
 800abb0:	40010c00 	.word	0x40010c00

0800abb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800abb4:	b480      	push	{r7}
 800abb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800abb8:	bf00      	nop
 800abba:	e7fd      	b.n	800abb8 <NMI_Handler+0x4>

0800abbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800abbc:	b480      	push	{r7}
 800abbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800abc0:	bf00      	nop
 800abc2:	e7fd      	b.n	800abc0 <HardFault_Handler+0x4>

0800abc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800abc4:	b480      	push	{r7}
 800abc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800abc8:	bf00      	nop
 800abca:	e7fd      	b.n	800abc8 <MemManage_Handler+0x4>

0800abcc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800abcc:	b480      	push	{r7}
 800abce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800abd0:	bf00      	nop
 800abd2:	e7fd      	b.n	800abd0 <BusFault_Handler+0x4>

0800abd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800abd4:	b480      	push	{r7}
 800abd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800abd8:	bf00      	nop
 800abda:	e7fd      	b.n	800abd8 <UsageFault_Handler+0x4>

0800abdc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800abdc:	b480      	push	{r7}
 800abde:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800abe0:	bf00      	nop
 800abe2:	46bd      	mov	sp, r7
 800abe4:	bc80      	pop	{r7}
 800abe6:	4770      	bx	lr

0800abe8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800abe8:	b480      	push	{r7}
 800abea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800abec:	bf00      	nop
 800abee:	46bd      	mov	sp, r7
 800abf0:	bc80      	pop	{r7}
 800abf2:	4770      	bx	lr

0800abf4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800abf4:	b480      	push	{r7}
 800abf6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800abf8:	bf00      	nop
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bc80      	pop	{r7}
 800abfe:	4770      	bx	lr

0800ac00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800ac04:	f000 f8b8 	bl	800ad78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800ac08:	bf00      	nop
 800ac0a:	bd80      	pop	{r7, pc}

0800ac0c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800ac10:	4802      	ldr	r0, [pc, #8]	@ (800ac1c <DMA1_Channel1_IRQHandler+0x10>)
 800ac12:	f001 f8c9 	bl	800bda8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800ac16:	bf00      	nop
 800ac18:	bd80      	pop	{r7, pc}
 800ac1a:	bf00      	nop
 800ac1c:	200014a8 	.word	0x200014a8

0800ac20 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800ac24:	4802      	ldr	r0, [pc, #8]	@ (800ac30 <DMA1_Channel4_IRQHandler+0x10>)
 800ac26:	f001 f8bf 	bl	800bda8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800ac2a:	bf00      	nop
 800ac2c:	bd80      	pop	{r7, pc}
 800ac2e:	bf00      	nop
 800ac30:	20001620 	.word	0x20001620

0800ac34 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800ac38:	4802      	ldr	r0, [pc, #8]	@ (800ac44 <ADC1_2_IRQHandler+0x10>)
 800ac3a:	f000 fa93 	bl	800b164 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800ac3e:	bf00      	nop
 800ac40:	bd80      	pop	{r7, pc}
 800ac42:	bf00      	nop
 800ac44:	20001478 	.word	0x20001478

0800ac48 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800ac4c:	4802      	ldr	r0, [pc, #8]	@ (800ac58 <TIM3_IRQHandler+0x10>)
 800ac4e:	f003 fab3 	bl	800e1b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800ac52:	bf00      	nop
 800ac54:	bd80      	pop	{r7, pc}
 800ac56:	bf00      	nop
 800ac58:	20001548 	.word	0x20001548

0800ac5c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800ac60:	4802      	ldr	r0, [pc, #8]	@ (800ac6c <USART1_IRQHandler+0x10>)
 800ac62:	f004 f963 	bl	800ef2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800ac66:	bf00      	nop
 800ac68:	bd80      	pop	{r7, pc}
 800ac6a:	bf00      	nop
 800ac6c:	20001590 	.word	0x20001590

0800ac70 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800ac74:	4802      	ldr	r0, [pc, #8]	@ (800ac80 <USART3_IRQHandler+0x10>)
 800ac76:	f004 f959 	bl	800ef2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800ac7a:	bf00      	nop
 800ac7c:	bd80      	pop	{r7, pc}
 800ac7e:	bf00      	nop
 800ac80:	200015d8 	.word	0x200015d8

0800ac84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800ac84:	b480      	push	{r7}
 800ac86:	af00      	add	r7, sp, #0
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 800ac88:	4b03      	ldr	r3, [pc, #12]	@ (800ac98 <SystemInit+0x14>)
 800ac8a:	4a04      	ldr	r2, [pc, #16]	@ (800ac9c <SystemInit+0x18>)
 800ac8c:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 800ac8e:	bf00      	nop
 800ac90:	46bd      	mov	sp, r7
 800ac92:	bc80      	pop	{r7}
 800ac94:	4770      	bx	lr
 800ac96:	bf00      	nop
 800ac98:	e000ed00 	.word	0xe000ed00
 800ac9c:	08003800 	.word	0x08003800

0800aca0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
   ldr r0, =_sdata
 800aca0:	480c      	ldr	r0, [pc, #48]	@ (800acd4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800aca2:	490d      	ldr	r1, [pc, #52]	@ (800acd8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800aca4:	4a0d      	ldr	r2, [pc, #52]	@ (800acdc <LoopFillZerobss+0x1a>)
  movs r3, #0
 800aca6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800aca8:	e002      	b.n	800acb0 <LoopCopyDataInit>

0800acaa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800acaa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800acac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800acae:	3304      	adds	r3, #4

0800acb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800acb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800acb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800acb4:	d3f9      	bcc.n	800acaa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800acb6:	4a0a      	ldr	r2, [pc, #40]	@ (800ace0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800acb8:	4c0a      	ldr	r4, [pc, #40]	@ (800ace4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800acba:	2300      	movs	r3, #0
  b LoopFillZerobss
 800acbc:	e001      	b.n	800acc2 <LoopFillZerobss>

0800acbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800acbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800acc0:	3204      	adds	r2, #4

0800acc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800acc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800acc4:	d3fb      	bcc.n	800acbe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800acc6:	f7ff ffdd 	bl	800ac84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800acca:	f004 fe4f 	bl	800f96c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800acce:	f7fe feaf 	bl	8009a30 <main>
  bx lr
 800acd2:	4770      	bx	lr
   ldr r0, =_sdata
 800acd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800acd8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800acdc:	0800fdf4 	.word	0x0800fdf4
  ldr r2, =_sbss
 800ace0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800ace4:	200017e0 	.word	0x200017e0

0800ace8 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800ace8:	e7fe      	b.n	800ace8 <CAN1_RX1_IRQHandler>
	...

0800acec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800acf0:	4b08      	ldr	r3, [pc, #32]	@ (800ad14 <HAL_Init+0x28>)
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	4a07      	ldr	r2, [pc, #28]	@ (800ad14 <HAL_Init+0x28>)
 800acf6:	f043 0310 	orr.w	r3, r3, #16
 800acfa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800acfc:	2003      	movs	r0, #3
 800acfe:	f000 fe9f 	bl	800ba40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800ad02:	200f      	movs	r0, #15
 800ad04:	f000 f808 	bl	800ad18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800ad08:	f7ff fd38 	bl	800a77c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800ad0c:	2300      	movs	r3, #0
}
 800ad0e:	4618      	mov	r0, r3
 800ad10:	bd80      	pop	{r7, pc}
 800ad12:	bf00      	nop
 800ad14:	40022000 	.word	0x40022000

0800ad18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b082      	sub	sp, #8
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800ad20:	4b12      	ldr	r3, [pc, #72]	@ (800ad6c <HAL_InitTick+0x54>)
 800ad22:	681a      	ldr	r2, [r3, #0]
 800ad24:	4b12      	ldr	r3, [pc, #72]	@ (800ad70 <HAL_InitTick+0x58>)
 800ad26:	781b      	ldrb	r3, [r3, #0]
 800ad28:	4619      	mov	r1, r3
 800ad2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ad2e:	fbb3 f3f1 	udiv	r3, r3, r1
 800ad32:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad36:	4618      	mov	r0, r3
 800ad38:	f000 febb 	bl	800bab2 <HAL_SYSTICK_Config>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d001      	beq.n	800ad46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800ad42:	2301      	movs	r3, #1
 800ad44:	e00e      	b.n	800ad64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2b0f      	cmp	r3, #15
 800ad4a:	d80a      	bhi.n	800ad62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	6879      	ldr	r1, [r7, #4]
 800ad50:	f04f 30ff 	mov.w	r0, #4294967295
 800ad54:	f000 fe7f 	bl	800ba56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800ad58:	4a06      	ldr	r2, [pc, #24]	@ (800ad74 <HAL_InitTick+0x5c>)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	e000      	b.n	800ad64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800ad62:	2301      	movs	r3, #1
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	3708      	adds	r7, #8
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}
 800ad6c:	20000010 	.word	0x20000010
 800ad70:	20000018 	.word	0x20000018
 800ad74:	20000014 	.word	0x20000014

0800ad78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ad78:	b480      	push	{r7}
 800ad7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800ad7c:	4b05      	ldr	r3, [pc, #20]	@ (800ad94 <HAL_IncTick+0x1c>)
 800ad7e:	781b      	ldrb	r3, [r3, #0]
 800ad80:	461a      	mov	r2, r3
 800ad82:	4b05      	ldr	r3, [pc, #20]	@ (800ad98 <HAL_IncTick+0x20>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	4413      	add	r3, r2
 800ad88:	4a03      	ldr	r2, [pc, #12]	@ (800ad98 <HAL_IncTick+0x20>)
 800ad8a:	6013      	str	r3, [r2, #0]
}
 800ad8c:	bf00      	nop
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	bc80      	pop	{r7}
 800ad92:	4770      	bx	lr
 800ad94:	20000018 	.word	0x20000018
 800ad98:	20001680 	.word	0x20001680

0800ad9c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ad9c:	b480      	push	{r7}
 800ad9e:	af00      	add	r7, sp, #0
  return uwTick;
 800ada0:	4b02      	ldr	r3, [pc, #8]	@ (800adac <HAL_GetTick+0x10>)
 800ada2:	681b      	ldr	r3, [r3, #0]
}
 800ada4:	4618      	mov	r0, r3
 800ada6:	46bd      	mov	sp, r7
 800ada8:	bc80      	pop	{r7}
 800adaa:	4770      	bx	lr
 800adac:	20001680 	.word	0x20001680

0800adb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b084      	sub	sp, #16
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800adb8:	f7ff fff0 	bl	800ad9c <HAL_GetTick>
 800adbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adc8:	d005      	beq.n	800add6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800adca:	4b0a      	ldr	r3, [pc, #40]	@ (800adf4 <HAL_Delay+0x44>)
 800adcc:	781b      	ldrb	r3, [r3, #0]
 800adce:	461a      	mov	r2, r3
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	4413      	add	r3, r2
 800add4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800add6:	bf00      	nop
 800add8:	f7ff ffe0 	bl	800ad9c <HAL_GetTick>
 800addc:	4602      	mov	r2, r0
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	1ad3      	subs	r3, r2, r3
 800ade2:	68fa      	ldr	r2, [r7, #12]
 800ade4:	429a      	cmp	r2, r3
 800ade6:	d8f7      	bhi.n	800add8 <HAL_Delay+0x28>
  {
  }
}
 800ade8:	bf00      	nop
 800adea:	bf00      	nop
 800adec:	3710      	adds	r7, #16
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}
 800adf2:	bf00      	nop
 800adf4:	20000018 	.word	0x20000018

0800adf8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b086      	sub	sp, #24
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ae00:	2300      	movs	r3, #0
 800ae02:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800ae04:	2300      	movs	r3, #0
 800ae06:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800ae08:	2300      	movs	r3, #0
 800ae0a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d101      	bne.n	800ae1a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800ae16:	2301      	movs	r3, #1
 800ae18:	e0be      	b.n	800af98 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	689b      	ldr	r3, [r3, #8]
 800ae1e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d109      	bne.n	800ae3c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	2200      	movs	r2, #0
 800ae32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800ae36:	6878      	ldr	r0, [r7, #4]
 800ae38:	f7ff fcd2 	bl	800a7e0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f000 fbbd 	bl	800b5bc <ADC_ConversionStop_Disable>
 800ae42:	4603      	mov	r3, r0
 800ae44:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae4a:	f003 0310 	and.w	r3, r3, #16
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	f040 8099 	bne.w	800af86 <HAL_ADC_Init+0x18e>
 800ae54:	7dfb      	ldrb	r3, [r7, #23]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	f040 8095 	bne.w	800af86 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae60:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800ae64:	f023 0302 	bic.w	r3, r3, #2
 800ae68:	f043 0202 	orr.w	r2, r3, #2
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800ae78:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	7b1b      	ldrb	r3, [r3, #12]
 800ae7e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800ae80:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800ae82:	68ba      	ldr	r2, [r7, #8]
 800ae84:	4313      	orrs	r3, r2
 800ae86:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	689b      	ldr	r3, [r3, #8]
 800ae8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae90:	d003      	beq.n	800ae9a <HAL_ADC_Init+0xa2>
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	689b      	ldr	r3, [r3, #8]
 800ae96:	2b01      	cmp	r3, #1
 800ae98:	d102      	bne.n	800aea0 <HAL_ADC_Init+0xa8>
 800ae9a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ae9e:	e000      	b.n	800aea2 <HAL_ADC_Init+0xaa>
 800aea0:	2300      	movs	r3, #0
 800aea2:	693a      	ldr	r2, [r7, #16]
 800aea4:	4313      	orrs	r3, r2
 800aea6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	7d1b      	ldrb	r3, [r3, #20]
 800aeac:	2b01      	cmp	r3, #1
 800aeae:	d119      	bne.n	800aee4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	7b1b      	ldrb	r3, [r3, #12]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d109      	bne.n	800aecc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	699b      	ldr	r3, [r3, #24]
 800aebc:	3b01      	subs	r3, #1
 800aebe:	035a      	lsls	r2, r3, #13
 800aec0:	693b      	ldr	r3, [r7, #16]
 800aec2:	4313      	orrs	r3, r2
 800aec4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800aec8:	613b      	str	r3, [r7, #16]
 800aeca:	e00b      	b.n	800aee4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aed0:	f043 0220 	orr.w	r2, r3, #32
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aedc:	f043 0201 	orr.w	r2, r3, #1
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	685b      	ldr	r3, [r3, #4]
 800aeea:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	693a      	ldr	r2, [r7, #16]
 800aef4:	430a      	orrs	r2, r1
 800aef6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	689a      	ldr	r2, [r3, #8]
 800aefe:	4b28      	ldr	r3, [pc, #160]	@ (800afa0 <HAL_ADC_Init+0x1a8>)
 800af00:	4013      	ands	r3, r2
 800af02:	687a      	ldr	r2, [r7, #4]
 800af04:	6812      	ldr	r2, [r2, #0]
 800af06:	68b9      	ldr	r1, [r7, #8]
 800af08:	430b      	orrs	r3, r1
 800af0a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	689b      	ldr	r3, [r3, #8]
 800af10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af14:	d003      	beq.n	800af1e <HAL_ADC_Init+0x126>
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	689b      	ldr	r3, [r3, #8]
 800af1a:	2b01      	cmp	r3, #1
 800af1c:	d104      	bne.n	800af28 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	691b      	ldr	r3, [r3, #16]
 800af22:	3b01      	subs	r3, #1
 800af24:	051b      	lsls	r3, r3, #20
 800af26:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af2e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	68fa      	ldr	r2, [r7, #12]
 800af38:	430a      	orrs	r2, r1
 800af3a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	689a      	ldr	r2, [r3, #8]
 800af42:	4b18      	ldr	r3, [pc, #96]	@ (800afa4 <HAL_ADC_Init+0x1ac>)
 800af44:	4013      	ands	r3, r2
 800af46:	68ba      	ldr	r2, [r7, #8]
 800af48:	429a      	cmp	r2, r3
 800af4a:	d10b      	bne.n	800af64 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	2200      	movs	r2, #0
 800af50:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af56:	f023 0303 	bic.w	r3, r3, #3
 800af5a:	f043 0201 	orr.w	r2, r3, #1
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800af62:	e018      	b.n	800af96 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af68:	f023 0312 	bic.w	r3, r3, #18
 800af6c:	f043 0210 	orr.w	r2, r3, #16
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af78:	f043 0201 	orr.w	r2, r3, #1
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800af80:	2301      	movs	r3, #1
 800af82:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800af84:	e007      	b.n	800af96 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af8a:	f043 0210 	orr.w	r2, r3, #16
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800af92:	2301      	movs	r3, #1
 800af94:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800af96:	7dfb      	ldrb	r3, [r7, #23]
}
 800af98:	4618      	mov	r0, r3
 800af9a:	3718      	adds	r7, #24
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}
 800afa0:	ffe1f7fd 	.word	0xffe1f7fd
 800afa4:	ff1f0efe 	.word	0xff1f0efe

0800afa8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b086      	sub	sp, #24
 800afac:	af00      	add	r7, sp, #0
 800afae:	60f8      	str	r0, [r7, #12]
 800afb0:	60b9      	str	r1, [r7, #8]
 800afb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800afb4:	2300      	movs	r3, #0
 800afb6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	4a64      	ldr	r2, [pc, #400]	@ (800b150 <HAL_ADC_Start_DMA+0x1a8>)
 800afbe:	4293      	cmp	r3, r2
 800afc0:	d004      	beq.n	800afcc <HAL_ADC_Start_DMA+0x24>
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	4a63      	ldr	r2, [pc, #396]	@ (800b154 <HAL_ADC_Start_DMA+0x1ac>)
 800afc8:	4293      	cmp	r3, r2
 800afca:	d106      	bne.n	800afda <HAL_ADC_Start_DMA+0x32>
 800afcc:	4b60      	ldr	r3, [pc, #384]	@ (800b150 <HAL_ADC_Start_DMA+0x1a8>)
 800afce:	685b      	ldr	r3, [r3, #4]
 800afd0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	f040 80b3 	bne.w	800b140 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800afe0:	2b01      	cmp	r3, #1
 800afe2:	d101      	bne.n	800afe8 <HAL_ADC_Start_DMA+0x40>
 800afe4:	2302      	movs	r3, #2
 800afe6:	e0ae      	b.n	800b146 <HAL_ADC_Start_DMA+0x19e>
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	2201      	movs	r2, #1
 800afec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800aff0:	68f8      	ldr	r0, [r7, #12]
 800aff2:	f000 fa89 	bl	800b508 <ADC_Enable>
 800aff6:	4603      	mov	r3, r0
 800aff8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800affa:	7dfb      	ldrb	r3, [r7, #23]
 800affc:	2b00      	cmp	r3, #0
 800affe:	f040 809a 	bne.w	800b136 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b006:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b00a:	f023 0301 	bic.w	r3, r3, #1
 800b00e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	4a4e      	ldr	r2, [pc, #312]	@ (800b154 <HAL_ADC_Start_DMA+0x1ac>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d105      	bne.n	800b02c <HAL_ADC_Start_DMA+0x84>
 800b020:	4b4b      	ldr	r3, [pc, #300]	@ (800b150 <HAL_ADC_Start_DMA+0x1a8>)
 800b022:	685b      	ldr	r3, [r3, #4]
 800b024:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d115      	bne.n	800b058 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b030:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	685b      	ldr	r3, [r3, #4]
 800b03e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b042:	2b00      	cmp	r3, #0
 800b044:	d026      	beq.n	800b094 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b04a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800b04e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800b056:	e01d      	b.n	800b094 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b05c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	4a39      	ldr	r2, [pc, #228]	@ (800b150 <HAL_ADC_Start_DMA+0x1a8>)
 800b06a:	4293      	cmp	r3, r2
 800b06c:	d004      	beq.n	800b078 <HAL_ADC_Start_DMA+0xd0>
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	4a38      	ldr	r2, [pc, #224]	@ (800b154 <HAL_ADC_Start_DMA+0x1ac>)
 800b074:	4293      	cmp	r3, r2
 800b076:	d10d      	bne.n	800b094 <HAL_ADC_Start_DMA+0xec>
 800b078:	4b35      	ldr	r3, [pc, #212]	@ (800b150 <HAL_ADC_Start_DMA+0x1a8>)
 800b07a:	685b      	ldr	r3, [r3, #4]
 800b07c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b080:	2b00      	cmp	r3, #0
 800b082:	d007      	beq.n	800b094 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b088:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800b08c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b098:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d006      	beq.n	800b0ae <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0a4:	f023 0206 	bic.w	r2, r3, #6
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	62da      	str	r2, [r3, #44]	@ 0x2c
 800b0ac:	e002      	b.n	800b0b4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	6a1b      	ldr	r3, [r3, #32]
 800b0c0:	4a25      	ldr	r2, [pc, #148]	@ (800b158 <HAL_ADC_Start_DMA+0x1b0>)
 800b0c2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	6a1b      	ldr	r3, [r3, #32]
 800b0c8:	4a24      	ldr	r2, [pc, #144]	@ (800b15c <HAL_ADC_Start_DMA+0x1b4>)
 800b0ca:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	6a1b      	ldr	r3, [r3, #32]
 800b0d0:	4a23      	ldr	r2, [pc, #140]	@ (800b160 <HAL_ADC_Start_DMA+0x1b8>)
 800b0d2:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	f06f 0202 	mvn.w	r2, #2
 800b0dc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	689a      	ldr	r2, [r3, #8]
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b0ec:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	6a18      	ldr	r0, [r3, #32]
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	334c      	adds	r3, #76	@ 0x4c
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	68ba      	ldr	r2, [r7, #8]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	f000 fd3f 	bl	800bb80 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	689b      	ldr	r3, [r3, #8]
 800b108:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800b10c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800b110:	d108      	bne.n	800b124 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	689a      	ldr	r2, [r3, #8]
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800b120:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800b122:	e00f      	b.n	800b144 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	689a      	ldr	r2, [r3, #8]
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800b132:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800b134:	e006      	b.n	800b144 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	2200      	movs	r2, #0
 800b13a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800b13e:	e001      	b.n	800b144 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800b140:	2301      	movs	r3, #1
 800b142:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800b144:	7dfb      	ldrb	r3, [r7, #23]
}
 800b146:	4618      	mov	r0, r3
 800b148:	3718      	adds	r7, #24
 800b14a:	46bd      	mov	sp, r7
 800b14c:	bd80      	pop	{r7, pc}
 800b14e:	bf00      	nop
 800b150:	40012400 	.word	0x40012400
 800b154:	40012800 	.word	0x40012800
 800b158:	0800b63f 	.word	0x0800b63f
 800b15c:	0800b6bb 	.word	0x0800b6bb
 800b160:	0800b6d7 	.word	0x0800b6d7

0800b164 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800b164:	b580      	push	{r7, lr}
 800b166:	b084      	sub	sp, #16
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	685b      	ldr	r3, [r3, #4]
 800b17a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	f003 0320 	and.w	r3, r3, #32
 800b182:	2b00      	cmp	r3, #0
 800b184:	d03e      	beq.n	800b204 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	f003 0302 	and.w	r3, r3, #2
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d039      	beq.n	800b204 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b194:	f003 0310 	and.w	r3, r3, #16
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d105      	bne.n	800b1a8 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1a0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	689b      	ldr	r3, [r3, #8]
 800b1ae:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800b1b2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800b1b6:	d11d      	bne.n	800b1f4 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d119      	bne.n	800b1f4 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	685a      	ldr	r2, [r3, #4]
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	f022 0220 	bic.w	r2, r2, #32
 800b1ce:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d105      	bne.n	800b1f4 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1ec:	f043 0201 	orr.w	r2, r3, #1
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f7ff f9b7 	bl	800a568 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	f06f 0212 	mvn.w	r2, #18
 800b202:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d04d      	beq.n	800b2aa <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	f003 0304 	and.w	r3, r3, #4
 800b214:	2b00      	cmp	r3, #0
 800b216:	d048      	beq.n	800b2aa <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b21c:	f003 0310 	and.w	r3, r3, #16
 800b220:	2b00      	cmp	r3, #0
 800b222:	d105      	bne.n	800b230 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b228:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	689b      	ldr	r3, [r3, #8]
 800b236:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800b23a:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 800b23e:	d012      	beq.n	800b266 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	685b      	ldr	r3, [r3, #4]
 800b246:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d125      	bne.n	800b29a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	689b      	ldr	r3, [r3, #8]
 800b254:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800b258:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800b25c:	d11d      	bne.n	800b29a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800b262:	2b00      	cmp	r3, #0
 800b264:	d119      	bne.n	800b29a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	685a      	ldr	r2, [r3, #4]
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b274:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b27a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b286:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d105      	bne.n	800b29a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b292:	f043 0201 	orr.w	r2, r3, #1
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800b29a:	6878      	ldr	r0, [r7, #4]
 800b29c:	f000 fae4 	bl	800b868 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	f06f 020c 	mvn.w	r2, #12
 800b2a8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d012      	beq.n	800b2da <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	f003 0301 	and.w	r3, r3, #1
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d00d      	beq.n	800b2da <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2c2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f000 f812 	bl	800b2f4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	f06f 0201 	mvn.w	r2, #1
 800b2d8:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800b2da:	bf00      	nop
 800b2dc:	3710      	adds	r7, #16
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	bd80      	pop	{r7, pc}

0800b2e2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800b2e2:	b480      	push	{r7}
 800b2e4:	b083      	sub	sp, #12
 800b2e6:	af00      	add	r7, sp, #0
 800b2e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800b2ea:	bf00      	nop
 800b2ec:	370c      	adds	r7, #12
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	bc80      	pop	{r7}
 800b2f2:	4770      	bx	lr

0800b2f4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b083      	sub	sp, #12
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800b2fc:	bf00      	nop
 800b2fe:	370c      	adds	r7, #12
 800b300:	46bd      	mov	sp, r7
 800b302:	bc80      	pop	{r7}
 800b304:	4770      	bx	lr

0800b306 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800b306:	b480      	push	{r7}
 800b308:	b083      	sub	sp, #12
 800b30a:	af00      	add	r7, sp, #0
 800b30c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800b30e:	bf00      	nop
 800b310:	370c      	adds	r7, #12
 800b312:	46bd      	mov	sp, r7
 800b314:	bc80      	pop	{r7}
 800b316:	4770      	bx	lr

0800b318 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800b318:	b480      	push	{r7}
 800b31a:	b085      	sub	sp, #20
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
 800b320:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b322:	2300      	movs	r3, #0
 800b324:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800b326:	2300      	movs	r3, #0
 800b328:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b330:	2b01      	cmp	r3, #1
 800b332:	d101      	bne.n	800b338 <HAL_ADC_ConfigChannel+0x20>
 800b334:	2302      	movs	r3, #2
 800b336:	e0dc      	b.n	800b4f2 <HAL_ADC_ConfigChannel+0x1da>
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	2201      	movs	r2, #1
 800b33c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	685b      	ldr	r3, [r3, #4]
 800b344:	2b06      	cmp	r3, #6
 800b346:	d81c      	bhi.n	800b382 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	685a      	ldr	r2, [r3, #4]
 800b352:	4613      	mov	r3, r2
 800b354:	009b      	lsls	r3, r3, #2
 800b356:	4413      	add	r3, r2
 800b358:	3b05      	subs	r3, #5
 800b35a:	221f      	movs	r2, #31
 800b35c:	fa02 f303 	lsl.w	r3, r2, r3
 800b360:	43db      	mvns	r3, r3
 800b362:	4019      	ands	r1, r3
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	6818      	ldr	r0, [r3, #0]
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	685a      	ldr	r2, [r3, #4]
 800b36c:	4613      	mov	r3, r2
 800b36e:	009b      	lsls	r3, r3, #2
 800b370:	4413      	add	r3, r2
 800b372:	3b05      	subs	r3, #5
 800b374:	fa00 f203 	lsl.w	r2, r0, r3
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	430a      	orrs	r2, r1
 800b37e:	635a      	str	r2, [r3, #52]	@ 0x34
 800b380:	e03c      	b.n	800b3fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	685b      	ldr	r3, [r3, #4]
 800b386:	2b0c      	cmp	r3, #12
 800b388:	d81c      	bhi.n	800b3c4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	685a      	ldr	r2, [r3, #4]
 800b394:	4613      	mov	r3, r2
 800b396:	009b      	lsls	r3, r3, #2
 800b398:	4413      	add	r3, r2
 800b39a:	3b23      	subs	r3, #35	@ 0x23
 800b39c:	221f      	movs	r2, #31
 800b39e:	fa02 f303 	lsl.w	r3, r2, r3
 800b3a2:	43db      	mvns	r3, r3
 800b3a4:	4019      	ands	r1, r3
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	6818      	ldr	r0, [r3, #0]
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	685a      	ldr	r2, [r3, #4]
 800b3ae:	4613      	mov	r3, r2
 800b3b0:	009b      	lsls	r3, r3, #2
 800b3b2:	4413      	add	r3, r2
 800b3b4:	3b23      	subs	r3, #35	@ 0x23
 800b3b6:	fa00 f203 	lsl.w	r2, r0, r3
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	430a      	orrs	r2, r1
 800b3c0:	631a      	str	r2, [r3, #48]	@ 0x30
 800b3c2:	e01b      	b.n	800b3fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	685a      	ldr	r2, [r3, #4]
 800b3ce:	4613      	mov	r3, r2
 800b3d0:	009b      	lsls	r3, r3, #2
 800b3d2:	4413      	add	r3, r2
 800b3d4:	3b41      	subs	r3, #65	@ 0x41
 800b3d6:	221f      	movs	r2, #31
 800b3d8:	fa02 f303 	lsl.w	r3, r2, r3
 800b3dc:	43db      	mvns	r3, r3
 800b3de:	4019      	ands	r1, r3
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	6818      	ldr	r0, [r3, #0]
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	685a      	ldr	r2, [r3, #4]
 800b3e8:	4613      	mov	r3, r2
 800b3ea:	009b      	lsls	r3, r3, #2
 800b3ec:	4413      	add	r3, r2
 800b3ee:	3b41      	subs	r3, #65	@ 0x41
 800b3f0:	fa00 f203 	lsl.w	r2, r0, r3
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	430a      	orrs	r2, r1
 800b3fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	2b09      	cmp	r3, #9
 800b402:	d91c      	bls.n	800b43e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	68d9      	ldr	r1, [r3, #12]
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	681a      	ldr	r2, [r3, #0]
 800b40e:	4613      	mov	r3, r2
 800b410:	005b      	lsls	r3, r3, #1
 800b412:	4413      	add	r3, r2
 800b414:	3b1e      	subs	r3, #30
 800b416:	2207      	movs	r2, #7
 800b418:	fa02 f303 	lsl.w	r3, r2, r3
 800b41c:	43db      	mvns	r3, r3
 800b41e:	4019      	ands	r1, r3
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	6898      	ldr	r0, [r3, #8]
 800b424:	683b      	ldr	r3, [r7, #0]
 800b426:	681a      	ldr	r2, [r3, #0]
 800b428:	4613      	mov	r3, r2
 800b42a:	005b      	lsls	r3, r3, #1
 800b42c:	4413      	add	r3, r2
 800b42e:	3b1e      	subs	r3, #30
 800b430:	fa00 f203 	lsl.w	r2, r0, r3
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	430a      	orrs	r2, r1
 800b43a:	60da      	str	r2, [r3, #12]
 800b43c:	e019      	b.n	800b472 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	6919      	ldr	r1, [r3, #16]
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	681a      	ldr	r2, [r3, #0]
 800b448:	4613      	mov	r3, r2
 800b44a:	005b      	lsls	r3, r3, #1
 800b44c:	4413      	add	r3, r2
 800b44e:	2207      	movs	r2, #7
 800b450:	fa02 f303 	lsl.w	r3, r2, r3
 800b454:	43db      	mvns	r3, r3
 800b456:	4019      	ands	r1, r3
 800b458:	683b      	ldr	r3, [r7, #0]
 800b45a:	6898      	ldr	r0, [r3, #8]
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	681a      	ldr	r2, [r3, #0]
 800b460:	4613      	mov	r3, r2
 800b462:	005b      	lsls	r3, r3, #1
 800b464:	4413      	add	r3, r2
 800b466:	fa00 f203 	lsl.w	r2, r0, r3
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	430a      	orrs	r2, r1
 800b470:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	2b10      	cmp	r3, #16
 800b478:	d003      	beq.n	800b482 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800b47a:	683b      	ldr	r3, [r7, #0]
 800b47c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800b47e:	2b11      	cmp	r3, #17
 800b480:	d132      	bne.n	800b4e8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	4a1d      	ldr	r2, [pc, #116]	@ (800b4fc <HAL_ADC_ConfigChannel+0x1e4>)
 800b488:	4293      	cmp	r3, r2
 800b48a:	d125      	bne.n	800b4d8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	689b      	ldr	r3, [r3, #8]
 800b492:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b496:	2b00      	cmp	r3, #0
 800b498:	d126      	bne.n	800b4e8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	689a      	ldr	r2, [r3, #8]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800b4a8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	2b10      	cmp	r3, #16
 800b4b0:	d11a      	bne.n	800b4e8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800b4b2:	4b13      	ldr	r3, [pc, #76]	@ (800b500 <HAL_ADC_ConfigChannel+0x1e8>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	4a13      	ldr	r2, [pc, #76]	@ (800b504 <HAL_ADC_ConfigChannel+0x1ec>)
 800b4b8:	fba2 2303 	umull	r2, r3, r2, r3
 800b4bc:	0c9a      	lsrs	r2, r3, #18
 800b4be:	4613      	mov	r3, r2
 800b4c0:	009b      	lsls	r3, r3, #2
 800b4c2:	4413      	add	r3, r2
 800b4c4:	005b      	lsls	r3, r3, #1
 800b4c6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800b4c8:	e002      	b.n	800b4d0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	3b01      	subs	r3, #1
 800b4ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d1f9      	bne.n	800b4ca <HAL_ADC_ConfigChannel+0x1b2>
 800b4d6:	e007      	b.n	800b4e8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4dc:	f043 0220 	orr.w	r2, r3, #32
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800b4e4:	2301      	movs	r3, #1
 800b4e6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800b4f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3714      	adds	r7, #20
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bc80      	pop	{r7}
 800b4fa:	4770      	bx	lr
 800b4fc:	40012400 	.word	0x40012400
 800b500:	20000010 	.word	0x20000010
 800b504:	431bde83 	.word	0x431bde83

0800b508 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b084      	sub	sp, #16
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b510:	2300      	movs	r3, #0
 800b512:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800b514:	2300      	movs	r3, #0
 800b516:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	689b      	ldr	r3, [r3, #8]
 800b51e:	f003 0301 	and.w	r3, r3, #1
 800b522:	2b01      	cmp	r3, #1
 800b524:	d040      	beq.n	800b5a8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	689a      	ldr	r2, [r3, #8]
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	f042 0201 	orr.w	r2, r2, #1
 800b534:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800b536:	4b1f      	ldr	r3, [pc, #124]	@ (800b5b4 <ADC_Enable+0xac>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	4a1f      	ldr	r2, [pc, #124]	@ (800b5b8 <ADC_Enable+0xb0>)
 800b53c:	fba2 2303 	umull	r2, r3, r2, r3
 800b540:	0c9b      	lsrs	r3, r3, #18
 800b542:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800b544:	e002      	b.n	800b54c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800b546:	68bb      	ldr	r3, [r7, #8]
 800b548:	3b01      	subs	r3, #1
 800b54a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d1f9      	bne.n	800b546 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800b552:	f7ff fc23 	bl	800ad9c <HAL_GetTick>
 800b556:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800b558:	e01f      	b.n	800b59a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800b55a:	f7ff fc1f 	bl	800ad9c <HAL_GetTick>
 800b55e:	4602      	mov	r2, r0
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	1ad3      	subs	r3, r2, r3
 800b564:	2b02      	cmp	r3, #2
 800b566:	d918      	bls.n	800b59a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	689b      	ldr	r3, [r3, #8]
 800b56e:	f003 0301 	and.w	r3, r3, #1
 800b572:	2b01      	cmp	r3, #1
 800b574:	d011      	beq.n	800b59a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b57a:	f043 0210 	orr.w	r2, r3, #16
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b586:	f043 0201 	orr.w	r2, r3, #1
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	2200      	movs	r2, #0
 800b592:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800b596:	2301      	movs	r3, #1
 800b598:	e007      	b.n	800b5aa <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	689b      	ldr	r3, [r3, #8]
 800b5a0:	f003 0301 	and.w	r3, r3, #1
 800b5a4:	2b01      	cmp	r3, #1
 800b5a6:	d1d8      	bne.n	800b55a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800b5a8:	2300      	movs	r3, #0
}
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	3710      	adds	r7, #16
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	bd80      	pop	{r7, pc}
 800b5b2:	bf00      	nop
 800b5b4:	20000010 	.word	0x20000010
 800b5b8:	431bde83 	.word	0x431bde83

0800b5bc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b084      	sub	sp, #16
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	689b      	ldr	r3, [r3, #8]
 800b5ce:	f003 0301 	and.w	r3, r3, #1
 800b5d2:	2b01      	cmp	r3, #1
 800b5d4:	d12e      	bne.n	800b634 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	689a      	ldr	r2, [r3, #8]
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	f022 0201 	bic.w	r2, r2, #1
 800b5e4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800b5e6:	f7ff fbd9 	bl	800ad9c <HAL_GetTick>
 800b5ea:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800b5ec:	e01b      	b.n	800b626 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800b5ee:	f7ff fbd5 	bl	800ad9c <HAL_GetTick>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	1ad3      	subs	r3, r2, r3
 800b5f8:	2b02      	cmp	r3, #2
 800b5fa:	d914      	bls.n	800b626 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	689b      	ldr	r3, [r3, #8]
 800b602:	f003 0301 	and.w	r3, r3, #1
 800b606:	2b01      	cmp	r3, #1
 800b608:	d10d      	bne.n	800b626 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b60e:	f043 0210 	orr.w	r2, r3, #16
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b61a:	f043 0201 	orr.w	r2, r3, #1
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800b622:	2301      	movs	r3, #1
 800b624:	e007      	b.n	800b636 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	689b      	ldr	r3, [r3, #8]
 800b62c:	f003 0301 	and.w	r3, r3, #1
 800b630:	2b01      	cmp	r3, #1
 800b632:	d0dc      	beq.n	800b5ee <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800b634:	2300      	movs	r3, #0
}
 800b636:	4618      	mov	r0, r3
 800b638:	3710      	adds	r7, #16
 800b63a:	46bd      	mov	sp, r7
 800b63c:	bd80      	pop	{r7, pc}

0800b63e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800b63e:	b580      	push	{r7, lr}
 800b640:	b084      	sub	sp, #16
 800b642:	af00      	add	r7, sp, #0
 800b644:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b64a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b650:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b654:	2b00      	cmp	r3, #0
 800b656:	d127      	bne.n	800b6a8 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b65c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	689b      	ldr	r3, [r3, #8]
 800b66a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800b66e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800b672:	d115      	bne.n	800b6a0 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d111      	bne.n	800b6a0 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b680:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b68c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b690:	2b00      	cmp	r3, #0
 800b692:	d105      	bne.n	800b6a0 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b698:	f043 0201 	orr.w	r2, r3, #1
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800b6a0:	68f8      	ldr	r0, [r7, #12]
 800b6a2:	f7fe ff61 	bl	800a568 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800b6a6:	e004      	b.n	800b6b2 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	6a1b      	ldr	r3, [r3, #32]
 800b6ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6ae:	6878      	ldr	r0, [r7, #4]
 800b6b0:	4798      	blx	r3
}
 800b6b2:	bf00      	nop
 800b6b4:	3710      	adds	r7, #16
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	bd80      	pop	{r7, pc}

0800b6ba <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800b6ba:	b580      	push	{r7, lr}
 800b6bc:	b084      	sub	sp, #16
 800b6be:	af00      	add	r7, sp, #0
 800b6c0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6c6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800b6c8:	68f8      	ldr	r0, [r7, #12]
 800b6ca:	f7ff fe0a 	bl	800b2e2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800b6ce:	bf00      	nop
 800b6d0:	3710      	adds	r7, #16
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	bd80      	pop	{r7, pc}

0800b6d6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800b6d6:	b580      	push	{r7, lr}
 800b6d8:	b084      	sub	sp, #16
 800b6da:	af00      	add	r7, sp, #0
 800b6dc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6e2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6e8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6f4:	f043 0204 	orr.w	r2, r3, #4
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800b6fc:	68f8      	ldr	r0, [r7, #12]
 800b6fe:	f7ff fe02 	bl	800b306 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800b702:	bf00      	nop
 800b704:	3710      	adds	r7, #16
 800b706:	46bd      	mov	sp, r7
 800b708:	bd80      	pop	{r7, pc}
	...

0800b70c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800b70c:	b590      	push	{r4, r7, lr}
 800b70e:	b087      	sub	sp, #28
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b714:	2300      	movs	r3, #0
 800b716:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 800b718:	2300      	movs	r3, #0
 800b71a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b722:	2b01      	cmp	r3, #1
 800b724:	d101      	bne.n	800b72a <HAL_ADCEx_Calibration_Start+0x1e>
 800b726:	2302      	movs	r3, #2
 800b728:	e097      	b.n	800b85a <HAL_ADCEx_Calibration_Start+0x14e>
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2201      	movs	r2, #1
 800b72e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f7ff ff42 	bl	800b5bc <ADC_ConversionStop_Disable>
 800b738:	4603      	mov	r3, r0
 800b73a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f7ff fee3 	bl	800b508 <ADC_Enable>
 800b742:	4603      	mov	r3, r0
 800b744:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 800b746:	7dfb      	ldrb	r3, [r7, #23]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	f040 8081 	bne.w	800b850 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b752:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800b756:	f023 0302 	bic.w	r3, r3, #2
 800b75a:	f043 0202 	orr.w	r2, r3, #2
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800b762:	4b40      	ldr	r3, [pc, #256]	@ (800b864 <HAL_ADCEx_Calibration_Start+0x158>)
 800b764:	681c      	ldr	r4, [r3, #0]
 800b766:	2002      	movs	r0, #2
 800b768:	f001 fcfe 	bl	800d168 <HAL_RCCEx_GetPeriphCLKFreq>
 800b76c:	4603      	mov	r3, r0
 800b76e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800b772:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 800b774:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800b776:	e002      	b.n	800b77e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	3b01      	subs	r3, #1
 800b77c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d1f9      	bne.n	800b778 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	689a      	ldr	r2, [r3, #8]
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	f042 0208 	orr.w	r2, r2, #8
 800b792:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800b794:	f7ff fb02 	bl	800ad9c <HAL_GetTick>
 800b798:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800b79a:	e01b      	b.n	800b7d4 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800b79c:	f7ff fafe 	bl	800ad9c <HAL_GetTick>
 800b7a0:	4602      	mov	r2, r0
 800b7a2:	693b      	ldr	r3, [r7, #16]
 800b7a4:	1ad3      	subs	r3, r2, r3
 800b7a6:	2b0a      	cmp	r3, #10
 800b7a8:	d914      	bls.n	800b7d4 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	689b      	ldr	r3, [r3, #8]
 800b7b0:	f003 0308 	and.w	r3, r3, #8
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d00d      	beq.n	800b7d4 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7bc:	f023 0312 	bic.w	r3, r3, #18
 800b7c0:	f043 0210 	orr.w	r2, r3, #16
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800b7d0:	2301      	movs	r3, #1
 800b7d2:	e042      	b.n	800b85a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	689b      	ldr	r3, [r3, #8]
 800b7da:	f003 0308 	and.w	r3, r3, #8
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d1dc      	bne.n	800b79c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	689a      	ldr	r2, [r3, #8]
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f042 0204 	orr.w	r2, r2, #4
 800b7f0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800b7f2:	f7ff fad3 	bl	800ad9c <HAL_GetTick>
 800b7f6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800b7f8:	e01b      	b.n	800b832 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800b7fa:	f7ff facf 	bl	800ad9c <HAL_GetTick>
 800b7fe:	4602      	mov	r2, r0
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	1ad3      	subs	r3, r2, r3
 800b804:	2b0a      	cmp	r3, #10
 800b806:	d914      	bls.n	800b832 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	689b      	ldr	r3, [r3, #8]
 800b80e:	f003 0304 	and.w	r3, r3, #4
 800b812:	2b00      	cmp	r3, #0
 800b814:	d00d      	beq.n	800b832 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b81a:	f023 0312 	bic.w	r3, r3, #18
 800b81e:	f043 0210 	orr.w	r2, r3, #16
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	2200      	movs	r2, #0
 800b82a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800b82e:	2301      	movs	r3, #1
 800b830:	e013      	b.n	800b85a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	689b      	ldr	r3, [r3, #8]
 800b838:	f003 0304 	and.w	r3, r3, #4
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d1dc      	bne.n	800b7fa <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b844:	f023 0303 	bic.w	r3, r3, #3
 800b848:	f043 0201 	orr.w	r2, r3, #1
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	2200      	movs	r2, #0
 800b854:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800b858:	7dfb      	ldrb	r3, [r7, #23]
}
 800b85a:	4618      	mov	r0, r3
 800b85c:	371c      	adds	r7, #28
 800b85e:	46bd      	mov	sp, r7
 800b860:	bd90      	pop	{r4, r7, pc}
 800b862:	bf00      	nop
 800b864:	20000010 	.word	0x20000010

0800b868 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800b868:	b480      	push	{r7}
 800b86a:	b083      	sub	sp, #12
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800b870:	bf00      	nop
 800b872:	370c      	adds	r7, #12
 800b874:	46bd      	mov	sp, r7
 800b876:	bc80      	pop	{r7}
 800b878:	4770      	bx	lr
	...

0800b87c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b87c:	b480      	push	{r7}
 800b87e:	b085      	sub	sp, #20
 800b880:	af00      	add	r7, sp, #0
 800b882:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f003 0307 	and.w	r3, r3, #7
 800b88a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b88c:	4b0c      	ldr	r3, [pc, #48]	@ (800b8c0 <__NVIC_SetPriorityGrouping+0x44>)
 800b88e:	68db      	ldr	r3, [r3, #12]
 800b890:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b892:	68ba      	ldr	r2, [r7, #8]
 800b894:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800b898:	4013      	ands	r3, r2
 800b89a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b8a0:	68bb      	ldr	r3, [r7, #8]
 800b8a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b8a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800b8a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b8ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b8ae:	4a04      	ldr	r2, [pc, #16]	@ (800b8c0 <__NVIC_SetPriorityGrouping+0x44>)
 800b8b0:	68bb      	ldr	r3, [r7, #8]
 800b8b2:	60d3      	str	r3, [r2, #12]
}
 800b8b4:	bf00      	nop
 800b8b6:	3714      	adds	r7, #20
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	bc80      	pop	{r7}
 800b8bc:	4770      	bx	lr
 800b8be:	bf00      	nop
 800b8c0:	e000ed00 	.word	0xe000ed00

0800b8c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b8c4:	b480      	push	{r7}
 800b8c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b8c8:	4b04      	ldr	r3, [pc, #16]	@ (800b8dc <__NVIC_GetPriorityGrouping+0x18>)
 800b8ca:	68db      	ldr	r3, [r3, #12]
 800b8cc:	0a1b      	lsrs	r3, r3, #8
 800b8ce:	f003 0307 	and.w	r3, r3, #7
}
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bc80      	pop	{r7}
 800b8d8:	4770      	bx	lr
 800b8da:	bf00      	nop
 800b8dc:	e000ed00 	.word	0xe000ed00

0800b8e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b8e0:	b480      	push	{r7}
 800b8e2:	b083      	sub	sp, #12
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b8ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	db0b      	blt.n	800b90a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b8f2:	79fb      	ldrb	r3, [r7, #7]
 800b8f4:	f003 021f 	and.w	r2, r3, #31
 800b8f8:	4906      	ldr	r1, [pc, #24]	@ (800b914 <__NVIC_EnableIRQ+0x34>)
 800b8fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b8fe:	095b      	lsrs	r3, r3, #5
 800b900:	2001      	movs	r0, #1
 800b902:	fa00 f202 	lsl.w	r2, r0, r2
 800b906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800b90a:	bf00      	nop
 800b90c:	370c      	adds	r7, #12
 800b90e:	46bd      	mov	sp, r7
 800b910:	bc80      	pop	{r7}
 800b912:	4770      	bx	lr
 800b914:	e000e100 	.word	0xe000e100

0800b918 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b918:	b480      	push	{r7}
 800b91a:	b083      	sub	sp, #12
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	4603      	mov	r3, r0
 800b920:	6039      	str	r1, [r7, #0]
 800b922:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	db0a      	blt.n	800b942 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b92c:	683b      	ldr	r3, [r7, #0]
 800b92e:	b2da      	uxtb	r2, r3
 800b930:	490c      	ldr	r1, [pc, #48]	@ (800b964 <__NVIC_SetPriority+0x4c>)
 800b932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b936:	0112      	lsls	r2, r2, #4
 800b938:	b2d2      	uxtb	r2, r2
 800b93a:	440b      	add	r3, r1
 800b93c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b940:	e00a      	b.n	800b958 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	b2da      	uxtb	r2, r3
 800b946:	4908      	ldr	r1, [pc, #32]	@ (800b968 <__NVIC_SetPriority+0x50>)
 800b948:	79fb      	ldrb	r3, [r7, #7]
 800b94a:	f003 030f 	and.w	r3, r3, #15
 800b94e:	3b04      	subs	r3, #4
 800b950:	0112      	lsls	r2, r2, #4
 800b952:	b2d2      	uxtb	r2, r2
 800b954:	440b      	add	r3, r1
 800b956:	761a      	strb	r2, [r3, #24]
}
 800b958:	bf00      	nop
 800b95a:	370c      	adds	r7, #12
 800b95c:	46bd      	mov	sp, r7
 800b95e:	bc80      	pop	{r7}
 800b960:	4770      	bx	lr
 800b962:	bf00      	nop
 800b964:	e000e100 	.word	0xe000e100
 800b968:	e000ed00 	.word	0xe000ed00

0800b96c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b96c:	b480      	push	{r7}
 800b96e:	b089      	sub	sp, #36	@ 0x24
 800b970:	af00      	add	r7, sp, #0
 800b972:	60f8      	str	r0, [r7, #12]
 800b974:	60b9      	str	r1, [r7, #8]
 800b976:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	f003 0307 	and.w	r3, r3, #7
 800b97e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b980:	69fb      	ldr	r3, [r7, #28]
 800b982:	f1c3 0307 	rsb	r3, r3, #7
 800b986:	2b04      	cmp	r3, #4
 800b988:	bf28      	it	cs
 800b98a:	2304      	movcs	r3, #4
 800b98c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b98e:	69fb      	ldr	r3, [r7, #28]
 800b990:	3304      	adds	r3, #4
 800b992:	2b06      	cmp	r3, #6
 800b994:	d902      	bls.n	800b99c <NVIC_EncodePriority+0x30>
 800b996:	69fb      	ldr	r3, [r7, #28]
 800b998:	3b03      	subs	r3, #3
 800b99a:	e000      	b.n	800b99e <NVIC_EncodePriority+0x32>
 800b99c:	2300      	movs	r3, #0
 800b99e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b9a0:	f04f 32ff 	mov.w	r2, #4294967295
 800b9a4:	69bb      	ldr	r3, [r7, #24]
 800b9a6:	fa02 f303 	lsl.w	r3, r2, r3
 800b9aa:	43da      	mvns	r2, r3
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	401a      	ands	r2, r3
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b9b4:	f04f 31ff 	mov.w	r1, #4294967295
 800b9b8:	697b      	ldr	r3, [r7, #20]
 800b9ba:	fa01 f303 	lsl.w	r3, r1, r3
 800b9be:	43d9      	mvns	r1, r3
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b9c4:	4313      	orrs	r3, r2
         );
}
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	3724      	adds	r7, #36	@ 0x24
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	bc80      	pop	{r7}
 800b9ce:	4770      	bx	lr

0800b9d0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800b9d0:	b480      	push	{r7}
 800b9d2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800b9d4:	f3bf 8f4f 	dsb	sy
}
 800b9d8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800b9da:	4b06      	ldr	r3, [pc, #24]	@ (800b9f4 <__NVIC_SystemReset+0x24>)
 800b9dc:	68db      	ldr	r3, [r3, #12]
 800b9de:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800b9e2:	4904      	ldr	r1, [pc, #16]	@ (800b9f4 <__NVIC_SystemReset+0x24>)
 800b9e4:	4b04      	ldr	r3, [pc, #16]	@ (800b9f8 <__NVIC_SystemReset+0x28>)
 800b9e6:	4313      	orrs	r3, r2
 800b9e8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800b9ea:	f3bf 8f4f 	dsb	sy
}
 800b9ee:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800b9f0:	bf00      	nop
 800b9f2:	e7fd      	b.n	800b9f0 <__NVIC_SystemReset+0x20>
 800b9f4:	e000ed00 	.word	0xe000ed00
 800b9f8:	05fa0004 	.word	0x05fa0004

0800b9fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b082      	sub	sp, #8
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	3b01      	subs	r3, #1
 800ba08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ba0c:	d301      	bcc.n	800ba12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800ba0e:	2301      	movs	r3, #1
 800ba10:	e00f      	b.n	800ba32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800ba12:	4a0a      	ldr	r2, [pc, #40]	@ (800ba3c <SysTick_Config+0x40>)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	3b01      	subs	r3, #1
 800ba18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800ba1a:	210f      	movs	r1, #15
 800ba1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba20:	f7ff ff7a 	bl	800b918 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800ba24:	4b05      	ldr	r3, [pc, #20]	@ (800ba3c <SysTick_Config+0x40>)
 800ba26:	2200      	movs	r2, #0
 800ba28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800ba2a:	4b04      	ldr	r3, [pc, #16]	@ (800ba3c <SysTick_Config+0x40>)
 800ba2c:	2207      	movs	r2, #7
 800ba2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800ba30:	2300      	movs	r3, #0
}
 800ba32:	4618      	mov	r0, r3
 800ba34:	3708      	adds	r7, #8
 800ba36:	46bd      	mov	sp, r7
 800ba38:	bd80      	pop	{r7, pc}
 800ba3a:	bf00      	nop
 800ba3c:	e000e010 	.word	0xe000e010

0800ba40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b082      	sub	sp, #8
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800ba48:	6878      	ldr	r0, [r7, #4]
 800ba4a:	f7ff ff17 	bl	800b87c <__NVIC_SetPriorityGrouping>
}
 800ba4e:	bf00      	nop
 800ba50:	3708      	adds	r7, #8
 800ba52:	46bd      	mov	sp, r7
 800ba54:	bd80      	pop	{r7, pc}

0800ba56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800ba56:	b580      	push	{r7, lr}
 800ba58:	b086      	sub	sp, #24
 800ba5a:	af00      	add	r7, sp, #0
 800ba5c:	4603      	mov	r3, r0
 800ba5e:	60b9      	str	r1, [r7, #8]
 800ba60:	607a      	str	r2, [r7, #4]
 800ba62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800ba64:	2300      	movs	r3, #0
 800ba66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800ba68:	f7ff ff2c 	bl	800b8c4 <__NVIC_GetPriorityGrouping>
 800ba6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800ba6e:	687a      	ldr	r2, [r7, #4]
 800ba70:	68b9      	ldr	r1, [r7, #8]
 800ba72:	6978      	ldr	r0, [r7, #20]
 800ba74:	f7ff ff7a 	bl	800b96c <NVIC_EncodePriority>
 800ba78:	4602      	mov	r2, r0
 800ba7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ba7e:	4611      	mov	r1, r2
 800ba80:	4618      	mov	r0, r3
 800ba82:	f7ff ff49 	bl	800b918 <__NVIC_SetPriority>
}
 800ba86:	bf00      	nop
 800ba88:	3718      	adds	r7, #24
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}

0800ba8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ba8e:	b580      	push	{r7, lr}
 800ba90:	b082      	sub	sp, #8
 800ba92:	af00      	add	r7, sp, #0
 800ba94:	4603      	mov	r3, r0
 800ba96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800ba98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	f7ff ff1f 	bl	800b8e0 <__NVIC_EnableIRQ>
}
 800baa2:	bf00      	nop
 800baa4:	3708      	adds	r7, #8
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}

0800baaa <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800baaa:	b580      	push	{r7, lr}
 800baac:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800baae:	f7ff ff8f 	bl	800b9d0 <__NVIC_SystemReset>

0800bab2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800bab2:	b580      	push	{r7, lr}
 800bab4:	b082      	sub	sp, #8
 800bab6:	af00      	add	r7, sp, #0
 800bab8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800baba:	6878      	ldr	r0, [r7, #4]
 800babc:	f7ff ff9e 	bl	800b9fc <SysTick_Config>
 800bac0:	4603      	mov	r3, r0
}
 800bac2:	4618      	mov	r0, r3
 800bac4:	3708      	adds	r7, #8
 800bac6:	46bd      	mov	sp, r7
 800bac8:	bd80      	pop	{r7, pc}
	...

0800bacc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800bacc:	b480      	push	{r7}
 800bace:	b085      	sub	sp, #20
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800bad4:	2300      	movs	r3, #0
 800bad6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d101      	bne.n	800bae2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800bade:	2301      	movs	r3, #1
 800bae0:	e043      	b.n	800bb6a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	461a      	mov	r2, r3
 800bae8:	4b22      	ldr	r3, [pc, #136]	@ (800bb74 <HAL_DMA_Init+0xa8>)
 800baea:	4413      	add	r3, r2
 800baec:	4a22      	ldr	r2, [pc, #136]	@ (800bb78 <HAL_DMA_Init+0xac>)
 800baee:	fba2 2303 	umull	r2, r3, r2, r3
 800baf2:	091b      	lsrs	r3, r3, #4
 800baf4:	009a      	lsls	r2, r3, #2
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	4a1f      	ldr	r2, [pc, #124]	@ (800bb7c <HAL_DMA_Init+0xb0>)
 800bafe:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	2202      	movs	r2, #2
 800bb04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800bb16:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800bb1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800bb24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	68db      	ldr	r3, [r3, #12]
 800bb2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bb30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	695b      	ldr	r3, [r3, #20]
 800bb36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bb3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	69db      	ldr	r3, [r3, #28]
 800bb42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800bb44:	68fa      	ldr	r2, [r7, #12]
 800bb46:	4313      	orrs	r3, r2
 800bb48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	68fa      	ldr	r2, [r7, #12]
 800bb50:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2200      	movs	r2, #0
 800bb56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2201      	movs	r2, #1
 800bb5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2200      	movs	r2, #0
 800bb64:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800bb68:	2300      	movs	r3, #0
}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	3714      	adds	r7, #20
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bc80      	pop	{r7}
 800bb72:	4770      	bx	lr
 800bb74:	bffdfff8 	.word	0xbffdfff8
 800bb78:	cccccccd 	.word	0xcccccccd
 800bb7c:	40020000 	.word	0x40020000

0800bb80 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b086      	sub	sp, #24
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	60f8      	str	r0, [r7, #12]
 800bb88:	60b9      	str	r1, [r7, #8]
 800bb8a:	607a      	str	r2, [r7, #4]
 800bb8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bb8e:	2300      	movs	r3, #0
 800bb90:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bb98:	2b01      	cmp	r3, #1
 800bb9a:	d101      	bne.n	800bba0 <HAL_DMA_Start_IT+0x20>
 800bb9c:	2302      	movs	r3, #2
 800bb9e:	e04b      	b.n	800bc38 <HAL_DMA_Start_IT+0xb8>
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	2201      	movs	r2, #1
 800bba4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800bbae:	b2db      	uxtb	r3, r3
 800bbb0:	2b01      	cmp	r3, #1
 800bbb2:	d13a      	bne.n	800bc2a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	2202      	movs	r2, #2
 800bbb8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	681a      	ldr	r2, [r3, #0]
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	f022 0201 	bic.w	r2, r2, #1
 800bbd0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	687a      	ldr	r2, [r7, #4]
 800bbd6:	68b9      	ldr	r1, [r7, #8]
 800bbd8:	68f8      	ldr	r0, [r7, #12]
 800bbda:	f000 f9eb 	bl	800bfb4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d008      	beq.n	800bbf8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	681a      	ldr	r2, [r3, #0]
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	f042 020e 	orr.w	r2, r2, #14
 800bbf4:	601a      	str	r2, [r3, #0]
 800bbf6:	e00f      	b.n	800bc18 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	681a      	ldr	r2, [r3, #0]
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	f022 0204 	bic.w	r2, r2, #4
 800bc06:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	681a      	ldr	r2, [r3, #0]
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	f042 020a 	orr.w	r2, r2, #10
 800bc16:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	681a      	ldr	r2, [r3, #0]
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f042 0201 	orr.w	r2, r2, #1
 800bc26:	601a      	str	r2, [r3, #0]
 800bc28:	e005      	b.n	800bc36 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800bc32:	2302      	movs	r3, #2
 800bc34:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800bc36:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc38:	4618      	mov	r0, r3
 800bc3a:	3718      	adds	r7, #24
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}

0800bc40 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800bc40:	b480      	push	{r7}
 800bc42:	b085      	sub	sp, #20
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bc48:	2300      	movs	r3, #0
 800bc4a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800bc52:	b2db      	uxtb	r3, r3
 800bc54:	2b02      	cmp	r3, #2
 800bc56:	d008      	beq.n	800bc6a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2204      	movs	r2, #4
 800bc5c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	2200      	movs	r2, #0
 800bc62:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800bc66:	2301      	movs	r3, #1
 800bc68:	e020      	b.n	800bcac <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	681a      	ldr	r2, [r3, #0]
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f022 020e 	bic.w	r2, r2, #14
 800bc78:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	681a      	ldr	r2, [r3, #0]
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	f022 0201 	bic.w	r2, r2, #1
 800bc88:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc92:	2101      	movs	r1, #1
 800bc94:	fa01 f202 	lsl.w	r2, r1, r2
 800bc98:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	2201      	movs	r2, #1
 800bc9e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	2200      	movs	r2, #0
 800bca6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800bcaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcac:	4618      	mov	r0, r3
 800bcae:	3714      	adds	r7, #20
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	bc80      	pop	{r7}
 800bcb4:	4770      	bx	lr
	...

0800bcb8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b084      	sub	sp, #16
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800bcca:	b2db      	uxtb	r3, r3
 800bccc:	2b02      	cmp	r3, #2
 800bcce:	d005      	beq.n	800bcdc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2204      	movs	r2, #4
 800bcd4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	73fb      	strb	r3, [r7, #15]
 800bcda:	e051      	b.n	800bd80 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	681a      	ldr	r2, [r3, #0]
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f022 020e 	bic.w	r2, r2, #14
 800bcea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	681a      	ldr	r2, [r3, #0]
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	f022 0201 	bic.w	r2, r2, #1
 800bcfa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	4a22      	ldr	r2, [pc, #136]	@ (800bd8c <HAL_DMA_Abort_IT+0xd4>)
 800bd02:	4293      	cmp	r3, r2
 800bd04:	d029      	beq.n	800bd5a <HAL_DMA_Abort_IT+0xa2>
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	4a21      	ldr	r2, [pc, #132]	@ (800bd90 <HAL_DMA_Abort_IT+0xd8>)
 800bd0c:	4293      	cmp	r3, r2
 800bd0e:	d022      	beq.n	800bd56 <HAL_DMA_Abort_IT+0x9e>
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	4a1f      	ldr	r2, [pc, #124]	@ (800bd94 <HAL_DMA_Abort_IT+0xdc>)
 800bd16:	4293      	cmp	r3, r2
 800bd18:	d01a      	beq.n	800bd50 <HAL_DMA_Abort_IT+0x98>
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	4a1e      	ldr	r2, [pc, #120]	@ (800bd98 <HAL_DMA_Abort_IT+0xe0>)
 800bd20:	4293      	cmp	r3, r2
 800bd22:	d012      	beq.n	800bd4a <HAL_DMA_Abort_IT+0x92>
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	4a1c      	ldr	r2, [pc, #112]	@ (800bd9c <HAL_DMA_Abort_IT+0xe4>)
 800bd2a:	4293      	cmp	r3, r2
 800bd2c:	d00a      	beq.n	800bd44 <HAL_DMA_Abort_IT+0x8c>
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	4a1b      	ldr	r2, [pc, #108]	@ (800bda0 <HAL_DMA_Abort_IT+0xe8>)
 800bd34:	4293      	cmp	r3, r2
 800bd36:	d102      	bne.n	800bd3e <HAL_DMA_Abort_IT+0x86>
 800bd38:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800bd3c:	e00e      	b.n	800bd5c <HAL_DMA_Abort_IT+0xa4>
 800bd3e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bd42:	e00b      	b.n	800bd5c <HAL_DMA_Abort_IT+0xa4>
 800bd44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800bd48:	e008      	b.n	800bd5c <HAL_DMA_Abort_IT+0xa4>
 800bd4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bd4e:	e005      	b.n	800bd5c <HAL_DMA_Abort_IT+0xa4>
 800bd50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bd54:	e002      	b.n	800bd5c <HAL_DMA_Abort_IT+0xa4>
 800bd56:	2310      	movs	r3, #16
 800bd58:	e000      	b.n	800bd5c <HAL_DMA_Abort_IT+0xa4>
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	4a11      	ldr	r2, [pc, #68]	@ (800bda4 <HAL_DMA_Abort_IT+0xec>)
 800bd5e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	2201      	movs	r2, #1
 800bd64:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d003      	beq.n	800bd80 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd7c:	6878      	ldr	r0, [r7, #4]
 800bd7e:	4798      	blx	r3
    } 
  }
  return status;
 800bd80:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd82:	4618      	mov	r0, r3
 800bd84:	3710      	adds	r7, #16
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bd80      	pop	{r7, pc}
 800bd8a:	bf00      	nop
 800bd8c:	40020008 	.word	0x40020008
 800bd90:	4002001c 	.word	0x4002001c
 800bd94:	40020030 	.word	0x40020030
 800bd98:	40020044 	.word	0x40020044
 800bd9c:	40020058 	.word	0x40020058
 800bda0:	4002006c 	.word	0x4002006c
 800bda4:	40020000 	.word	0x40020000

0800bda8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b084      	sub	sp, #16
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdc4:	2204      	movs	r2, #4
 800bdc6:	409a      	lsls	r2, r3
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	4013      	ands	r3, r2
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d04f      	beq.n	800be70 <HAL_DMA_IRQHandler+0xc8>
 800bdd0:	68bb      	ldr	r3, [r7, #8]
 800bdd2:	f003 0304 	and.w	r3, r3, #4
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d04a      	beq.n	800be70 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	f003 0320 	and.w	r3, r3, #32
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d107      	bne.n	800bdf8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	681a      	ldr	r2, [r3, #0]
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	f022 0204 	bic.w	r2, r2, #4
 800bdf6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	4a66      	ldr	r2, [pc, #408]	@ (800bf98 <HAL_DMA_IRQHandler+0x1f0>)
 800bdfe:	4293      	cmp	r3, r2
 800be00:	d029      	beq.n	800be56 <HAL_DMA_IRQHandler+0xae>
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	4a65      	ldr	r2, [pc, #404]	@ (800bf9c <HAL_DMA_IRQHandler+0x1f4>)
 800be08:	4293      	cmp	r3, r2
 800be0a:	d022      	beq.n	800be52 <HAL_DMA_IRQHandler+0xaa>
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	4a63      	ldr	r2, [pc, #396]	@ (800bfa0 <HAL_DMA_IRQHandler+0x1f8>)
 800be12:	4293      	cmp	r3, r2
 800be14:	d01a      	beq.n	800be4c <HAL_DMA_IRQHandler+0xa4>
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	4a62      	ldr	r2, [pc, #392]	@ (800bfa4 <HAL_DMA_IRQHandler+0x1fc>)
 800be1c:	4293      	cmp	r3, r2
 800be1e:	d012      	beq.n	800be46 <HAL_DMA_IRQHandler+0x9e>
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	4a60      	ldr	r2, [pc, #384]	@ (800bfa8 <HAL_DMA_IRQHandler+0x200>)
 800be26:	4293      	cmp	r3, r2
 800be28:	d00a      	beq.n	800be40 <HAL_DMA_IRQHandler+0x98>
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	4a5f      	ldr	r2, [pc, #380]	@ (800bfac <HAL_DMA_IRQHandler+0x204>)
 800be30:	4293      	cmp	r3, r2
 800be32:	d102      	bne.n	800be3a <HAL_DMA_IRQHandler+0x92>
 800be34:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800be38:	e00e      	b.n	800be58 <HAL_DMA_IRQHandler+0xb0>
 800be3a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800be3e:	e00b      	b.n	800be58 <HAL_DMA_IRQHandler+0xb0>
 800be40:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800be44:	e008      	b.n	800be58 <HAL_DMA_IRQHandler+0xb0>
 800be46:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800be4a:	e005      	b.n	800be58 <HAL_DMA_IRQHandler+0xb0>
 800be4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800be50:	e002      	b.n	800be58 <HAL_DMA_IRQHandler+0xb0>
 800be52:	2340      	movs	r3, #64	@ 0x40
 800be54:	e000      	b.n	800be58 <HAL_DMA_IRQHandler+0xb0>
 800be56:	2304      	movs	r3, #4
 800be58:	4a55      	ldr	r2, [pc, #340]	@ (800bfb0 <HAL_DMA_IRQHandler+0x208>)
 800be5a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be60:	2b00      	cmp	r3, #0
 800be62:	f000 8094 	beq.w	800bf8e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800be6e:	e08e      	b.n	800bf8e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be74:	2202      	movs	r2, #2
 800be76:	409a      	lsls	r2, r3
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	4013      	ands	r3, r2
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d056      	beq.n	800bf2e <HAL_DMA_IRQHandler+0x186>
 800be80:	68bb      	ldr	r3, [r7, #8]
 800be82:	f003 0302 	and.w	r3, r3, #2
 800be86:	2b00      	cmp	r3, #0
 800be88:	d051      	beq.n	800bf2e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	f003 0320 	and.w	r3, r3, #32
 800be94:	2b00      	cmp	r3, #0
 800be96:	d10b      	bne.n	800beb0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	681a      	ldr	r2, [r3, #0]
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	f022 020a 	bic.w	r2, r2, #10
 800bea6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2201      	movs	r2, #1
 800beac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	4a38      	ldr	r2, [pc, #224]	@ (800bf98 <HAL_DMA_IRQHandler+0x1f0>)
 800beb6:	4293      	cmp	r3, r2
 800beb8:	d029      	beq.n	800bf0e <HAL_DMA_IRQHandler+0x166>
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	4a37      	ldr	r2, [pc, #220]	@ (800bf9c <HAL_DMA_IRQHandler+0x1f4>)
 800bec0:	4293      	cmp	r3, r2
 800bec2:	d022      	beq.n	800bf0a <HAL_DMA_IRQHandler+0x162>
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	4a35      	ldr	r2, [pc, #212]	@ (800bfa0 <HAL_DMA_IRQHandler+0x1f8>)
 800beca:	4293      	cmp	r3, r2
 800becc:	d01a      	beq.n	800bf04 <HAL_DMA_IRQHandler+0x15c>
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	4a34      	ldr	r2, [pc, #208]	@ (800bfa4 <HAL_DMA_IRQHandler+0x1fc>)
 800bed4:	4293      	cmp	r3, r2
 800bed6:	d012      	beq.n	800befe <HAL_DMA_IRQHandler+0x156>
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	4a32      	ldr	r2, [pc, #200]	@ (800bfa8 <HAL_DMA_IRQHandler+0x200>)
 800bede:	4293      	cmp	r3, r2
 800bee0:	d00a      	beq.n	800bef8 <HAL_DMA_IRQHandler+0x150>
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	4a31      	ldr	r2, [pc, #196]	@ (800bfac <HAL_DMA_IRQHandler+0x204>)
 800bee8:	4293      	cmp	r3, r2
 800beea:	d102      	bne.n	800bef2 <HAL_DMA_IRQHandler+0x14a>
 800beec:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800bef0:	e00e      	b.n	800bf10 <HAL_DMA_IRQHandler+0x168>
 800bef2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bef6:	e00b      	b.n	800bf10 <HAL_DMA_IRQHandler+0x168>
 800bef8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800befc:	e008      	b.n	800bf10 <HAL_DMA_IRQHandler+0x168>
 800befe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800bf02:	e005      	b.n	800bf10 <HAL_DMA_IRQHandler+0x168>
 800bf04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bf08:	e002      	b.n	800bf10 <HAL_DMA_IRQHandler+0x168>
 800bf0a:	2320      	movs	r3, #32
 800bf0c:	e000      	b.n	800bf10 <HAL_DMA_IRQHandler+0x168>
 800bf0e:	2302      	movs	r3, #2
 800bf10:	4a27      	ldr	r2, [pc, #156]	@ (800bfb0 <HAL_DMA_IRQHandler+0x208>)
 800bf12:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	2200      	movs	r2, #0
 800bf18:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d034      	beq.n	800bf8e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf28:	6878      	ldr	r0, [r7, #4]
 800bf2a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800bf2c:	e02f      	b.n	800bf8e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf32:	2208      	movs	r2, #8
 800bf34:	409a      	lsls	r2, r3
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	4013      	ands	r3, r2
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d028      	beq.n	800bf90 <HAL_DMA_IRQHandler+0x1e8>
 800bf3e:	68bb      	ldr	r3, [r7, #8]
 800bf40:	f003 0308 	and.w	r3, r3, #8
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d023      	beq.n	800bf90 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	681a      	ldr	r2, [r3, #0]
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	f022 020e 	bic.w	r2, r2, #14
 800bf56:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf60:	2101      	movs	r1, #1
 800bf62:	fa01 f202 	lsl.w	r2, r1, r2
 800bf66:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2201      	movs	r2, #1
 800bf6c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	2201      	movs	r2, #1
 800bf72:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2200      	movs	r2, #0
 800bf7a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d004      	beq.n	800bf90 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf8a:	6878      	ldr	r0, [r7, #4]
 800bf8c:	4798      	blx	r3
    }
  }
  return;
 800bf8e:	bf00      	nop
 800bf90:	bf00      	nop
}
 800bf92:	3710      	adds	r7, #16
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bd80      	pop	{r7, pc}
 800bf98:	40020008 	.word	0x40020008
 800bf9c:	4002001c 	.word	0x4002001c
 800bfa0:	40020030 	.word	0x40020030
 800bfa4:	40020044 	.word	0x40020044
 800bfa8:	40020058 	.word	0x40020058
 800bfac:	4002006c 	.word	0x4002006c
 800bfb0:	40020000 	.word	0x40020000

0800bfb4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800bfb4:	b480      	push	{r7}
 800bfb6:	b085      	sub	sp, #20
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	60f8      	str	r0, [r7, #12]
 800bfbc:	60b9      	str	r1, [r7, #8]
 800bfbe:	607a      	str	r2, [r7, #4]
 800bfc0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfca:	2101      	movs	r1, #1
 800bfcc:	fa01 f202 	lsl.w	r2, r1, r2
 800bfd0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	683a      	ldr	r2, [r7, #0]
 800bfd8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	685b      	ldr	r3, [r3, #4]
 800bfde:	2b10      	cmp	r3, #16
 800bfe0:	d108      	bne.n	800bff4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	687a      	ldr	r2, [r7, #4]
 800bfe8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	68ba      	ldr	r2, [r7, #8]
 800bff0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800bff2:	e007      	b.n	800c004 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	68ba      	ldr	r2, [r7, #8]
 800bffa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	687a      	ldr	r2, [r7, #4]
 800c002:	60da      	str	r2, [r3, #12]
}
 800c004:	bf00      	nop
 800c006:	3714      	adds	r7, #20
 800c008:	46bd      	mov	sp, r7
 800c00a:	bc80      	pop	{r7}
 800c00c:	4770      	bx	lr
	...

0800c010 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800c010:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c012:	b087      	sub	sp, #28
 800c014:	af00      	add	r7, sp, #0
 800c016:	60f8      	str	r0, [r7, #12]
 800c018:	60b9      	str	r1, [r7, #8]
 800c01a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800c01e:	2301      	movs	r3, #1
 800c020:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800c022:	2300      	movs	r3, #0
 800c024:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800c026:	2300      	movs	r3, #0
 800c028:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800c02a:	4b2f      	ldr	r3, [pc, #188]	@ (800c0e8 <HAL_FLASH_Program+0xd8>)
 800c02c:	7e1b      	ldrb	r3, [r3, #24]
 800c02e:	2b01      	cmp	r3, #1
 800c030:	d101      	bne.n	800c036 <HAL_FLASH_Program+0x26>
 800c032:	2302      	movs	r3, #2
 800c034:	e054      	b.n	800c0e0 <HAL_FLASH_Program+0xd0>
 800c036:	4b2c      	ldr	r3, [pc, #176]	@ (800c0e8 <HAL_FLASH_Program+0xd8>)
 800c038:	2201      	movs	r2, #1
 800c03a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800c03c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c040:	f000 f8b2 	bl	800c1a8 <FLASH_WaitForLastOperation>
 800c044:	4603      	mov	r3, r0
 800c046:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 800c048:	7dfb      	ldrb	r3, [r7, #23]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d144      	bne.n	800c0d8 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	2b01      	cmp	r3, #1
 800c052:	d102      	bne.n	800c05a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 800c054:	2301      	movs	r3, #1
 800c056:	757b      	strb	r3, [r7, #21]
 800c058:	e007      	b.n	800c06a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	2b02      	cmp	r3, #2
 800c05e:	d102      	bne.n	800c066 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 800c060:	2302      	movs	r3, #2
 800c062:	757b      	strb	r3, [r7, #21]
 800c064:	e001      	b.n	800c06a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800c066:	2304      	movs	r3, #4
 800c068:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800c06a:	2300      	movs	r3, #0
 800c06c:	75bb      	strb	r3, [r7, #22]
 800c06e:	e02d      	b.n	800c0cc <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 800c070:	7dbb      	ldrb	r3, [r7, #22]
 800c072:	005a      	lsls	r2, r3, #1
 800c074:	68bb      	ldr	r3, [r7, #8]
 800c076:	eb02 0c03 	add.w	ip, r2, r3
 800c07a:	7dbb      	ldrb	r3, [r7, #22]
 800c07c:	0119      	lsls	r1, r3, #4
 800c07e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c082:	f1c1 0620 	rsb	r6, r1, #32
 800c086:	f1a1 0020 	sub.w	r0, r1, #32
 800c08a:	fa22 f401 	lsr.w	r4, r2, r1
 800c08e:	fa03 f606 	lsl.w	r6, r3, r6
 800c092:	4334      	orrs	r4, r6
 800c094:	fa23 f000 	lsr.w	r0, r3, r0
 800c098:	4304      	orrs	r4, r0
 800c09a:	fa23 f501 	lsr.w	r5, r3, r1
 800c09e:	b2a3      	uxth	r3, r4
 800c0a0:	4619      	mov	r1, r3
 800c0a2:	4660      	mov	r0, ip
 800c0a4:	f000 f864 	bl	800c170 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800c0a8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c0ac:	f000 f87c 	bl	800c1a8 <FLASH_WaitForLastOperation>
 800c0b0:	4603      	mov	r3, r0
 800c0b2:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800c0b4:	4b0d      	ldr	r3, [pc, #52]	@ (800c0ec <HAL_FLASH_Program+0xdc>)
 800c0b6:	691b      	ldr	r3, [r3, #16]
 800c0b8:	4a0c      	ldr	r2, [pc, #48]	@ (800c0ec <HAL_FLASH_Program+0xdc>)
 800c0ba:	f023 0301 	bic.w	r3, r3, #1
 800c0be:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 800c0c0:	7dfb      	ldrb	r3, [r7, #23]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d107      	bne.n	800c0d6 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 800c0c6:	7dbb      	ldrb	r3, [r7, #22]
 800c0c8:	3301      	adds	r3, #1
 800c0ca:	75bb      	strb	r3, [r7, #22]
 800c0cc:	7dba      	ldrb	r2, [r7, #22]
 800c0ce:	7d7b      	ldrb	r3, [r7, #21]
 800c0d0:	429a      	cmp	r2, r3
 800c0d2:	d3cd      	bcc.n	800c070 <HAL_FLASH_Program+0x60>
 800c0d4:	e000      	b.n	800c0d8 <HAL_FLASH_Program+0xc8>
      {
        break;
 800c0d6:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800c0d8:	4b03      	ldr	r3, [pc, #12]	@ (800c0e8 <HAL_FLASH_Program+0xd8>)
 800c0da:	2200      	movs	r2, #0
 800c0dc:	761a      	strb	r2, [r3, #24]

  return status;
 800c0de:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	371c      	adds	r7, #28
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c0e8:	20001688 	.word	0x20001688
 800c0ec:	40022000 	.word	0x40022000

0800c0f0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800c0f0:	b480      	push	{r7}
 800c0f2:	b083      	sub	sp, #12
 800c0f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800c0fa:	4b0d      	ldr	r3, [pc, #52]	@ (800c130 <HAL_FLASH_Unlock+0x40>)
 800c0fc:	691b      	ldr	r3, [r3, #16]
 800c0fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c102:	2b00      	cmp	r3, #0
 800c104:	d00d      	beq.n	800c122 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800c106:	4b0a      	ldr	r3, [pc, #40]	@ (800c130 <HAL_FLASH_Unlock+0x40>)
 800c108:	4a0a      	ldr	r2, [pc, #40]	@ (800c134 <HAL_FLASH_Unlock+0x44>)
 800c10a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800c10c:	4b08      	ldr	r3, [pc, #32]	@ (800c130 <HAL_FLASH_Unlock+0x40>)
 800c10e:	4a0a      	ldr	r2, [pc, #40]	@ (800c138 <HAL_FLASH_Unlock+0x48>)
 800c110:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800c112:	4b07      	ldr	r3, [pc, #28]	@ (800c130 <HAL_FLASH_Unlock+0x40>)
 800c114:	691b      	ldr	r3, [r3, #16]
 800c116:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d001      	beq.n	800c122 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800c11e:	2301      	movs	r3, #1
 800c120:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800c122:	79fb      	ldrb	r3, [r7, #7]
}
 800c124:	4618      	mov	r0, r3
 800c126:	370c      	adds	r7, #12
 800c128:	46bd      	mov	sp, r7
 800c12a:	bc80      	pop	{r7}
 800c12c:	4770      	bx	lr
 800c12e:	bf00      	nop
 800c130:	40022000 	.word	0x40022000
 800c134:	45670123 	.word	0x45670123
 800c138:	cdef89ab 	.word	0xcdef89ab

0800c13c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800c13c:	b480      	push	{r7}
 800c13e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800c140:	4b05      	ldr	r3, [pc, #20]	@ (800c158 <HAL_FLASH_Lock+0x1c>)
 800c142:	691b      	ldr	r3, [r3, #16]
 800c144:	4a04      	ldr	r2, [pc, #16]	@ (800c158 <HAL_FLASH_Lock+0x1c>)
 800c146:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c14a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 800c14c:	2300      	movs	r3, #0
}
 800c14e:	4618      	mov	r0, r3
 800c150:	46bd      	mov	sp, r7
 800c152:	bc80      	pop	{r7}
 800c154:	4770      	bx	lr
 800c156:	bf00      	nop
 800c158:	40022000 	.word	0x40022000

0800c15c <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 800c15c:	b480      	push	{r7}
 800c15e:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 800c160:	4b02      	ldr	r3, [pc, #8]	@ (800c16c <HAL_FLASH_GetError+0x10>)
 800c162:	69db      	ldr	r3, [r3, #28]
}
 800c164:	4618      	mov	r0, r3
 800c166:	46bd      	mov	sp, r7
 800c168:	bc80      	pop	{r7}
 800c16a:	4770      	bx	lr
 800c16c:	20001688 	.word	0x20001688

0800c170 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800c170:	b480      	push	{r7}
 800c172:	b083      	sub	sp, #12
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
 800c178:	460b      	mov	r3, r1
 800c17a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800c17c:	4b08      	ldr	r3, [pc, #32]	@ (800c1a0 <FLASH_Program_HalfWord+0x30>)
 800c17e:	2200      	movs	r2, #0
 800c180:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800c182:	4b08      	ldr	r3, [pc, #32]	@ (800c1a4 <FLASH_Program_HalfWord+0x34>)
 800c184:	691b      	ldr	r3, [r3, #16]
 800c186:	4a07      	ldr	r2, [pc, #28]	@ (800c1a4 <FLASH_Program_HalfWord+0x34>)
 800c188:	f043 0301 	orr.w	r3, r3, #1
 800c18c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	887a      	ldrh	r2, [r7, #2]
 800c192:	801a      	strh	r2, [r3, #0]
}
 800c194:	bf00      	nop
 800c196:	370c      	adds	r7, #12
 800c198:	46bd      	mov	sp, r7
 800c19a:	bc80      	pop	{r7}
 800c19c:	4770      	bx	lr
 800c19e:	bf00      	nop
 800c1a0:	20001688 	.word	0x20001688
 800c1a4:	40022000 	.word	0x40022000

0800c1a8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b084      	sub	sp, #16
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800c1b0:	f7fe fdf4 	bl	800ad9c <HAL_GetTick>
 800c1b4:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800c1b6:	e010      	b.n	800c1da <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1be:	d00c      	beq.n	800c1da <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d007      	beq.n	800c1d6 <FLASH_WaitForLastOperation+0x2e>
 800c1c6:	f7fe fde9 	bl	800ad9c <HAL_GetTick>
 800c1ca:	4602      	mov	r2, r0
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	1ad3      	subs	r3, r2, r3
 800c1d0:	687a      	ldr	r2, [r7, #4]
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	d201      	bcs.n	800c1da <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800c1d6:	2303      	movs	r3, #3
 800c1d8:	e025      	b.n	800c226 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800c1da:	4b15      	ldr	r3, [pc, #84]	@ (800c230 <FLASH_WaitForLastOperation+0x88>)
 800c1dc:	68db      	ldr	r3, [r3, #12]
 800c1de:	f003 0301 	and.w	r3, r3, #1
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d1e8      	bne.n	800c1b8 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800c1e6:	4b12      	ldr	r3, [pc, #72]	@ (800c230 <FLASH_WaitForLastOperation+0x88>)
 800c1e8:	68db      	ldr	r3, [r3, #12]
 800c1ea:	f003 0320 	and.w	r3, r3, #32
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d002      	beq.n	800c1f8 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800c1f2:	4b0f      	ldr	r3, [pc, #60]	@ (800c230 <FLASH_WaitForLastOperation+0x88>)
 800c1f4:	2220      	movs	r2, #32
 800c1f6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800c1f8:	4b0d      	ldr	r3, [pc, #52]	@ (800c230 <FLASH_WaitForLastOperation+0x88>)
 800c1fa:	68db      	ldr	r3, [r3, #12]
 800c1fc:	f003 0310 	and.w	r3, r3, #16
 800c200:	2b00      	cmp	r3, #0
 800c202:	d10b      	bne.n	800c21c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800c204:	4b0a      	ldr	r3, [pc, #40]	@ (800c230 <FLASH_WaitForLastOperation+0x88>)
 800c206:	69db      	ldr	r3, [r3, #28]
 800c208:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d105      	bne.n	800c21c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800c210:	4b07      	ldr	r3, [pc, #28]	@ (800c230 <FLASH_WaitForLastOperation+0x88>)
 800c212:	68db      	ldr	r3, [r3, #12]
 800c214:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d003      	beq.n	800c224 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800c21c:	f000 f80a 	bl	800c234 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800c220:	2301      	movs	r3, #1
 800c222:	e000      	b.n	800c226 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 800c224:	2300      	movs	r3, #0
}
 800c226:	4618      	mov	r0, r3
 800c228:	3710      	adds	r7, #16
 800c22a:	46bd      	mov	sp, r7
 800c22c:	bd80      	pop	{r7, pc}
 800c22e:	bf00      	nop
 800c230:	40022000 	.word	0x40022000

0800c234 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800c234:	b480      	push	{r7}
 800c236:	b083      	sub	sp, #12
 800c238:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800c23a:	2300      	movs	r3, #0
 800c23c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800c23e:	4b23      	ldr	r3, [pc, #140]	@ (800c2cc <FLASH_SetErrorCode+0x98>)
 800c240:	68db      	ldr	r3, [r3, #12]
 800c242:	f003 0310 	and.w	r3, r3, #16
 800c246:	2b00      	cmp	r3, #0
 800c248:	d009      	beq.n	800c25e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800c24a:	4b21      	ldr	r3, [pc, #132]	@ (800c2d0 <FLASH_SetErrorCode+0x9c>)
 800c24c:	69db      	ldr	r3, [r3, #28]
 800c24e:	f043 0302 	orr.w	r3, r3, #2
 800c252:	4a1f      	ldr	r2, [pc, #124]	@ (800c2d0 <FLASH_SetErrorCode+0x9c>)
 800c254:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	f043 0310 	orr.w	r3, r3, #16
 800c25c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800c25e:	4b1b      	ldr	r3, [pc, #108]	@ (800c2cc <FLASH_SetErrorCode+0x98>)
 800c260:	68db      	ldr	r3, [r3, #12]
 800c262:	f003 0304 	and.w	r3, r3, #4
 800c266:	2b00      	cmp	r3, #0
 800c268:	d009      	beq.n	800c27e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800c26a:	4b19      	ldr	r3, [pc, #100]	@ (800c2d0 <FLASH_SetErrorCode+0x9c>)
 800c26c:	69db      	ldr	r3, [r3, #28]
 800c26e:	f043 0301 	orr.w	r3, r3, #1
 800c272:	4a17      	ldr	r2, [pc, #92]	@ (800c2d0 <FLASH_SetErrorCode+0x9c>)
 800c274:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	f043 0304 	orr.w	r3, r3, #4
 800c27c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800c27e:	4b13      	ldr	r3, [pc, #76]	@ (800c2cc <FLASH_SetErrorCode+0x98>)
 800c280:	69db      	ldr	r3, [r3, #28]
 800c282:	f003 0301 	and.w	r3, r3, #1
 800c286:	2b00      	cmp	r3, #0
 800c288:	d00b      	beq.n	800c2a2 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800c28a:	4b11      	ldr	r3, [pc, #68]	@ (800c2d0 <FLASH_SetErrorCode+0x9c>)
 800c28c:	69db      	ldr	r3, [r3, #28]
 800c28e:	f043 0304 	orr.w	r3, r3, #4
 800c292:	4a0f      	ldr	r2, [pc, #60]	@ (800c2d0 <FLASH_SetErrorCode+0x9c>)
 800c294:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800c296:	4b0d      	ldr	r3, [pc, #52]	@ (800c2cc <FLASH_SetErrorCode+0x98>)
 800c298:	69db      	ldr	r3, [r3, #28]
 800c29a:	4a0c      	ldr	r2, [pc, #48]	@ (800c2cc <FLASH_SetErrorCode+0x98>)
 800c29c:	f023 0301 	bic.w	r3, r3, #1
 800c2a0:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	f240 1201 	movw	r2, #257	@ 0x101
 800c2a8:	4293      	cmp	r3, r2
 800c2aa:	d106      	bne.n	800c2ba <FLASH_SetErrorCode+0x86>
 800c2ac:	4b07      	ldr	r3, [pc, #28]	@ (800c2cc <FLASH_SetErrorCode+0x98>)
 800c2ae:	69db      	ldr	r3, [r3, #28]
 800c2b0:	4a06      	ldr	r2, [pc, #24]	@ (800c2cc <FLASH_SetErrorCode+0x98>)
 800c2b2:	f023 0301 	bic.w	r3, r3, #1
 800c2b6:	61d3      	str	r3, [r2, #28]
}  
 800c2b8:	e002      	b.n	800c2c0 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800c2ba:	4a04      	ldr	r2, [pc, #16]	@ (800c2cc <FLASH_SetErrorCode+0x98>)
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	60d3      	str	r3, [r2, #12]
}  
 800c2c0:	bf00      	nop
 800c2c2:	370c      	adds	r7, #12
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bc80      	pop	{r7}
 800c2c8:	4770      	bx	lr
 800c2ca:	bf00      	nop
 800c2cc:	40022000 	.word	0x40022000
 800c2d0:	20001688 	.word	0x20001688

0800c2d4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b084      	sub	sp, #16
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
 800c2dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800c2de:	2301      	movs	r3, #1
 800c2e0:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800c2e6:	4b2f      	ldr	r3, [pc, #188]	@ (800c3a4 <HAL_FLASHEx_Erase+0xd0>)
 800c2e8:	7e1b      	ldrb	r3, [r3, #24]
 800c2ea:	2b01      	cmp	r3, #1
 800c2ec:	d101      	bne.n	800c2f2 <HAL_FLASHEx_Erase+0x1e>
 800c2ee:	2302      	movs	r3, #2
 800c2f0:	e053      	b.n	800c39a <HAL_FLASHEx_Erase+0xc6>
 800c2f2:	4b2c      	ldr	r3, [pc, #176]	@ (800c3a4 <HAL_FLASHEx_Erase+0xd0>)
 800c2f4:	2201      	movs	r2, #1
 800c2f6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	2b02      	cmp	r3, #2
 800c2fe:	d116      	bne.n	800c32e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800c300:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c304:	f7ff ff50 	bl	800c1a8 <FLASH_WaitForLastOperation>
 800c308:	4603      	mov	r3, r0
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d141      	bne.n	800c392 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800c30e:	2001      	movs	r0, #1
 800c310:	f000 f84c 	bl	800c3ac <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c314:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c318:	f7ff ff46 	bl	800c1a8 <FLASH_WaitForLastOperation>
 800c31c:	4603      	mov	r3, r0
 800c31e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800c320:	4b21      	ldr	r3, [pc, #132]	@ (800c3a8 <HAL_FLASHEx_Erase+0xd4>)
 800c322:	691b      	ldr	r3, [r3, #16]
 800c324:	4a20      	ldr	r2, [pc, #128]	@ (800c3a8 <HAL_FLASHEx_Erase+0xd4>)
 800c326:	f023 0304 	bic.w	r3, r3, #4
 800c32a:	6113      	str	r3, [r2, #16]
 800c32c:	e031      	b.n	800c392 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800c32e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c332:	f7ff ff39 	bl	800c1a8 <FLASH_WaitForLastOperation>
 800c336:	4603      	mov	r3, r0
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d12a      	bne.n	800c392 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	f04f 32ff 	mov.w	r2, #4294967295
 800c342:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	689b      	ldr	r3, [r3, #8]
 800c348:	60bb      	str	r3, [r7, #8]
 800c34a:	e019      	b.n	800c380 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 800c34c:	68b8      	ldr	r0, [r7, #8]
 800c34e:	f000 f849 	bl	800c3e4 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c352:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c356:	f7ff ff27 	bl	800c1a8 <FLASH_WaitForLastOperation>
 800c35a:	4603      	mov	r3, r0
 800c35c:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800c35e:	4b12      	ldr	r3, [pc, #72]	@ (800c3a8 <HAL_FLASHEx_Erase+0xd4>)
 800c360:	691b      	ldr	r3, [r3, #16]
 800c362:	4a11      	ldr	r2, [pc, #68]	@ (800c3a8 <HAL_FLASHEx_Erase+0xd4>)
 800c364:	f023 0302 	bic.w	r3, r3, #2
 800c368:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800c36a:	7bfb      	ldrb	r3, [r7, #15]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d003      	beq.n	800c378 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 800c370:	683b      	ldr	r3, [r7, #0]
 800c372:	68ba      	ldr	r2, [r7, #8]
 800c374:	601a      	str	r2, [r3, #0]
            break;
 800c376:	e00c      	b.n	800c392 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 800c378:	68bb      	ldr	r3, [r7, #8]
 800c37a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c37e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	68db      	ldr	r3, [r3, #12]
 800c384:	029a      	lsls	r2, r3, #10
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	689b      	ldr	r3, [r3, #8]
 800c38a:	4413      	add	r3, r2
 800c38c:	68ba      	ldr	r2, [r7, #8]
 800c38e:	429a      	cmp	r2, r3
 800c390:	d3dc      	bcc.n	800c34c <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800c392:	4b04      	ldr	r3, [pc, #16]	@ (800c3a4 <HAL_FLASHEx_Erase+0xd0>)
 800c394:	2200      	movs	r2, #0
 800c396:	761a      	strb	r2, [r3, #24]

  return status;
 800c398:	7bfb      	ldrb	r3, [r7, #15]
}
 800c39a:	4618      	mov	r0, r3
 800c39c:	3710      	adds	r7, #16
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	bd80      	pop	{r7, pc}
 800c3a2:	bf00      	nop
 800c3a4:	20001688 	.word	0x20001688
 800c3a8:	40022000 	.word	0x40022000

0800c3ac <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800c3ac:	b480      	push	{r7}
 800c3ae:	b083      	sub	sp, #12
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800c3b4:	4b09      	ldr	r3, [pc, #36]	@ (800c3dc <FLASH_MassErase+0x30>)
 800c3b6:	2200      	movs	r2, #0
 800c3b8:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800c3ba:	4b09      	ldr	r3, [pc, #36]	@ (800c3e0 <FLASH_MassErase+0x34>)
 800c3bc:	691b      	ldr	r3, [r3, #16]
 800c3be:	4a08      	ldr	r2, [pc, #32]	@ (800c3e0 <FLASH_MassErase+0x34>)
 800c3c0:	f043 0304 	orr.w	r3, r3, #4
 800c3c4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800c3c6:	4b06      	ldr	r3, [pc, #24]	@ (800c3e0 <FLASH_MassErase+0x34>)
 800c3c8:	691b      	ldr	r3, [r3, #16]
 800c3ca:	4a05      	ldr	r2, [pc, #20]	@ (800c3e0 <FLASH_MassErase+0x34>)
 800c3cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3d0:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800c3d2:	bf00      	nop
 800c3d4:	370c      	adds	r7, #12
 800c3d6:	46bd      	mov	sp, r7
 800c3d8:	bc80      	pop	{r7}
 800c3da:	4770      	bx	lr
 800c3dc:	20001688 	.word	0x20001688
 800c3e0:	40022000 	.word	0x40022000

0800c3e4 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 800c3e4:	b480      	push	{r7}
 800c3e6:	b083      	sub	sp, #12
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800c3ec:	4b0b      	ldr	r3, [pc, #44]	@ (800c41c <FLASH_PageErase+0x38>)
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800c3f2:	4b0b      	ldr	r3, [pc, #44]	@ (800c420 <FLASH_PageErase+0x3c>)
 800c3f4:	691b      	ldr	r3, [r3, #16]
 800c3f6:	4a0a      	ldr	r2, [pc, #40]	@ (800c420 <FLASH_PageErase+0x3c>)
 800c3f8:	f043 0302 	orr.w	r3, r3, #2
 800c3fc:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800c3fe:	4a08      	ldr	r2, [pc, #32]	@ (800c420 <FLASH_PageErase+0x3c>)
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800c404:	4b06      	ldr	r3, [pc, #24]	@ (800c420 <FLASH_PageErase+0x3c>)
 800c406:	691b      	ldr	r3, [r3, #16]
 800c408:	4a05      	ldr	r2, [pc, #20]	@ (800c420 <FLASH_PageErase+0x3c>)
 800c40a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c40e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800c410:	bf00      	nop
 800c412:	370c      	adds	r7, #12
 800c414:	46bd      	mov	sp, r7
 800c416:	bc80      	pop	{r7}
 800c418:	4770      	bx	lr
 800c41a:	bf00      	nop
 800c41c:	20001688 	.word	0x20001688
 800c420:	40022000 	.word	0x40022000

0800c424 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c424:	b480      	push	{r7}
 800c426:	b08b      	sub	sp, #44	@ 0x2c
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]
 800c42c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800c42e:	2300      	movs	r3, #0
 800c430:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800c432:	2300      	movs	r3, #0
 800c434:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800c436:	e169      	b.n	800c70c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800c438:	2201      	movs	r2, #1
 800c43a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c43c:	fa02 f303 	lsl.w	r3, r2, r3
 800c440:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800c442:	683b      	ldr	r3, [r7, #0]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	69fa      	ldr	r2, [r7, #28]
 800c448:	4013      	ands	r3, r2
 800c44a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800c44c:	69ba      	ldr	r2, [r7, #24]
 800c44e:	69fb      	ldr	r3, [r7, #28]
 800c450:	429a      	cmp	r2, r3
 800c452:	f040 8158 	bne.w	800c706 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	685b      	ldr	r3, [r3, #4]
 800c45a:	4a9a      	ldr	r2, [pc, #616]	@ (800c6c4 <HAL_GPIO_Init+0x2a0>)
 800c45c:	4293      	cmp	r3, r2
 800c45e:	d05e      	beq.n	800c51e <HAL_GPIO_Init+0xfa>
 800c460:	4a98      	ldr	r2, [pc, #608]	@ (800c6c4 <HAL_GPIO_Init+0x2a0>)
 800c462:	4293      	cmp	r3, r2
 800c464:	d875      	bhi.n	800c552 <HAL_GPIO_Init+0x12e>
 800c466:	4a98      	ldr	r2, [pc, #608]	@ (800c6c8 <HAL_GPIO_Init+0x2a4>)
 800c468:	4293      	cmp	r3, r2
 800c46a:	d058      	beq.n	800c51e <HAL_GPIO_Init+0xfa>
 800c46c:	4a96      	ldr	r2, [pc, #600]	@ (800c6c8 <HAL_GPIO_Init+0x2a4>)
 800c46e:	4293      	cmp	r3, r2
 800c470:	d86f      	bhi.n	800c552 <HAL_GPIO_Init+0x12e>
 800c472:	4a96      	ldr	r2, [pc, #600]	@ (800c6cc <HAL_GPIO_Init+0x2a8>)
 800c474:	4293      	cmp	r3, r2
 800c476:	d052      	beq.n	800c51e <HAL_GPIO_Init+0xfa>
 800c478:	4a94      	ldr	r2, [pc, #592]	@ (800c6cc <HAL_GPIO_Init+0x2a8>)
 800c47a:	4293      	cmp	r3, r2
 800c47c:	d869      	bhi.n	800c552 <HAL_GPIO_Init+0x12e>
 800c47e:	4a94      	ldr	r2, [pc, #592]	@ (800c6d0 <HAL_GPIO_Init+0x2ac>)
 800c480:	4293      	cmp	r3, r2
 800c482:	d04c      	beq.n	800c51e <HAL_GPIO_Init+0xfa>
 800c484:	4a92      	ldr	r2, [pc, #584]	@ (800c6d0 <HAL_GPIO_Init+0x2ac>)
 800c486:	4293      	cmp	r3, r2
 800c488:	d863      	bhi.n	800c552 <HAL_GPIO_Init+0x12e>
 800c48a:	4a92      	ldr	r2, [pc, #584]	@ (800c6d4 <HAL_GPIO_Init+0x2b0>)
 800c48c:	4293      	cmp	r3, r2
 800c48e:	d046      	beq.n	800c51e <HAL_GPIO_Init+0xfa>
 800c490:	4a90      	ldr	r2, [pc, #576]	@ (800c6d4 <HAL_GPIO_Init+0x2b0>)
 800c492:	4293      	cmp	r3, r2
 800c494:	d85d      	bhi.n	800c552 <HAL_GPIO_Init+0x12e>
 800c496:	2b12      	cmp	r3, #18
 800c498:	d82a      	bhi.n	800c4f0 <HAL_GPIO_Init+0xcc>
 800c49a:	2b12      	cmp	r3, #18
 800c49c:	d859      	bhi.n	800c552 <HAL_GPIO_Init+0x12e>
 800c49e:	a201      	add	r2, pc, #4	@ (adr r2, 800c4a4 <HAL_GPIO_Init+0x80>)
 800c4a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4a4:	0800c51f 	.word	0x0800c51f
 800c4a8:	0800c4f9 	.word	0x0800c4f9
 800c4ac:	0800c50b 	.word	0x0800c50b
 800c4b0:	0800c54d 	.word	0x0800c54d
 800c4b4:	0800c553 	.word	0x0800c553
 800c4b8:	0800c553 	.word	0x0800c553
 800c4bc:	0800c553 	.word	0x0800c553
 800c4c0:	0800c553 	.word	0x0800c553
 800c4c4:	0800c553 	.word	0x0800c553
 800c4c8:	0800c553 	.word	0x0800c553
 800c4cc:	0800c553 	.word	0x0800c553
 800c4d0:	0800c553 	.word	0x0800c553
 800c4d4:	0800c553 	.word	0x0800c553
 800c4d8:	0800c553 	.word	0x0800c553
 800c4dc:	0800c553 	.word	0x0800c553
 800c4e0:	0800c553 	.word	0x0800c553
 800c4e4:	0800c553 	.word	0x0800c553
 800c4e8:	0800c501 	.word	0x0800c501
 800c4ec:	0800c515 	.word	0x0800c515
 800c4f0:	4a79      	ldr	r2, [pc, #484]	@ (800c6d8 <HAL_GPIO_Init+0x2b4>)
 800c4f2:	4293      	cmp	r3, r2
 800c4f4:	d013      	beq.n	800c51e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800c4f6:	e02c      	b.n	800c552 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	68db      	ldr	r3, [r3, #12]
 800c4fc:	623b      	str	r3, [r7, #32]
          break;
 800c4fe:	e029      	b.n	800c554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	68db      	ldr	r3, [r3, #12]
 800c504:	3304      	adds	r3, #4
 800c506:	623b      	str	r3, [r7, #32]
          break;
 800c508:	e024      	b.n	800c554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800c50a:	683b      	ldr	r3, [r7, #0]
 800c50c:	68db      	ldr	r3, [r3, #12]
 800c50e:	3308      	adds	r3, #8
 800c510:	623b      	str	r3, [r7, #32]
          break;
 800c512:	e01f      	b.n	800c554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800c514:	683b      	ldr	r3, [r7, #0]
 800c516:	68db      	ldr	r3, [r3, #12]
 800c518:	330c      	adds	r3, #12
 800c51a:	623b      	str	r3, [r7, #32]
          break;
 800c51c:	e01a      	b.n	800c554 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800c51e:	683b      	ldr	r3, [r7, #0]
 800c520:	689b      	ldr	r3, [r3, #8]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d102      	bne.n	800c52c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800c526:	2304      	movs	r3, #4
 800c528:	623b      	str	r3, [r7, #32]
          break;
 800c52a:	e013      	b.n	800c554 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	689b      	ldr	r3, [r3, #8]
 800c530:	2b01      	cmp	r3, #1
 800c532:	d105      	bne.n	800c540 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800c534:	2308      	movs	r3, #8
 800c536:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	69fa      	ldr	r2, [r7, #28]
 800c53c:	611a      	str	r2, [r3, #16]
          break;
 800c53e:	e009      	b.n	800c554 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800c540:	2308      	movs	r3, #8
 800c542:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	69fa      	ldr	r2, [r7, #28]
 800c548:	615a      	str	r2, [r3, #20]
          break;
 800c54a:	e003      	b.n	800c554 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800c54c:	2300      	movs	r3, #0
 800c54e:	623b      	str	r3, [r7, #32]
          break;
 800c550:	e000      	b.n	800c554 <HAL_GPIO_Init+0x130>
          break;
 800c552:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800c554:	69bb      	ldr	r3, [r7, #24]
 800c556:	2bff      	cmp	r3, #255	@ 0xff
 800c558:	d801      	bhi.n	800c55e <HAL_GPIO_Init+0x13a>
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	e001      	b.n	800c562 <HAL_GPIO_Init+0x13e>
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	3304      	adds	r3, #4
 800c562:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800c564:	69bb      	ldr	r3, [r7, #24]
 800c566:	2bff      	cmp	r3, #255	@ 0xff
 800c568:	d802      	bhi.n	800c570 <HAL_GPIO_Init+0x14c>
 800c56a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c56c:	009b      	lsls	r3, r3, #2
 800c56e:	e002      	b.n	800c576 <HAL_GPIO_Init+0x152>
 800c570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c572:	3b08      	subs	r3, #8
 800c574:	009b      	lsls	r3, r3, #2
 800c576:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800c578:	697b      	ldr	r3, [r7, #20]
 800c57a:	681a      	ldr	r2, [r3, #0]
 800c57c:	210f      	movs	r1, #15
 800c57e:	693b      	ldr	r3, [r7, #16]
 800c580:	fa01 f303 	lsl.w	r3, r1, r3
 800c584:	43db      	mvns	r3, r3
 800c586:	401a      	ands	r2, r3
 800c588:	6a39      	ldr	r1, [r7, #32]
 800c58a:	693b      	ldr	r3, [r7, #16]
 800c58c:	fa01 f303 	lsl.w	r3, r1, r3
 800c590:	431a      	orrs	r2, r3
 800c592:	697b      	ldr	r3, [r7, #20]
 800c594:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800c596:	683b      	ldr	r3, [r7, #0]
 800c598:	685b      	ldr	r3, [r3, #4]
 800c59a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	f000 80b1 	beq.w	800c706 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800c5a4:	4b4d      	ldr	r3, [pc, #308]	@ (800c6dc <HAL_GPIO_Init+0x2b8>)
 800c5a6:	699b      	ldr	r3, [r3, #24]
 800c5a8:	4a4c      	ldr	r2, [pc, #304]	@ (800c6dc <HAL_GPIO_Init+0x2b8>)
 800c5aa:	f043 0301 	orr.w	r3, r3, #1
 800c5ae:	6193      	str	r3, [r2, #24]
 800c5b0:	4b4a      	ldr	r3, [pc, #296]	@ (800c6dc <HAL_GPIO_Init+0x2b8>)
 800c5b2:	699b      	ldr	r3, [r3, #24]
 800c5b4:	f003 0301 	and.w	r3, r3, #1
 800c5b8:	60bb      	str	r3, [r7, #8]
 800c5ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800c5bc:	4a48      	ldr	r2, [pc, #288]	@ (800c6e0 <HAL_GPIO_Init+0x2bc>)
 800c5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5c0:	089b      	lsrs	r3, r3, #2
 800c5c2:	3302      	adds	r3, #2
 800c5c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c5c8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800c5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5cc:	f003 0303 	and.w	r3, r3, #3
 800c5d0:	009b      	lsls	r3, r3, #2
 800c5d2:	220f      	movs	r2, #15
 800c5d4:	fa02 f303 	lsl.w	r3, r2, r3
 800c5d8:	43db      	mvns	r3, r3
 800c5da:	68fa      	ldr	r2, [r7, #12]
 800c5dc:	4013      	ands	r3, r2
 800c5de:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	4a40      	ldr	r2, [pc, #256]	@ (800c6e4 <HAL_GPIO_Init+0x2c0>)
 800c5e4:	4293      	cmp	r3, r2
 800c5e6:	d013      	beq.n	800c610 <HAL_GPIO_Init+0x1ec>
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	4a3f      	ldr	r2, [pc, #252]	@ (800c6e8 <HAL_GPIO_Init+0x2c4>)
 800c5ec:	4293      	cmp	r3, r2
 800c5ee:	d00d      	beq.n	800c60c <HAL_GPIO_Init+0x1e8>
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	4a3e      	ldr	r2, [pc, #248]	@ (800c6ec <HAL_GPIO_Init+0x2c8>)
 800c5f4:	4293      	cmp	r3, r2
 800c5f6:	d007      	beq.n	800c608 <HAL_GPIO_Init+0x1e4>
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	4a3d      	ldr	r2, [pc, #244]	@ (800c6f0 <HAL_GPIO_Init+0x2cc>)
 800c5fc:	4293      	cmp	r3, r2
 800c5fe:	d101      	bne.n	800c604 <HAL_GPIO_Init+0x1e0>
 800c600:	2303      	movs	r3, #3
 800c602:	e006      	b.n	800c612 <HAL_GPIO_Init+0x1ee>
 800c604:	2304      	movs	r3, #4
 800c606:	e004      	b.n	800c612 <HAL_GPIO_Init+0x1ee>
 800c608:	2302      	movs	r3, #2
 800c60a:	e002      	b.n	800c612 <HAL_GPIO_Init+0x1ee>
 800c60c:	2301      	movs	r3, #1
 800c60e:	e000      	b.n	800c612 <HAL_GPIO_Init+0x1ee>
 800c610:	2300      	movs	r3, #0
 800c612:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c614:	f002 0203 	and.w	r2, r2, #3
 800c618:	0092      	lsls	r2, r2, #2
 800c61a:	4093      	lsls	r3, r2
 800c61c:	68fa      	ldr	r2, [r7, #12]
 800c61e:	4313      	orrs	r3, r2
 800c620:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800c622:	492f      	ldr	r1, [pc, #188]	@ (800c6e0 <HAL_GPIO_Init+0x2bc>)
 800c624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c626:	089b      	lsrs	r3, r3, #2
 800c628:	3302      	adds	r3, #2
 800c62a:	68fa      	ldr	r2, [r7, #12]
 800c62c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800c630:	683b      	ldr	r3, [r7, #0]
 800c632:	685b      	ldr	r3, [r3, #4]
 800c634:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d006      	beq.n	800c64a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800c63c:	4b2d      	ldr	r3, [pc, #180]	@ (800c6f4 <HAL_GPIO_Init+0x2d0>)
 800c63e:	689a      	ldr	r2, [r3, #8]
 800c640:	492c      	ldr	r1, [pc, #176]	@ (800c6f4 <HAL_GPIO_Init+0x2d0>)
 800c642:	69bb      	ldr	r3, [r7, #24]
 800c644:	4313      	orrs	r3, r2
 800c646:	608b      	str	r3, [r1, #8]
 800c648:	e006      	b.n	800c658 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800c64a:	4b2a      	ldr	r3, [pc, #168]	@ (800c6f4 <HAL_GPIO_Init+0x2d0>)
 800c64c:	689a      	ldr	r2, [r3, #8]
 800c64e:	69bb      	ldr	r3, [r7, #24]
 800c650:	43db      	mvns	r3, r3
 800c652:	4928      	ldr	r1, [pc, #160]	@ (800c6f4 <HAL_GPIO_Init+0x2d0>)
 800c654:	4013      	ands	r3, r2
 800c656:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800c658:	683b      	ldr	r3, [r7, #0]
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c660:	2b00      	cmp	r3, #0
 800c662:	d006      	beq.n	800c672 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800c664:	4b23      	ldr	r3, [pc, #140]	@ (800c6f4 <HAL_GPIO_Init+0x2d0>)
 800c666:	68da      	ldr	r2, [r3, #12]
 800c668:	4922      	ldr	r1, [pc, #136]	@ (800c6f4 <HAL_GPIO_Init+0x2d0>)
 800c66a:	69bb      	ldr	r3, [r7, #24]
 800c66c:	4313      	orrs	r3, r2
 800c66e:	60cb      	str	r3, [r1, #12]
 800c670:	e006      	b.n	800c680 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800c672:	4b20      	ldr	r3, [pc, #128]	@ (800c6f4 <HAL_GPIO_Init+0x2d0>)
 800c674:	68da      	ldr	r2, [r3, #12]
 800c676:	69bb      	ldr	r3, [r7, #24]
 800c678:	43db      	mvns	r3, r3
 800c67a:	491e      	ldr	r1, [pc, #120]	@ (800c6f4 <HAL_GPIO_Init+0x2d0>)
 800c67c:	4013      	ands	r3, r2
 800c67e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	685b      	ldr	r3, [r3, #4]
 800c684:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d006      	beq.n	800c69a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800c68c:	4b19      	ldr	r3, [pc, #100]	@ (800c6f4 <HAL_GPIO_Init+0x2d0>)
 800c68e:	685a      	ldr	r2, [r3, #4]
 800c690:	4918      	ldr	r1, [pc, #96]	@ (800c6f4 <HAL_GPIO_Init+0x2d0>)
 800c692:	69bb      	ldr	r3, [r7, #24]
 800c694:	4313      	orrs	r3, r2
 800c696:	604b      	str	r3, [r1, #4]
 800c698:	e006      	b.n	800c6a8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800c69a:	4b16      	ldr	r3, [pc, #88]	@ (800c6f4 <HAL_GPIO_Init+0x2d0>)
 800c69c:	685a      	ldr	r2, [r3, #4]
 800c69e:	69bb      	ldr	r3, [r7, #24]
 800c6a0:	43db      	mvns	r3, r3
 800c6a2:	4914      	ldr	r1, [pc, #80]	@ (800c6f4 <HAL_GPIO_Init+0x2d0>)
 800c6a4:	4013      	ands	r3, r2
 800c6a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800c6a8:	683b      	ldr	r3, [r7, #0]
 800c6aa:	685b      	ldr	r3, [r3, #4]
 800c6ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d021      	beq.n	800c6f8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800c6b4:	4b0f      	ldr	r3, [pc, #60]	@ (800c6f4 <HAL_GPIO_Init+0x2d0>)
 800c6b6:	681a      	ldr	r2, [r3, #0]
 800c6b8:	490e      	ldr	r1, [pc, #56]	@ (800c6f4 <HAL_GPIO_Init+0x2d0>)
 800c6ba:	69bb      	ldr	r3, [r7, #24]
 800c6bc:	4313      	orrs	r3, r2
 800c6be:	600b      	str	r3, [r1, #0]
 800c6c0:	e021      	b.n	800c706 <HAL_GPIO_Init+0x2e2>
 800c6c2:	bf00      	nop
 800c6c4:	10320000 	.word	0x10320000
 800c6c8:	10310000 	.word	0x10310000
 800c6cc:	10220000 	.word	0x10220000
 800c6d0:	10210000 	.word	0x10210000
 800c6d4:	10120000 	.word	0x10120000
 800c6d8:	10110000 	.word	0x10110000
 800c6dc:	40021000 	.word	0x40021000
 800c6e0:	40010000 	.word	0x40010000
 800c6e4:	40010800 	.word	0x40010800
 800c6e8:	40010c00 	.word	0x40010c00
 800c6ec:	40011000 	.word	0x40011000
 800c6f0:	40011400 	.word	0x40011400
 800c6f4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800c6f8:	4b0b      	ldr	r3, [pc, #44]	@ (800c728 <HAL_GPIO_Init+0x304>)
 800c6fa:	681a      	ldr	r2, [r3, #0]
 800c6fc:	69bb      	ldr	r3, [r7, #24]
 800c6fe:	43db      	mvns	r3, r3
 800c700:	4909      	ldr	r1, [pc, #36]	@ (800c728 <HAL_GPIO_Init+0x304>)
 800c702:	4013      	ands	r3, r2
 800c704:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800c706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c708:	3301      	adds	r3, #1
 800c70a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800c70c:	683b      	ldr	r3, [r7, #0]
 800c70e:	681a      	ldr	r2, [r3, #0]
 800c710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c712:	fa22 f303 	lsr.w	r3, r2, r3
 800c716:	2b00      	cmp	r3, #0
 800c718:	f47f ae8e 	bne.w	800c438 <HAL_GPIO_Init+0x14>
  }
}
 800c71c:	bf00      	nop
 800c71e:	bf00      	nop
 800c720:	372c      	adds	r7, #44	@ 0x2c
 800c722:	46bd      	mov	sp, r7
 800c724:	bc80      	pop	{r7}
 800c726:	4770      	bx	lr
 800c728:	40010400 	.word	0x40010400

0800c72c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800c72c:	b480      	push	{r7}
 800c72e:	b085      	sub	sp, #20
 800c730:	af00      	add	r7, sp, #0
 800c732:	6078      	str	r0, [r7, #4]
 800c734:	460b      	mov	r3, r1
 800c736:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	689a      	ldr	r2, [r3, #8]
 800c73c:	887b      	ldrh	r3, [r7, #2]
 800c73e:	4013      	ands	r3, r2
 800c740:	2b00      	cmp	r3, #0
 800c742:	d002      	beq.n	800c74a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800c744:	2301      	movs	r3, #1
 800c746:	73fb      	strb	r3, [r7, #15]
 800c748:	e001      	b.n	800c74e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800c74a:	2300      	movs	r3, #0
 800c74c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800c74e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c750:	4618      	mov	r0, r3
 800c752:	3714      	adds	r7, #20
 800c754:	46bd      	mov	sp, r7
 800c756:	bc80      	pop	{r7}
 800c758:	4770      	bx	lr

0800c75a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c75a:	b480      	push	{r7}
 800c75c:	b083      	sub	sp, #12
 800c75e:	af00      	add	r7, sp, #0
 800c760:	6078      	str	r0, [r7, #4]
 800c762:	460b      	mov	r3, r1
 800c764:	807b      	strh	r3, [r7, #2]
 800c766:	4613      	mov	r3, r2
 800c768:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800c76a:	787b      	ldrb	r3, [r7, #1]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d003      	beq.n	800c778 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c770:	887a      	ldrh	r2, [r7, #2]
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800c776:	e003      	b.n	800c780 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800c778:	887b      	ldrh	r3, [r7, #2]
 800c77a:	041a      	lsls	r2, r3, #16
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	611a      	str	r2, [r3, #16]
}
 800c780:	bf00      	nop
 800c782:	370c      	adds	r7, #12
 800c784:	46bd      	mov	sp, r7
 800c786:	bc80      	pop	{r7}
 800c788:	4770      	bx	lr

0800c78a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800c78a:	b480      	push	{r7}
 800c78c:	b085      	sub	sp, #20
 800c78e:	af00      	add	r7, sp, #0
 800c790:	6078      	str	r0, [r7, #4]
 800c792:	460b      	mov	r3, r1
 800c794:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	68db      	ldr	r3, [r3, #12]
 800c79a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800c79c:	887a      	ldrh	r2, [r7, #2]
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	4013      	ands	r3, r2
 800c7a2:	041a      	lsls	r2, r3, #16
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	43d9      	mvns	r1, r3
 800c7a8:	887b      	ldrh	r3, [r7, #2]
 800c7aa:	400b      	ands	r3, r1
 800c7ac:	431a      	orrs	r2, r3
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	611a      	str	r2, [r3, #16]
}
 800c7b2:	bf00      	nop
 800c7b4:	3714      	adds	r7, #20
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	bc80      	pop	{r7}
 800c7ba:	4770      	bx	lr

0800c7bc <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800c7bc:	b480      	push	{r7}
 800c7be:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800c7c0:	4b03      	ldr	r3, [pc, #12]	@ (800c7d0 <HAL_PWR_EnableBkUpAccess+0x14>)
 800c7c2:	2201      	movs	r2, #1
 800c7c4:	601a      	str	r2, [r3, #0]
}
 800c7c6:	bf00      	nop
 800c7c8:	46bd      	mov	sp, r7
 800c7ca:	bc80      	pop	{r7}
 800c7cc:	4770      	bx	lr
 800c7ce:	bf00      	nop
 800c7d0:	420e0020 	.word	0x420e0020

0800c7d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b086      	sub	sp, #24
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d101      	bne.n	800c7e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c7e2:	2301      	movs	r3, #1
 800c7e4:	e276      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	f003 0301 	and.w	r3, r3, #1
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	f000 808b 	beq.w	800c90a <HAL_RCC_OscConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800c7f4:	4b94      	ldr	r3, [pc, #592]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c7f6:	685b      	ldr	r3, [r3, #4]
 800c7f8:	f003 030c 	and.w	r3, r3, #12
 800c7fc:	2b04      	cmp	r3, #4
 800c7fe:	d00c      	beq.n	800c81a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800c800:	4b91      	ldr	r3, [pc, #580]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c802:	685b      	ldr	r3, [r3, #4]
 800c804:	f003 030c 	and.w	r3, r3, #12
 800c808:	2b08      	cmp	r3, #8
 800c80a:	d112      	bne.n	800c832 <HAL_RCC_OscConfig+0x5e>
 800c80c:	4b8e      	ldr	r3, [pc, #568]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c80e:	685b      	ldr	r3, [r3, #4]
 800c810:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c818:	d10b      	bne.n	800c832 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c81a:	4b8b      	ldr	r3, [pc, #556]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c822:	2b00      	cmp	r3, #0
 800c824:	d070      	beq.n	800c908 <HAL_RCC_OscConfig+0x134>
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	685b      	ldr	r3, [r3, #4]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d16c      	bne.n	800c908 <HAL_RCC_OscConfig+0x134>
      {
        return HAL_ERROR;
 800c82e:	2301      	movs	r3, #1
 800c830:	e250      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	685b      	ldr	r3, [r3, #4]
 800c836:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c83a:	d106      	bne.n	800c84a <HAL_RCC_OscConfig+0x76>
 800c83c:	4b82      	ldr	r3, [pc, #520]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	4a81      	ldr	r2, [pc, #516]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c842:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c846:	6013      	str	r3, [r2, #0]
 800c848:	e02e      	b.n	800c8a8 <HAL_RCC_OscConfig+0xd4>
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	685b      	ldr	r3, [r3, #4]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d10c      	bne.n	800c86c <HAL_RCC_OscConfig+0x98>
 800c852:	4b7d      	ldr	r3, [pc, #500]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	4a7c      	ldr	r2, [pc, #496]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c858:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c85c:	6013      	str	r3, [r2, #0]
 800c85e:	4b7a      	ldr	r3, [pc, #488]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	4a79      	ldr	r2, [pc, #484]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c864:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c868:	6013      	str	r3, [r2, #0]
 800c86a:	e01d      	b.n	800c8a8 <HAL_RCC_OscConfig+0xd4>
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	685b      	ldr	r3, [r3, #4]
 800c870:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c874:	d10c      	bne.n	800c890 <HAL_RCC_OscConfig+0xbc>
 800c876:	4b74      	ldr	r3, [pc, #464]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	4a73      	ldr	r2, [pc, #460]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c87c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c880:	6013      	str	r3, [r2, #0]
 800c882:	4b71      	ldr	r3, [pc, #452]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	4a70      	ldr	r2, [pc, #448]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c88c:	6013      	str	r3, [r2, #0]
 800c88e:	e00b      	b.n	800c8a8 <HAL_RCC_OscConfig+0xd4>
 800c890:	4b6d      	ldr	r3, [pc, #436]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	4a6c      	ldr	r2, [pc, #432]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c896:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c89a:	6013      	str	r3, [r2, #0]
 800c89c:	4b6a      	ldr	r3, [pc, #424]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	4a69      	ldr	r2, [pc, #420]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c8a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c8a6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	685b      	ldr	r3, [r3, #4]
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d015      	beq.n	800c8dc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c8b0:	f7fe fa74 	bl	800ad9c <HAL_GetTick>
 800c8b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c8b6:	e00a      	b.n	800c8ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c8b8:	f7fe fa70 	bl	800ad9c <HAL_GetTick>
 800c8bc:	4602      	mov	r2, r0
 800c8be:	693b      	ldr	r3, [r7, #16]
 800c8c0:	1ad3      	subs	r3, r2, r3
 800c8c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c8c6:	4293      	cmp	r3, r2
 800c8c8:	d901      	bls.n	800c8ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800c8ca:	2303      	movs	r3, #3
 800c8cc:	e202      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c8ce:	4b5e      	ldr	r3, [pc, #376]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d0ee      	beq.n	800c8b8 <HAL_RCC_OscConfig+0xe4>
 800c8da:	e016      	b.n	800c90a <HAL_RCC_OscConfig+0x136>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c8dc:	f7fe fa5e 	bl	800ad9c <HAL_GetTick>
 800c8e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c8e2:	e00a      	b.n	800c8fa <HAL_RCC_OscConfig+0x126>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c8e4:	f7fe fa5a 	bl	800ad9c <HAL_GetTick>
 800c8e8:	4602      	mov	r2, r0
 800c8ea:	693b      	ldr	r3, [r7, #16]
 800c8ec:	1ad3      	subs	r3, r2, r3
 800c8ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c8f2:	4293      	cmp	r3, r2
 800c8f4:	d901      	bls.n	800c8fa <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 800c8f6:	2303      	movs	r3, #3
 800c8f8:	e1ec      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c8fa:	4b53      	ldr	r3, [pc, #332]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c902:	2b00      	cmp	r3, #0
 800c904:	d1ee      	bne.n	800c8e4 <HAL_RCC_OscConfig+0x110>
 800c906:	e000      	b.n	800c90a <HAL_RCC_OscConfig+0x136>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c908:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	f003 0302 	and.w	r3, r3, #2
 800c912:	2b00      	cmp	r3, #0
 800c914:	d063      	beq.n	800c9de <HAL_RCC_OscConfig+0x20a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c916:	4b4c      	ldr	r3, [pc, #304]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c918:	685b      	ldr	r3, [r3, #4]
 800c91a:	f003 030c 	and.w	r3, r3, #12
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d00b      	beq.n	800c93a <HAL_RCC_OscConfig+0x166>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800c922:	4b49      	ldr	r3, [pc, #292]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c924:	685b      	ldr	r3, [r3, #4]
 800c926:	f003 030c 	and.w	r3, r3, #12
 800c92a:	2b08      	cmp	r3, #8
 800c92c:	d11c      	bne.n	800c968 <HAL_RCC_OscConfig+0x194>
 800c92e:	4b46      	ldr	r3, [pc, #280]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c930:	685b      	ldr	r3, [r3, #4]
 800c932:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c936:	2b00      	cmp	r3, #0
 800c938:	d116      	bne.n	800c968 <HAL_RCC_OscConfig+0x194>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c93a:	4b43      	ldr	r3, [pc, #268]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	f003 0302 	and.w	r3, r3, #2
 800c942:	2b00      	cmp	r3, #0
 800c944:	d005      	beq.n	800c952 <HAL_RCC_OscConfig+0x17e>
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	691b      	ldr	r3, [r3, #16]
 800c94a:	2b01      	cmp	r3, #1
 800c94c:	d001      	beq.n	800c952 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800c94e:	2301      	movs	r3, #1
 800c950:	e1c0      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c952:	4b3d      	ldr	r3, [pc, #244]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	695b      	ldr	r3, [r3, #20]
 800c95e:	00db      	lsls	r3, r3, #3
 800c960:	4939      	ldr	r1, [pc, #228]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c962:	4313      	orrs	r3, r2
 800c964:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c966:	e03a      	b.n	800c9de <HAL_RCC_OscConfig+0x20a>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	691b      	ldr	r3, [r3, #16]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d020      	beq.n	800c9b2 <HAL_RCC_OscConfig+0x1de>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c970:	4b36      	ldr	r3, [pc, #216]	@ (800ca4c <HAL_RCC_OscConfig+0x278>)
 800c972:	2201      	movs	r2, #1
 800c974:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c976:	f7fe fa11 	bl	800ad9c <HAL_GetTick>
 800c97a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c97c:	e008      	b.n	800c990 <HAL_RCC_OscConfig+0x1bc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c97e:	f7fe fa0d 	bl	800ad9c <HAL_GetTick>
 800c982:	4602      	mov	r2, r0
 800c984:	693b      	ldr	r3, [r7, #16]
 800c986:	1ad3      	subs	r3, r2, r3
 800c988:	2b02      	cmp	r3, #2
 800c98a:	d901      	bls.n	800c990 <HAL_RCC_OscConfig+0x1bc>
          {
            return HAL_TIMEOUT;
 800c98c:	2303      	movs	r3, #3
 800c98e:	e1a1      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c990:	4b2d      	ldr	r3, [pc, #180]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	f003 0302 	and.w	r3, r3, #2
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d0f0      	beq.n	800c97e <HAL_RCC_OscConfig+0x1aa>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c99c:	4b2a      	ldr	r3, [pc, #168]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	695b      	ldr	r3, [r3, #20]
 800c9a8:	00db      	lsls	r3, r3, #3
 800c9aa:	4927      	ldr	r1, [pc, #156]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c9ac:	4313      	orrs	r3, r2
 800c9ae:	600b      	str	r3, [r1, #0]
 800c9b0:	e015      	b.n	800c9de <HAL_RCC_OscConfig+0x20a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c9b2:	4b26      	ldr	r3, [pc, #152]	@ (800ca4c <HAL_RCC_OscConfig+0x278>)
 800c9b4:	2200      	movs	r2, #0
 800c9b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c9b8:	f7fe f9f0 	bl	800ad9c <HAL_GetTick>
 800c9bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c9be:	e008      	b.n	800c9d2 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c9c0:	f7fe f9ec 	bl	800ad9c <HAL_GetTick>
 800c9c4:	4602      	mov	r2, r0
 800c9c6:	693b      	ldr	r3, [r7, #16]
 800c9c8:	1ad3      	subs	r3, r2, r3
 800c9ca:	2b02      	cmp	r3, #2
 800c9cc:	d901      	bls.n	800c9d2 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800c9ce:	2303      	movs	r3, #3
 800c9d0:	e180      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c9d2:	4b1d      	ldr	r3, [pc, #116]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	f003 0302 	and.w	r3, r3, #2
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d1f0      	bne.n	800c9c0 <HAL_RCC_OscConfig+0x1ec>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	f003 0308 	and.w	r3, r3, #8
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d03a      	beq.n	800ca60 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	699b      	ldr	r3, [r3, #24]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d019      	beq.n	800ca26 <HAL_RCC_OscConfig+0x252>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c9f2:	4b17      	ldr	r3, [pc, #92]	@ (800ca50 <HAL_RCC_OscConfig+0x27c>)
 800c9f4:	2201      	movs	r2, #1
 800c9f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800c9f8:	f7fe f9d0 	bl	800ad9c <HAL_GetTick>
 800c9fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c9fe:	e008      	b.n	800ca12 <HAL_RCC_OscConfig+0x23e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ca00:	f7fe f9cc 	bl	800ad9c <HAL_GetTick>
 800ca04:	4602      	mov	r2, r0
 800ca06:	693b      	ldr	r3, [r7, #16]
 800ca08:	1ad3      	subs	r3, r2, r3
 800ca0a:	2b02      	cmp	r3, #2
 800ca0c:	d901      	bls.n	800ca12 <HAL_RCC_OscConfig+0x23e>
        {
          return HAL_TIMEOUT;
 800ca0e:	2303      	movs	r3, #3
 800ca10:	e160      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ca12:	4b0d      	ldr	r3, [pc, #52]	@ (800ca48 <HAL_RCC_OscConfig+0x274>)
 800ca14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca16:	f003 0302 	and.w	r3, r3, #2
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d0f0      	beq.n	800ca00 <HAL_RCC_OscConfig+0x22c>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800ca1e:	2001      	movs	r0, #1
 800ca20:	f000 face 	bl	800cfc0 <RCC_Delay>
 800ca24:	e01c      	b.n	800ca60 <HAL_RCC_OscConfig+0x28c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ca26:	4b0a      	ldr	r3, [pc, #40]	@ (800ca50 <HAL_RCC_OscConfig+0x27c>)
 800ca28:	2200      	movs	r2, #0
 800ca2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ca2c:	f7fe f9b6 	bl	800ad9c <HAL_GetTick>
 800ca30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ca32:	e00f      	b.n	800ca54 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ca34:	f7fe f9b2 	bl	800ad9c <HAL_GetTick>
 800ca38:	4602      	mov	r2, r0
 800ca3a:	693b      	ldr	r3, [r7, #16]
 800ca3c:	1ad3      	subs	r3, r2, r3
 800ca3e:	2b02      	cmp	r3, #2
 800ca40:	d908      	bls.n	800ca54 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800ca42:	2303      	movs	r3, #3
 800ca44:	e146      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
 800ca46:	bf00      	nop
 800ca48:	40021000 	.word	0x40021000
 800ca4c:	42420000 	.word	0x42420000
 800ca50:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ca54:	4b92      	ldr	r3, [pc, #584]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800ca56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca58:	f003 0302 	and.w	r3, r3, #2
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d1e9      	bne.n	800ca34 <HAL_RCC_OscConfig+0x260>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	f003 0304 	and.w	r3, r3, #4
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	f000 80a6 	beq.w	800cbba <HAL_RCC_OscConfig+0x3e6>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ca6e:	2300      	movs	r3, #0
 800ca70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ca72:	4b8b      	ldr	r3, [pc, #556]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800ca74:	69db      	ldr	r3, [r3, #28]
 800ca76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d10d      	bne.n	800ca9a <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ca7e:	4b88      	ldr	r3, [pc, #544]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800ca80:	69db      	ldr	r3, [r3, #28]
 800ca82:	4a87      	ldr	r2, [pc, #540]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800ca84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ca88:	61d3      	str	r3, [r2, #28]
 800ca8a:	4b85      	ldr	r3, [pc, #532]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800ca8c:	69db      	ldr	r3, [r3, #28]
 800ca8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ca92:	60bb      	str	r3, [r7, #8]
 800ca94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ca96:	2301      	movs	r3, #1
 800ca98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ca9a:	4b82      	ldr	r3, [pc, #520]	@ (800cca4 <HAL_RCC_OscConfig+0x4d0>)
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d118      	bne.n	800cad8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800caa6:	4b7f      	ldr	r3, [pc, #508]	@ (800cca4 <HAL_RCC_OscConfig+0x4d0>)
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	4a7e      	ldr	r2, [pc, #504]	@ (800cca4 <HAL_RCC_OscConfig+0x4d0>)
 800caac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cab0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cab2:	f7fe f973 	bl	800ad9c <HAL_GetTick>
 800cab6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cab8:	e008      	b.n	800cacc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800caba:	f7fe f96f 	bl	800ad9c <HAL_GetTick>
 800cabe:	4602      	mov	r2, r0
 800cac0:	693b      	ldr	r3, [r7, #16]
 800cac2:	1ad3      	subs	r3, r2, r3
 800cac4:	2b64      	cmp	r3, #100	@ 0x64
 800cac6:	d901      	bls.n	800cacc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800cac8:	2303      	movs	r3, #3
 800caca:	e103      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cacc:	4b75      	ldr	r3, [pc, #468]	@ (800cca4 <HAL_RCC_OscConfig+0x4d0>)
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d0f0      	beq.n	800caba <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	68db      	ldr	r3, [r3, #12]
 800cadc:	2b01      	cmp	r3, #1
 800cade:	d106      	bne.n	800caee <HAL_RCC_OscConfig+0x31a>
 800cae0:	4b6f      	ldr	r3, [pc, #444]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cae2:	6a1b      	ldr	r3, [r3, #32]
 800cae4:	4a6e      	ldr	r2, [pc, #440]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cae6:	f043 0301 	orr.w	r3, r3, #1
 800caea:	6213      	str	r3, [r2, #32]
 800caec:	e02d      	b.n	800cb4a <HAL_RCC_OscConfig+0x376>
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	68db      	ldr	r3, [r3, #12]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d10c      	bne.n	800cb10 <HAL_RCC_OscConfig+0x33c>
 800caf6:	4b6a      	ldr	r3, [pc, #424]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800caf8:	6a1b      	ldr	r3, [r3, #32]
 800cafa:	4a69      	ldr	r2, [pc, #420]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cafc:	f023 0301 	bic.w	r3, r3, #1
 800cb00:	6213      	str	r3, [r2, #32]
 800cb02:	4b67      	ldr	r3, [pc, #412]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cb04:	6a1b      	ldr	r3, [r3, #32]
 800cb06:	4a66      	ldr	r2, [pc, #408]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cb08:	f023 0304 	bic.w	r3, r3, #4
 800cb0c:	6213      	str	r3, [r2, #32]
 800cb0e:	e01c      	b.n	800cb4a <HAL_RCC_OscConfig+0x376>
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	68db      	ldr	r3, [r3, #12]
 800cb14:	2b05      	cmp	r3, #5
 800cb16:	d10c      	bne.n	800cb32 <HAL_RCC_OscConfig+0x35e>
 800cb18:	4b61      	ldr	r3, [pc, #388]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cb1a:	6a1b      	ldr	r3, [r3, #32]
 800cb1c:	4a60      	ldr	r2, [pc, #384]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cb1e:	f043 0304 	orr.w	r3, r3, #4
 800cb22:	6213      	str	r3, [r2, #32]
 800cb24:	4b5e      	ldr	r3, [pc, #376]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cb26:	6a1b      	ldr	r3, [r3, #32]
 800cb28:	4a5d      	ldr	r2, [pc, #372]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cb2a:	f043 0301 	orr.w	r3, r3, #1
 800cb2e:	6213      	str	r3, [r2, #32]
 800cb30:	e00b      	b.n	800cb4a <HAL_RCC_OscConfig+0x376>
 800cb32:	4b5b      	ldr	r3, [pc, #364]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cb34:	6a1b      	ldr	r3, [r3, #32]
 800cb36:	4a5a      	ldr	r2, [pc, #360]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cb38:	f023 0301 	bic.w	r3, r3, #1
 800cb3c:	6213      	str	r3, [r2, #32]
 800cb3e:	4b58      	ldr	r3, [pc, #352]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cb40:	6a1b      	ldr	r3, [r3, #32]
 800cb42:	4a57      	ldr	r2, [pc, #348]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cb44:	f023 0304 	bic.w	r3, r3, #4
 800cb48:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	68db      	ldr	r3, [r3, #12]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d015      	beq.n	800cb7e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800cb52:	f7fe f923 	bl	800ad9c <HAL_GetTick>
 800cb56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cb58:	e00a      	b.n	800cb70 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cb5a:	f7fe f91f 	bl	800ad9c <HAL_GetTick>
 800cb5e:	4602      	mov	r2, r0
 800cb60:	693b      	ldr	r3, [r7, #16]
 800cb62:	1ad3      	subs	r3, r2, r3
 800cb64:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cb68:	4293      	cmp	r3, r2
 800cb6a:	d901      	bls.n	800cb70 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800cb6c:	2303      	movs	r3, #3
 800cb6e:	e0b1      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cb70:	4b4b      	ldr	r3, [pc, #300]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cb72:	6a1b      	ldr	r3, [r3, #32]
 800cb74:	f003 0302 	and.w	r3, r3, #2
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d0ee      	beq.n	800cb5a <HAL_RCC_OscConfig+0x386>
 800cb7c:	e014      	b.n	800cba8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800cb7e:	f7fe f90d 	bl	800ad9c <HAL_GetTick>
 800cb82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cb84:	e00a      	b.n	800cb9c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cb86:	f7fe f909 	bl	800ad9c <HAL_GetTick>
 800cb8a:	4602      	mov	r2, r0
 800cb8c:	693b      	ldr	r3, [r7, #16]
 800cb8e:	1ad3      	subs	r3, r2, r3
 800cb90:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cb94:	4293      	cmp	r3, r2
 800cb96:	d901      	bls.n	800cb9c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800cb98:	2303      	movs	r3, #3
 800cb9a:	e09b      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cb9c:	4b40      	ldr	r3, [pc, #256]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cb9e:	6a1b      	ldr	r3, [r3, #32]
 800cba0:	f003 0302 	and.w	r3, r3, #2
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d1ee      	bne.n	800cb86 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800cba8:	7dfb      	ldrb	r3, [r7, #23]
 800cbaa:	2b01      	cmp	r3, #1
 800cbac:	d105      	bne.n	800cbba <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cbae:	4b3c      	ldr	r3, [pc, #240]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cbb0:	69db      	ldr	r3, [r3, #28]
 800cbb2:	4a3b      	ldr	r2, [pc, #236]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cbb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cbb8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	69db      	ldr	r3, [r3, #28]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	f000 8087 	beq.w	800ccd2 <HAL_RCC_OscConfig+0x4fe>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800cbc4:	4b36      	ldr	r3, [pc, #216]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cbc6:	685b      	ldr	r3, [r3, #4]
 800cbc8:	f003 030c 	and.w	r3, r3, #12
 800cbcc:	2b08      	cmp	r3, #8
 800cbce:	d061      	beq.n	800cc94 <HAL_RCC_OscConfig+0x4c0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	69db      	ldr	r3, [r3, #28]
 800cbd4:	2b02      	cmp	r3, #2
 800cbd6:	d146      	bne.n	800cc66 <HAL_RCC_OscConfig+0x492>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cbd8:	4b33      	ldr	r3, [pc, #204]	@ (800cca8 <HAL_RCC_OscConfig+0x4d4>)
 800cbda:	2200      	movs	r2, #0
 800cbdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cbde:	f7fe f8dd 	bl	800ad9c <HAL_GetTick>
 800cbe2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800cbe4:	e008      	b.n	800cbf8 <HAL_RCC_OscConfig+0x424>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cbe6:	f7fe f8d9 	bl	800ad9c <HAL_GetTick>
 800cbea:	4602      	mov	r2, r0
 800cbec:	693b      	ldr	r3, [r7, #16]
 800cbee:	1ad3      	subs	r3, r2, r3
 800cbf0:	2b02      	cmp	r3, #2
 800cbf2:	d901      	bls.n	800cbf8 <HAL_RCC_OscConfig+0x424>
          {
            return HAL_TIMEOUT;
 800cbf4:	2303      	movs	r3, #3
 800cbf6:	e06d      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800cbf8:	4b29      	ldr	r3, [pc, #164]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d1f0      	bne.n	800cbe6 <HAL_RCC_OscConfig+0x412>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	6a1b      	ldr	r3, [r3, #32]
 800cc08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cc0c:	d108      	bne.n	800cc20 <HAL_RCC_OscConfig+0x44c>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800cc0e:	4b24      	ldr	r3, [pc, #144]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cc10:	685b      	ldr	r3, [r3, #4]
 800cc12:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	689b      	ldr	r3, [r3, #8]
 800cc1a:	4921      	ldr	r1, [pc, #132]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cc1c:	4313      	orrs	r3, r2
 800cc1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cc20:	4b1f      	ldr	r3, [pc, #124]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cc22:	685b      	ldr	r3, [r3, #4]
 800cc24:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	6a19      	ldr	r1, [r3, #32]
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc30:	430b      	orrs	r3, r1
 800cc32:	491b      	ldr	r1, [pc, #108]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cc34:	4313      	orrs	r3, r2
 800cc36:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cc38:	4b1b      	ldr	r3, [pc, #108]	@ (800cca8 <HAL_RCC_OscConfig+0x4d4>)
 800cc3a:	2201      	movs	r2, #1
 800cc3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cc3e:	f7fe f8ad 	bl	800ad9c <HAL_GetTick>
 800cc42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800cc44:	e008      	b.n	800cc58 <HAL_RCC_OscConfig+0x484>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cc46:	f7fe f8a9 	bl	800ad9c <HAL_GetTick>
 800cc4a:	4602      	mov	r2, r0
 800cc4c:	693b      	ldr	r3, [r7, #16]
 800cc4e:	1ad3      	subs	r3, r2, r3
 800cc50:	2b02      	cmp	r3, #2
 800cc52:	d901      	bls.n	800cc58 <HAL_RCC_OscConfig+0x484>
          {
            return HAL_TIMEOUT;
 800cc54:	2303      	movs	r3, #3
 800cc56:	e03d      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800cc58:	4b11      	ldr	r3, [pc, #68]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d0f0      	beq.n	800cc46 <HAL_RCC_OscConfig+0x472>
 800cc64:	e035      	b.n	800ccd2 <HAL_RCC_OscConfig+0x4fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cc66:	4b10      	ldr	r3, [pc, #64]	@ (800cca8 <HAL_RCC_OscConfig+0x4d4>)
 800cc68:	2200      	movs	r2, #0
 800cc6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cc6c:	f7fe f896 	bl	800ad9c <HAL_GetTick>
 800cc70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800cc72:	e008      	b.n	800cc86 <HAL_RCC_OscConfig+0x4b2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cc74:	f7fe f892 	bl	800ad9c <HAL_GetTick>
 800cc78:	4602      	mov	r2, r0
 800cc7a:	693b      	ldr	r3, [r7, #16]
 800cc7c:	1ad3      	subs	r3, r2, r3
 800cc7e:	2b02      	cmp	r3, #2
 800cc80:	d901      	bls.n	800cc86 <HAL_RCC_OscConfig+0x4b2>
          {
            return HAL_TIMEOUT;
 800cc82:	2303      	movs	r3, #3
 800cc84:	e026      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800cc86:	4b06      	ldr	r3, [pc, #24]	@ (800cca0 <HAL_RCC_OscConfig+0x4cc>)
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d1f0      	bne.n	800cc74 <HAL_RCC_OscConfig+0x4a0>
 800cc92:	e01e      	b.n	800ccd2 <HAL_RCC_OscConfig+0x4fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	69db      	ldr	r3, [r3, #28]
 800cc98:	2b01      	cmp	r3, #1
 800cc9a:	d107      	bne.n	800ccac <HAL_RCC_OscConfig+0x4d8>
      {
        return HAL_ERROR;
 800cc9c:	2301      	movs	r3, #1
 800cc9e:	e019      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
 800cca0:	40021000 	.word	0x40021000
 800cca4:	40007000 	.word	0x40007000
 800cca8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800ccac:	4b0b      	ldr	r3, [pc, #44]	@ (800ccdc <HAL_RCC_OscConfig+0x508>)
 800ccae:	685b      	ldr	r3, [r3, #4]
 800ccb0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	6a1b      	ldr	r3, [r3, #32]
 800ccbc:	429a      	cmp	r2, r3
 800ccbe:	d106      	bne.n	800ccce <HAL_RCC_OscConfig+0x4fa>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ccca:	429a      	cmp	r2, r3
 800cccc:	d001      	beq.n	800ccd2 <HAL_RCC_OscConfig+0x4fe>
        {
          return HAL_ERROR;
 800ccce:	2301      	movs	r3, #1
 800ccd0:	e000      	b.n	800ccd4 <HAL_RCC_OscConfig+0x500>
        }
      }
    }
  }

  return HAL_OK;
 800ccd2:	2300      	movs	r3, #0
}
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	3718      	adds	r7, #24
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	bd80      	pop	{r7, pc}
 800ccdc:	40021000 	.word	0x40021000

0800cce0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800cce0:	b580      	push	{r7, lr}
 800cce2:	b084      	sub	sp, #16
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	6078      	str	r0, [r7, #4]
 800cce8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d101      	bne.n	800ccf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	e0d0      	b.n	800ce96 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ccf4:	4b6a      	ldr	r3, [pc, #424]	@ (800cea0 <HAL_RCC_ClockConfig+0x1c0>)
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	f003 0307 	and.w	r3, r3, #7
 800ccfc:	683a      	ldr	r2, [r7, #0]
 800ccfe:	429a      	cmp	r2, r3
 800cd00:	d910      	bls.n	800cd24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cd02:	4b67      	ldr	r3, [pc, #412]	@ (800cea0 <HAL_RCC_ClockConfig+0x1c0>)
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	f023 0207 	bic.w	r2, r3, #7
 800cd0a:	4965      	ldr	r1, [pc, #404]	@ (800cea0 <HAL_RCC_ClockConfig+0x1c0>)
 800cd0c:	683b      	ldr	r3, [r7, #0]
 800cd0e:	4313      	orrs	r3, r2
 800cd10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cd12:	4b63      	ldr	r3, [pc, #396]	@ (800cea0 <HAL_RCC_ClockConfig+0x1c0>)
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	f003 0307 	and.w	r3, r3, #7
 800cd1a:	683a      	ldr	r2, [r7, #0]
 800cd1c:	429a      	cmp	r2, r3
 800cd1e:	d001      	beq.n	800cd24 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800cd20:	2301      	movs	r3, #1
 800cd22:	e0b8      	b.n	800ce96 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	f003 0302 	and.w	r3, r3, #2
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d020      	beq.n	800cd72 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	f003 0304 	and.w	r3, r3, #4
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d005      	beq.n	800cd48 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800cd3c:	4b59      	ldr	r3, [pc, #356]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800cd3e:	685b      	ldr	r3, [r3, #4]
 800cd40:	4a58      	ldr	r2, [pc, #352]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800cd42:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800cd46:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	f003 0308 	and.w	r3, r3, #8
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d005      	beq.n	800cd60 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800cd54:	4b53      	ldr	r3, [pc, #332]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800cd56:	685b      	ldr	r3, [r3, #4]
 800cd58:	4a52      	ldr	r2, [pc, #328]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800cd5a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800cd5e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cd60:	4b50      	ldr	r3, [pc, #320]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800cd62:	685b      	ldr	r3, [r3, #4]
 800cd64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	689b      	ldr	r3, [r3, #8]
 800cd6c:	494d      	ldr	r1, [pc, #308]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800cd6e:	4313      	orrs	r3, r2
 800cd70:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	f003 0301 	and.w	r3, r3, #1
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d040      	beq.n	800ce00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	685b      	ldr	r3, [r3, #4]
 800cd82:	2b01      	cmp	r3, #1
 800cd84:	d107      	bne.n	800cd96 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cd86:	4b47      	ldr	r3, [pc, #284]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d115      	bne.n	800cdbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800cd92:	2301      	movs	r3, #1
 800cd94:	e07f      	b.n	800ce96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	685b      	ldr	r3, [r3, #4]
 800cd9a:	2b02      	cmp	r3, #2
 800cd9c:	d107      	bne.n	800cdae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cd9e:	4b41      	ldr	r3, [pc, #260]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d109      	bne.n	800cdbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800cdaa:	2301      	movs	r3, #1
 800cdac:	e073      	b.n	800ce96 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cdae:	4b3d      	ldr	r3, [pc, #244]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	f003 0302 	and.w	r3, r3, #2
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d101      	bne.n	800cdbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800cdba:	2301      	movs	r3, #1
 800cdbc:	e06b      	b.n	800ce96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800cdbe:	4b39      	ldr	r3, [pc, #228]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800cdc0:	685b      	ldr	r3, [r3, #4]
 800cdc2:	f023 0203 	bic.w	r2, r3, #3
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	685b      	ldr	r3, [r3, #4]
 800cdca:	4936      	ldr	r1, [pc, #216]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800cdcc:	4313      	orrs	r3, r2
 800cdce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800cdd0:	f7fd ffe4 	bl	800ad9c <HAL_GetTick>
 800cdd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cdd6:	e00a      	b.n	800cdee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cdd8:	f7fd ffe0 	bl	800ad9c <HAL_GetTick>
 800cddc:	4602      	mov	r2, r0
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	1ad3      	subs	r3, r2, r3
 800cde2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cde6:	4293      	cmp	r3, r2
 800cde8:	d901      	bls.n	800cdee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800cdea:	2303      	movs	r3, #3
 800cdec:	e053      	b.n	800ce96 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cdee:	4b2d      	ldr	r3, [pc, #180]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800cdf0:	685b      	ldr	r3, [r3, #4]
 800cdf2:	f003 020c 	and.w	r2, r3, #12
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	685b      	ldr	r3, [r3, #4]
 800cdfa:	009b      	lsls	r3, r3, #2
 800cdfc:	429a      	cmp	r2, r3
 800cdfe:	d1eb      	bne.n	800cdd8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ce00:	4b27      	ldr	r3, [pc, #156]	@ (800cea0 <HAL_RCC_ClockConfig+0x1c0>)
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	f003 0307 	and.w	r3, r3, #7
 800ce08:	683a      	ldr	r2, [r7, #0]
 800ce0a:	429a      	cmp	r2, r3
 800ce0c:	d210      	bcs.n	800ce30 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ce0e:	4b24      	ldr	r3, [pc, #144]	@ (800cea0 <HAL_RCC_ClockConfig+0x1c0>)
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	f023 0207 	bic.w	r2, r3, #7
 800ce16:	4922      	ldr	r1, [pc, #136]	@ (800cea0 <HAL_RCC_ClockConfig+0x1c0>)
 800ce18:	683b      	ldr	r3, [r7, #0]
 800ce1a:	4313      	orrs	r3, r2
 800ce1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ce1e:	4b20      	ldr	r3, [pc, #128]	@ (800cea0 <HAL_RCC_ClockConfig+0x1c0>)
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	f003 0307 	and.w	r3, r3, #7
 800ce26:	683a      	ldr	r2, [r7, #0]
 800ce28:	429a      	cmp	r2, r3
 800ce2a:	d001      	beq.n	800ce30 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800ce2c:	2301      	movs	r3, #1
 800ce2e:	e032      	b.n	800ce96 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	f003 0304 	and.w	r3, r3, #4
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d008      	beq.n	800ce4e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ce3c:	4b19      	ldr	r3, [pc, #100]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800ce3e:	685b      	ldr	r3, [r3, #4]
 800ce40:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	68db      	ldr	r3, [r3, #12]
 800ce48:	4916      	ldr	r1, [pc, #88]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800ce4a:	4313      	orrs	r3, r2
 800ce4c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	f003 0308 	and.w	r3, r3, #8
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d009      	beq.n	800ce6e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800ce5a:	4b12      	ldr	r3, [pc, #72]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800ce5c:	685b      	ldr	r3, [r3, #4]
 800ce5e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	691b      	ldr	r3, [r3, #16]
 800ce66:	00db      	lsls	r3, r3, #3
 800ce68:	490e      	ldr	r1, [pc, #56]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800ce6a:	4313      	orrs	r3, r2
 800ce6c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800ce6e:	f000 f821 	bl	800ceb4 <HAL_RCC_GetSysClockFreq>
 800ce72:	4602      	mov	r2, r0
 800ce74:	4b0b      	ldr	r3, [pc, #44]	@ (800cea4 <HAL_RCC_ClockConfig+0x1c4>)
 800ce76:	685b      	ldr	r3, [r3, #4]
 800ce78:	091b      	lsrs	r3, r3, #4
 800ce7a:	f003 030f 	and.w	r3, r3, #15
 800ce7e:	490a      	ldr	r1, [pc, #40]	@ (800cea8 <HAL_RCC_ClockConfig+0x1c8>)
 800ce80:	5ccb      	ldrb	r3, [r1, r3]
 800ce82:	fa22 f303 	lsr.w	r3, r2, r3
 800ce86:	4a09      	ldr	r2, [pc, #36]	@ (800ceac <HAL_RCC_ClockConfig+0x1cc>)
 800ce88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800ce8a:	4b09      	ldr	r3, [pc, #36]	@ (800ceb0 <HAL_RCC_ClockConfig+0x1d0>)
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	4618      	mov	r0, r3
 800ce90:	f7fd ff42 	bl	800ad18 <HAL_InitTick>

  return HAL_OK;
 800ce94:	2300      	movs	r3, #0
}
 800ce96:	4618      	mov	r0, r3
 800ce98:	3710      	adds	r7, #16
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd80      	pop	{r7, pc}
 800ce9e:	bf00      	nop
 800cea0:	40022000 	.word	0x40022000
 800cea4:	40021000 	.word	0x40021000
 800cea8:	0800fda4 	.word	0x0800fda4
 800ceac:	20000010 	.word	0x20000010
 800ceb0:	20000014 	.word	0x20000014

0800ceb4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ceb4:	b480      	push	{r7}
 800ceb6:	b087      	sub	sp, #28
 800ceb8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800ceba:	2300      	movs	r3, #0
 800cebc:	60fb      	str	r3, [r7, #12]
 800cebe:	2300      	movs	r3, #0
 800cec0:	60bb      	str	r3, [r7, #8]
 800cec2:	2300      	movs	r3, #0
 800cec4:	617b      	str	r3, [r7, #20]
 800cec6:	2300      	movs	r3, #0
 800cec8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800ceca:	2300      	movs	r3, #0
 800cecc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800cece:	4b1e      	ldr	r3, [pc, #120]	@ (800cf48 <HAL_RCC_GetSysClockFreq+0x94>)
 800ced0:	685b      	ldr	r3, [r3, #4]
 800ced2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	f003 030c 	and.w	r3, r3, #12
 800ceda:	2b04      	cmp	r3, #4
 800cedc:	d002      	beq.n	800cee4 <HAL_RCC_GetSysClockFreq+0x30>
 800cede:	2b08      	cmp	r3, #8
 800cee0:	d003      	beq.n	800ceea <HAL_RCC_GetSysClockFreq+0x36>
 800cee2:	e027      	b.n	800cf34 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800cee4:	4b19      	ldr	r3, [pc, #100]	@ (800cf4c <HAL_RCC_GetSysClockFreq+0x98>)
 800cee6:	613b      	str	r3, [r7, #16]
      break;
 800cee8:	e027      	b.n	800cf3a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	0c9b      	lsrs	r3, r3, #18
 800ceee:	f003 030f 	and.w	r3, r3, #15
 800cef2:	4a17      	ldr	r2, [pc, #92]	@ (800cf50 <HAL_RCC_GetSysClockFreq+0x9c>)
 800cef4:	5cd3      	ldrb	r3, [r2, r3]
 800cef6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d010      	beq.n	800cf24 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800cf02:	4b11      	ldr	r3, [pc, #68]	@ (800cf48 <HAL_RCC_GetSysClockFreq+0x94>)
 800cf04:	685b      	ldr	r3, [r3, #4]
 800cf06:	0c5b      	lsrs	r3, r3, #17
 800cf08:	f003 0301 	and.w	r3, r3, #1
 800cf0c:	4a11      	ldr	r2, [pc, #68]	@ (800cf54 <HAL_RCC_GetSysClockFreq+0xa0>)
 800cf0e:	5cd3      	ldrb	r3, [r2, r3]
 800cf10:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	4a0d      	ldr	r2, [pc, #52]	@ (800cf4c <HAL_RCC_GetSysClockFreq+0x98>)
 800cf16:	fb03 f202 	mul.w	r2, r3, r2
 800cf1a:	68bb      	ldr	r3, [r7, #8]
 800cf1c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf20:	617b      	str	r3, [r7, #20]
 800cf22:	e004      	b.n	800cf2e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	4a0c      	ldr	r2, [pc, #48]	@ (800cf58 <HAL_RCC_GetSysClockFreq+0xa4>)
 800cf28:	fb02 f303 	mul.w	r3, r2, r3
 800cf2c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800cf2e:	697b      	ldr	r3, [r7, #20]
 800cf30:	613b      	str	r3, [r7, #16]
      break;
 800cf32:	e002      	b.n	800cf3a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800cf34:	4b05      	ldr	r3, [pc, #20]	@ (800cf4c <HAL_RCC_GetSysClockFreq+0x98>)
 800cf36:	613b      	str	r3, [r7, #16]
      break;
 800cf38:	bf00      	nop
    }
  }
  return sysclockfreq;
 800cf3a:	693b      	ldr	r3, [r7, #16]
}
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	371c      	adds	r7, #28
 800cf40:	46bd      	mov	sp, r7
 800cf42:	bc80      	pop	{r7}
 800cf44:	4770      	bx	lr
 800cf46:	bf00      	nop
 800cf48:	40021000 	.word	0x40021000
 800cf4c:	007a1200 	.word	0x007a1200
 800cf50:	0800fdbc 	.word	0x0800fdbc
 800cf54:	0800fdcc 	.word	0x0800fdcc
 800cf58:	003d0900 	.word	0x003d0900

0800cf5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cf5c:	b480      	push	{r7}
 800cf5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800cf60:	4b02      	ldr	r3, [pc, #8]	@ (800cf6c <HAL_RCC_GetHCLKFreq+0x10>)
 800cf62:	681b      	ldr	r3, [r3, #0]
}
 800cf64:	4618      	mov	r0, r3
 800cf66:	46bd      	mov	sp, r7
 800cf68:	bc80      	pop	{r7}
 800cf6a:	4770      	bx	lr
 800cf6c:	20000010 	.word	0x20000010

0800cf70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800cf74:	f7ff fff2 	bl	800cf5c <HAL_RCC_GetHCLKFreq>
 800cf78:	4602      	mov	r2, r0
 800cf7a:	4b05      	ldr	r3, [pc, #20]	@ (800cf90 <HAL_RCC_GetPCLK1Freq+0x20>)
 800cf7c:	685b      	ldr	r3, [r3, #4]
 800cf7e:	0a1b      	lsrs	r3, r3, #8
 800cf80:	f003 0307 	and.w	r3, r3, #7
 800cf84:	4903      	ldr	r1, [pc, #12]	@ (800cf94 <HAL_RCC_GetPCLK1Freq+0x24>)
 800cf86:	5ccb      	ldrb	r3, [r1, r3]
 800cf88:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	bd80      	pop	{r7, pc}
 800cf90:	40021000 	.word	0x40021000
 800cf94:	0800fdb4 	.word	0x0800fdb4

0800cf98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800cf98:	b580      	push	{r7, lr}
 800cf9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800cf9c:	f7ff ffde 	bl	800cf5c <HAL_RCC_GetHCLKFreq>
 800cfa0:	4602      	mov	r2, r0
 800cfa2:	4b05      	ldr	r3, [pc, #20]	@ (800cfb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 800cfa4:	685b      	ldr	r3, [r3, #4]
 800cfa6:	0adb      	lsrs	r3, r3, #11
 800cfa8:	f003 0307 	and.w	r3, r3, #7
 800cfac:	4903      	ldr	r1, [pc, #12]	@ (800cfbc <HAL_RCC_GetPCLK2Freq+0x24>)
 800cfae:	5ccb      	ldrb	r3, [r1, r3]
 800cfb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	bd80      	pop	{r7, pc}
 800cfb8:	40021000 	.word	0x40021000
 800cfbc:	0800fdb4 	.word	0x0800fdb4

0800cfc0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800cfc0:	b480      	push	{r7}
 800cfc2:	b085      	sub	sp, #20
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800cfc8:	4b0a      	ldr	r3, [pc, #40]	@ (800cff4 <RCC_Delay+0x34>)
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	4a0a      	ldr	r2, [pc, #40]	@ (800cff8 <RCC_Delay+0x38>)
 800cfce:	fba2 2303 	umull	r2, r3, r2, r3
 800cfd2:	0a5b      	lsrs	r3, r3, #9
 800cfd4:	687a      	ldr	r2, [r7, #4]
 800cfd6:	fb02 f303 	mul.w	r3, r2, r3
 800cfda:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800cfdc:	bf00      	nop
  }
  while (Delay --);
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	1e5a      	subs	r2, r3, #1
 800cfe2:	60fa      	str	r2, [r7, #12]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d1f9      	bne.n	800cfdc <RCC_Delay+0x1c>
}
 800cfe8:	bf00      	nop
 800cfea:	bf00      	nop
 800cfec:	3714      	adds	r7, #20
 800cfee:	46bd      	mov	sp, r7
 800cff0:	bc80      	pop	{r7}
 800cff2:	4770      	bx	lr
 800cff4:	20000010 	.word	0x20000010
 800cff8:	10624dd3 	.word	0x10624dd3

0800cffc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b086      	sub	sp, #24
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800d004:	2300      	movs	r3, #0
 800d006:	613b      	str	r3, [r7, #16]
 800d008:	2300      	movs	r3, #0
 800d00a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	f003 0301 	and.w	r3, r3, #1
 800d014:	2b00      	cmp	r3, #0
 800d016:	d07d      	beq.n	800d114 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800d018:	2300      	movs	r3, #0
 800d01a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d01c:	4b4f      	ldr	r3, [pc, #316]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d01e:	69db      	ldr	r3, [r3, #28]
 800d020:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d024:	2b00      	cmp	r3, #0
 800d026:	d10d      	bne.n	800d044 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d028:	4b4c      	ldr	r3, [pc, #304]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d02a:	69db      	ldr	r3, [r3, #28]
 800d02c:	4a4b      	ldr	r2, [pc, #300]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d02e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d032:	61d3      	str	r3, [r2, #28]
 800d034:	4b49      	ldr	r3, [pc, #292]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d036:	69db      	ldr	r3, [r3, #28]
 800d038:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d03c:	60bb      	str	r3, [r7, #8]
 800d03e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d040:	2301      	movs	r3, #1
 800d042:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d044:	4b46      	ldr	r3, [pc, #280]	@ (800d160 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d118      	bne.n	800d082 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800d050:	4b43      	ldr	r3, [pc, #268]	@ (800d160 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	4a42      	ldr	r2, [pc, #264]	@ (800d160 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800d056:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d05a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d05c:	f7fd fe9e 	bl	800ad9c <HAL_GetTick>
 800d060:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d062:	e008      	b.n	800d076 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d064:	f7fd fe9a 	bl	800ad9c <HAL_GetTick>
 800d068:	4602      	mov	r2, r0
 800d06a:	693b      	ldr	r3, [r7, #16]
 800d06c:	1ad3      	subs	r3, r2, r3
 800d06e:	2b64      	cmp	r3, #100	@ 0x64
 800d070:	d901      	bls.n	800d076 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800d072:	2303      	movs	r3, #3
 800d074:	e06d      	b.n	800d152 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d076:	4b3a      	ldr	r3, [pc, #232]	@ (800d160 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d0f0      	beq.n	800d064 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800d082:	4b36      	ldr	r3, [pc, #216]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d084:	6a1b      	ldr	r3, [r3, #32]
 800d086:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d08a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d02e      	beq.n	800d0f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	685b      	ldr	r3, [r3, #4]
 800d096:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d09a:	68fa      	ldr	r2, [r7, #12]
 800d09c:	429a      	cmp	r2, r3
 800d09e:	d027      	beq.n	800d0f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800d0a0:	4b2e      	ldr	r3, [pc, #184]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d0a2:	6a1b      	ldr	r3, [r3, #32]
 800d0a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d0a8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800d0aa:	4b2e      	ldr	r3, [pc, #184]	@ (800d164 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800d0ac:	2201      	movs	r2, #1
 800d0ae:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800d0b0:	4b2c      	ldr	r3, [pc, #176]	@ (800d164 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800d0b6:	4a29      	ldr	r2, [pc, #164]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	f003 0301 	and.w	r3, r3, #1
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d014      	beq.n	800d0f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d0c6:	f7fd fe69 	bl	800ad9c <HAL_GetTick>
 800d0ca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d0cc:	e00a      	b.n	800d0e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d0ce:	f7fd fe65 	bl	800ad9c <HAL_GetTick>
 800d0d2:	4602      	mov	r2, r0
 800d0d4:	693b      	ldr	r3, [r7, #16]
 800d0d6:	1ad3      	subs	r3, r2, r3
 800d0d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d0dc:	4293      	cmp	r3, r2
 800d0de:	d901      	bls.n	800d0e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800d0e0:	2303      	movs	r3, #3
 800d0e2:	e036      	b.n	800d152 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d0e4:	4b1d      	ldr	r3, [pc, #116]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d0e6:	6a1b      	ldr	r3, [r3, #32]
 800d0e8:	f003 0302 	and.w	r3, r3, #2
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d0ee      	beq.n	800d0ce <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d0f0:	4b1a      	ldr	r3, [pc, #104]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d0f2:	6a1b      	ldr	r3, [r3, #32]
 800d0f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	685b      	ldr	r3, [r3, #4]
 800d0fc:	4917      	ldr	r1, [pc, #92]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d0fe:	4313      	orrs	r3, r2
 800d100:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800d102:	7dfb      	ldrb	r3, [r7, #23]
 800d104:	2b01      	cmp	r3, #1
 800d106:	d105      	bne.n	800d114 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d108:	4b14      	ldr	r3, [pc, #80]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d10a:	69db      	ldr	r3, [r3, #28]
 800d10c:	4a13      	ldr	r2, [pc, #76]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d10e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d112:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	f003 0302 	and.w	r3, r3, #2
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d008      	beq.n	800d132 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d120:	4b0e      	ldr	r3, [pc, #56]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d122:	685b      	ldr	r3, [r3, #4]
 800d124:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	689b      	ldr	r3, [r3, #8]
 800d12c:	490b      	ldr	r1, [pc, #44]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d12e:	4313      	orrs	r3, r2
 800d130:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	f003 0310 	and.w	r3, r3, #16
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d008      	beq.n	800d150 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d13e:	4b07      	ldr	r3, [pc, #28]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d140:	685b      	ldr	r3, [r3, #4]
 800d142:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	68db      	ldr	r3, [r3, #12]
 800d14a:	4904      	ldr	r1, [pc, #16]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800d14c:	4313      	orrs	r3, r2
 800d14e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800d150:	2300      	movs	r3, #0
}
 800d152:	4618      	mov	r0, r3
 800d154:	3718      	adds	r7, #24
 800d156:	46bd      	mov	sp, r7
 800d158:	bd80      	pop	{r7, pc}
 800d15a:	bf00      	nop
 800d15c:	40021000 	.word	0x40021000
 800d160:	40007000 	.word	0x40007000
 800d164:	42420440 	.word	0x42420440

0800d168 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b088      	sub	sp, #32
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800d170:	2300      	movs	r3, #0
 800d172:	617b      	str	r3, [r7, #20]
 800d174:	2300      	movs	r3, #0
 800d176:	61fb      	str	r3, [r7, #28]
 800d178:	2300      	movs	r3, #0
 800d17a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800d17c:	2300      	movs	r3, #0
 800d17e:	60fb      	str	r3, [r7, #12]
 800d180:	2300      	movs	r3, #0
 800d182:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	2b10      	cmp	r3, #16
 800d188:	d00a      	beq.n	800d1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	2b10      	cmp	r3, #16
 800d18e:	f200 808a 	bhi.w	800d2a6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	2b01      	cmp	r3, #1
 800d196:	d045      	beq.n	800d224 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	2b02      	cmp	r3, #2
 800d19c:	d075      	beq.n	800d28a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800d19e:	e082      	b.n	800d2a6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800d1a0:	4b46      	ldr	r3, [pc, #280]	@ (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800d1a2:	685b      	ldr	r3, [r3, #4]
 800d1a4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800d1a6:	4b45      	ldr	r3, [pc, #276]	@ (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d07b      	beq.n	800d2aa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	0c9b      	lsrs	r3, r3, #18
 800d1b6:	f003 030f 	and.w	r3, r3, #15
 800d1ba:	4a41      	ldr	r2, [pc, #260]	@ (800d2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800d1bc:	5cd3      	ldrb	r3, [r2, r3]
 800d1be:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d015      	beq.n	800d1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800d1ca:	4b3c      	ldr	r3, [pc, #240]	@ (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800d1cc:	685b      	ldr	r3, [r3, #4]
 800d1ce:	0c5b      	lsrs	r3, r3, #17
 800d1d0:	f003 0301 	and.w	r3, r3, #1
 800d1d4:	4a3b      	ldr	r2, [pc, #236]	@ (800d2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800d1d6:	5cd3      	ldrb	r3, [r2, r3]
 800d1d8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d00d      	beq.n	800d200 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800d1e4:	4a38      	ldr	r2, [pc, #224]	@ (800d2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800d1e6:	697b      	ldr	r3, [r7, #20]
 800d1e8:	fbb2 f2f3 	udiv	r2, r2, r3
 800d1ec:	693b      	ldr	r3, [r7, #16]
 800d1ee:	fb02 f303 	mul.w	r3, r2, r3
 800d1f2:	61fb      	str	r3, [r7, #28]
 800d1f4:	e004      	b.n	800d200 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800d1f6:	693b      	ldr	r3, [r7, #16]
 800d1f8:	4a34      	ldr	r2, [pc, #208]	@ (800d2cc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800d1fa:	fb02 f303 	mul.w	r3, r2, r3
 800d1fe:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800d200:	4b2e      	ldr	r3, [pc, #184]	@ (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800d202:	685b      	ldr	r3, [r3, #4]
 800d204:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d208:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d20c:	d102      	bne.n	800d214 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800d20e:	69fb      	ldr	r3, [r7, #28]
 800d210:	61bb      	str	r3, [r7, #24]
      break;
 800d212:	e04a      	b.n	800d2aa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800d214:	69fb      	ldr	r3, [r7, #28]
 800d216:	005b      	lsls	r3, r3, #1
 800d218:	4a2d      	ldr	r2, [pc, #180]	@ (800d2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800d21a:	fba2 2303 	umull	r2, r3, r2, r3
 800d21e:	085b      	lsrs	r3, r3, #1
 800d220:	61bb      	str	r3, [r7, #24]
      break;
 800d222:	e042      	b.n	800d2aa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800d224:	4b25      	ldr	r3, [pc, #148]	@ (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800d226:	6a1b      	ldr	r3, [r3, #32]
 800d228:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d230:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d234:	d108      	bne.n	800d248 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	f003 0302 	and.w	r3, r3, #2
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d003      	beq.n	800d248 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 800d240:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d244:	61bb      	str	r3, [r7, #24]
 800d246:	e01f      	b.n	800d288 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d24e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d252:	d109      	bne.n	800d268 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800d254:	4b19      	ldr	r3, [pc, #100]	@ (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800d256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d258:	f003 0302 	and.w	r3, r3, #2
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d003      	beq.n	800d268 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800d260:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800d264:	61bb      	str	r3, [r7, #24]
 800d266:	e00f      	b.n	800d288 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d26e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d272:	d11c      	bne.n	800d2ae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800d274:	4b11      	ldr	r3, [pc, #68]	@ (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d016      	beq.n	800d2ae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800d280:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800d284:	61bb      	str	r3, [r7, #24]
      break;
 800d286:	e012      	b.n	800d2ae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800d288:	e011      	b.n	800d2ae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800d28a:	f7ff fe85 	bl	800cf98 <HAL_RCC_GetPCLK2Freq>
 800d28e:	4602      	mov	r2, r0
 800d290:	4b0a      	ldr	r3, [pc, #40]	@ (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800d292:	685b      	ldr	r3, [r3, #4]
 800d294:	0b9b      	lsrs	r3, r3, #14
 800d296:	f003 0303 	and.w	r3, r3, #3
 800d29a:	3301      	adds	r3, #1
 800d29c:	005b      	lsls	r3, r3, #1
 800d29e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2a2:	61bb      	str	r3, [r7, #24]
      break;
 800d2a4:	e004      	b.n	800d2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800d2a6:	bf00      	nop
 800d2a8:	e002      	b.n	800d2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800d2aa:	bf00      	nop
 800d2ac:	e000      	b.n	800d2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800d2ae:	bf00      	nop
    }
  }
  return (frequency);
 800d2b0:	69bb      	ldr	r3, [r7, #24]
}
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	3720      	adds	r7, #32
 800d2b6:	46bd      	mov	sp, r7
 800d2b8:	bd80      	pop	{r7, pc}
 800d2ba:	bf00      	nop
 800d2bc:	40021000 	.word	0x40021000
 800d2c0:	0800fdd0 	.word	0x0800fdd0
 800d2c4:	0800fde0 	.word	0x0800fde0
 800d2c8:	007a1200 	.word	0x007a1200
 800d2cc:	003d0900 	.word	0x003d0900
 800d2d0:	aaaaaaab 	.word	0xaaaaaaab

0800d2d4 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b084      	sub	sp, #16
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 800d2dc:	2300      	movs	r3, #0
 800d2de:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d101      	bne.n	800d2ea <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800d2e6:	2301      	movs	r3, #1
 800d2e8:	e07a      	b.n	800d3e0 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	7c5b      	ldrb	r3, [r3, #17]
 800d2ee:	b2db      	uxtb	r3, r3
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d105      	bne.n	800d300 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800d2fa:	6878      	ldr	r0, [r7, #4]
 800d2fc:	f7fd fafa 	bl	800a8f4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2202      	movs	r2, #2
 800d304:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d306:	6878      	ldr	r0, [r7, #4]
 800d308:	f000 faea 	bl	800d8e0 <HAL_RTC_WaitForSynchro>
 800d30c:	4603      	mov	r3, r0
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d004      	beq.n	800d31c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	2204      	movs	r2, #4
 800d316:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800d318:	2301      	movs	r3, #1
 800d31a:	e061      	b.n	800d3e0 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800d31c:	6878      	ldr	r0, [r7, #4]
 800d31e:	f000 fba3 	bl	800da68 <RTC_EnterInitMode>
 800d322:	4603      	mov	r3, r0
 800d324:	2b00      	cmp	r3, #0
 800d326:	d004      	beq.n	800d332 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	2204      	movs	r2, #4
 800d32c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800d32e:	2301      	movs	r3, #1
 800d330:	e056      	b.n	800d3e0 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	685a      	ldr	r2, [r3, #4]
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	f022 0207 	bic.w	r2, r2, #7
 800d340:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	689b      	ldr	r3, [r3, #8]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d005      	beq.n	800d356 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800d34a:	4b27      	ldr	r3, [pc, #156]	@ (800d3e8 <HAL_RTC_Init+0x114>)
 800d34c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d34e:	4a26      	ldr	r2, [pc, #152]	@ (800d3e8 <HAL_RTC_Init+0x114>)
 800d350:	f023 0301 	bic.w	r3, r3, #1
 800d354:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800d356:	4b24      	ldr	r3, [pc, #144]	@ (800d3e8 <HAL_RTC_Init+0x114>)
 800d358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d35a:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	689b      	ldr	r3, [r3, #8]
 800d362:	4921      	ldr	r1, [pc, #132]	@ (800d3e8 <HAL_RTC_Init+0x114>)
 800d364:	4313      	orrs	r3, r2
 800d366:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	685b      	ldr	r3, [r3, #4]
 800d36c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d370:	d003      	beq.n	800d37a <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	685b      	ldr	r3, [r3, #4]
 800d376:	60fb      	str	r3, [r7, #12]
 800d378:	e00e      	b.n	800d398 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800d37a:	2001      	movs	r0, #1
 800d37c:	f7ff fef4 	bl	800d168 <HAL_RCCEx_GetPeriphCLKFreq>
 800d380:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	2b00      	cmp	r3, #0
 800d386:	d104      	bne.n	800d392 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	2204      	movs	r2, #4
 800d38c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800d38e:	2301      	movs	r3, #1
 800d390:	e026      	b.n	800d3e0 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	3b01      	subs	r3, #1
 800d396:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	0c1a      	lsrs	r2, r3, #16
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f002 020f 	and.w	r2, r2, #15
 800d3a4:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	68fa      	ldr	r2, [r7, #12]
 800d3ac:	b292      	uxth	r2, r2
 800d3ae:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800d3b0:	6878      	ldr	r0, [r7, #4]
 800d3b2:	f000 fb81 	bl	800dab8 <RTC_ExitInitMode>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d004      	beq.n	800d3c6 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	2204      	movs	r2, #4
 800d3c0:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800d3c2:	2301      	movs	r3, #1
 800d3c4:	e00c      	b.n	800d3e0 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	2200      	movs	r2, #0
 800d3ca:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	2201      	movs	r2, #1
 800d3d0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	2201      	movs	r2, #1
 800d3d6:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	2201      	movs	r2, #1
 800d3dc:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800d3de:	2300      	movs	r3, #0
  }
}
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	3710      	adds	r7, #16
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	bd80      	pop	{r7, pc}
 800d3e8:	40006c00 	.word	0x40006c00

0800d3ec <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800d3ec:	b590      	push	{r4, r7, lr}
 800d3ee:	b087      	sub	sp, #28
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	60f8      	str	r0, [r7, #12]
 800d3f4:	60b9      	str	r1, [r7, #8]
 800d3f6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	617b      	str	r3, [r7, #20]
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d002      	beq.n	800d40c <HAL_RTC_SetTime+0x20>
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d101      	bne.n	800d410 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 800d40c:	2301      	movs	r3, #1
 800d40e:	e080      	b.n	800d512 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	7c1b      	ldrb	r3, [r3, #16]
 800d414:	2b01      	cmp	r3, #1
 800d416:	d101      	bne.n	800d41c <HAL_RTC_SetTime+0x30>
 800d418:	2302      	movs	r3, #2
 800d41a:	e07a      	b.n	800d512 <HAL_RTC_SetTime+0x126>
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	2201      	movs	r2, #1
 800d420:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	2202      	movs	r2, #2
 800d426:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d113      	bne.n	800d456 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800d42e:	68bb      	ldr	r3, [r7, #8]
 800d430:	781b      	ldrb	r3, [r3, #0]
 800d432:	461a      	mov	r2, r3
 800d434:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800d438:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 800d43c:	68bb      	ldr	r3, [r7, #8]
 800d43e:	785b      	ldrb	r3, [r3, #1]
 800d440:	4619      	mov	r1, r3
 800d442:	460b      	mov	r3, r1
 800d444:	011b      	lsls	r3, r3, #4
 800d446:	1a5b      	subs	r3, r3, r1
 800d448:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800d44a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 800d44c:	68ba      	ldr	r2, [r7, #8]
 800d44e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800d450:	4413      	add	r3, r2
 800d452:	617b      	str	r3, [r7, #20]
 800d454:	e01e      	b.n	800d494 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800d456:	68bb      	ldr	r3, [r7, #8]
 800d458:	781b      	ldrb	r3, [r3, #0]
 800d45a:	4618      	mov	r0, r3
 800d45c:	f000 fb71 	bl	800db42 <RTC_Bcd2ToByte>
 800d460:	4603      	mov	r3, r0
 800d462:	461a      	mov	r2, r3
 800d464:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800d468:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 800d46c:	68bb      	ldr	r3, [r7, #8]
 800d46e:	785b      	ldrb	r3, [r3, #1]
 800d470:	4618      	mov	r0, r3
 800d472:	f000 fb66 	bl	800db42 <RTC_Bcd2ToByte>
 800d476:	4603      	mov	r3, r0
 800d478:	461a      	mov	r2, r3
 800d47a:	4613      	mov	r3, r2
 800d47c:	011b      	lsls	r3, r3, #4
 800d47e:	1a9b      	subs	r3, r3, r2
 800d480:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800d482:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 800d484:	68bb      	ldr	r3, [r7, #8]
 800d486:	789b      	ldrb	r3, [r3, #2]
 800d488:	4618      	mov	r0, r3
 800d48a:	f000 fb5a 	bl	800db42 <RTC_Bcd2ToByte>
 800d48e:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800d490:	4423      	add	r3, r4
 800d492:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800d494:	6979      	ldr	r1, [r7, #20]
 800d496:	68f8      	ldr	r0, [r7, #12]
 800d498:	f000 fa7f 	bl	800d99a <RTC_WriteTimeCounter>
 800d49c:	4603      	mov	r3, r0
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d007      	beq.n	800d4b2 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	2204      	movs	r2, #4
 800d4a6:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800d4ae:	2301      	movs	r3, #1
 800d4b0:	e02f      	b.n	800d512 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	685a      	ldr	r2, [r3, #4]
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	f022 0205 	bic.w	r2, r2, #5
 800d4c0:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800d4c2:	68f8      	ldr	r0, [r7, #12]
 800d4c4:	f000 fa90 	bl	800d9e8 <RTC_ReadAlarmCounter>
 800d4c8:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800d4ca:	693b      	ldr	r3, [r7, #16]
 800d4cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4d0:	d018      	beq.n	800d504 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 800d4d2:	693a      	ldr	r2, [r7, #16]
 800d4d4:	697b      	ldr	r3, [r7, #20]
 800d4d6:	429a      	cmp	r2, r3
 800d4d8:	d214      	bcs.n	800d504 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800d4da:	693b      	ldr	r3, [r7, #16]
 800d4dc:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 800d4e0:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800d4e4:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800d4e6:	6939      	ldr	r1, [r7, #16]
 800d4e8:	68f8      	ldr	r0, [r7, #12]
 800d4ea:	f000 fa96 	bl	800da1a <RTC_WriteAlarmCounter>
 800d4ee:	4603      	mov	r3, r0
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d007      	beq.n	800d504 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	2204      	movs	r2, #4
 800d4f8:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800d500:	2301      	movs	r3, #1
 800d502:	e006      	b.n	800d512 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	2201      	movs	r2, #1
 800d508:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	2200      	movs	r2, #0
 800d50e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800d510:	2300      	movs	r3, #0
  }
}
 800d512:	4618      	mov	r0, r3
 800d514:	371c      	adds	r7, #28
 800d516:	46bd      	mov	sp, r7
 800d518:	bd90      	pop	{r4, r7, pc}
	...

0800d51c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800d51c:	b580      	push	{r7, lr}
 800d51e:	b088      	sub	sp, #32
 800d520:	af00      	add	r7, sp, #0
 800d522:	60f8      	str	r0, [r7, #12]
 800d524:	60b9      	str	r1, [r7, #8]
 800d526:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 800d528:	2300      	movs	r3, #0
 800d52a:	61bb      	str	r3, [r7, #24]
 800d52c:	2300      	movs	r3, #0
 800d52e:	61fb      	str	r3, [r7, #28]
 800d530:	2300      	movs	r3, #0
 800d532:	617b      	str	r3, [r7, #20]
 800d534:	2300      	movs	r3, #0
 800d536:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d002      	beq.n	800d544 <HAL_RTC_GetTime+0x28>
 800d53e:	68bb      	ldr	r3, [r7, #8]
 800d540:	2b00      	cmp	r3, #0
 800d542:	d101      	bne.n	800d548 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 800d544:	2301      	movs	r3, #1
 800d546:	e0b5      	b.n	800d6b4 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	685b      	ldr	r3, [r3, #4]
 800d54e:	f003 0304 	and.w	r3, r3, #4
 800d552:	2b00      	cmp	r3, #0
 800d554:	d001      	beq.n	800d55a <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 800d556:	2301      	movs	r3, #1
 800d558:	e0ac      	b.n	800d6b4 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800d55a:	68f8      	ldr	r0, [r7, #12]
 800d55c:	f000 f9ed 	bl	800d93a <RTC_ReadTimeCounter>
 800d560:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800d562:	69bb      	ldr	r3, [r7, #24]
 800d564:	4a55      	ldr	r2, [pc, #340]	@ (800d6bc <HAL_RTC_GetTime+0x1a0>)
 800d566:	fba2 2303 	umull	r2, r3, r2, r3
 800d56a:	0adb      	lsrs	r3, r3, #11
 800d56c:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800d56e:	69ba      	ldr	r2, [r7, #24]
 800d570:	4b52      	ldr	r3, [pc, #328]	@ (800d6bc <HAL_RTC_GetTime+0x1a0>)
 800d572:	fba3 1302 	umull	r1, r3, r3, r2
 800d576:	0adb      	lsrs	r3, r3, #11
 800d578:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800d57c:	fb01 f303 	mul.w	r3, r1, r3
 800d580:	1ad3      	subs	r3, r2, r3
 800d582:	4a4f      	ldr	r2, [pc, #316]	@ (800d6c0 <HAL_RTC_GetTime+0x1a4>)
 800d584:	fba2 2303 	umull	r2, r3, r2, r3
 800d588:	095b      	lsrs	r3, r3, #5
 800d58a:	b2da      	uxtb	r2, r3
 800d58c:	68bb      	ldr	r3, [r7, #8]
 800d58e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 800d590:	69bb      	ldr	r3, [r7, #24]
 800d592:	4a4a      	ldr	r2, [pc, #296]	@ (800d6bc <HAL_RTC_GetTime+0x1a0>)
 800d594:	fba2 1203 	umull	r1, r2, r2, r3
 800d598:	0ad2      	lsrs	r2, r2, #11
 800d59a:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800d59e:	fb01 f202 	mul.w	r2, r1, r2
 800d5a2:	1a9a      	subs	r2, r3, r2
 800d5a4:	4b46      	ldr	r3, [pc, #280]	@ (800d6c0 <HAL_RTC_GetTime+0x1a4>)
 800d5a6:	fba3 1302 	umull	r1, r3, r3, r2
 800d5aa:	0959      	lsrs	r1, r3, #5
 800d5ac:	460b      	mov	r3, r1
 800d5ae:	011b      	lsls	r3, r3, #4
 800d5b0:	1a5b      	subs	r3, r3, r1
 800d5b2:	009b      	lsls	r3, r3, #2
 800d5b4:	1ad1      	subs	r1, r2, r3
 800d5b6:	b2ca      	uxtb	r2, r1
 800d5b8:	68bb      	ldr	r3, [r7, #8]
 800d5ba:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 800d5bc:	693b      	ldr	r3, [r7, #16]
 800d5be:	2b17      	cmp	r3, #23
 800d5c0:	d955      	bls.n	800d66e <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 800d5c2:	693b      	ldr	r3, [r7, #16]
 800d5c4:	4a3f      	ldr	r2, [pc, #252]	@ (800d6c4 <HAL_RTC_GetTime+0x1a8>)
 800d5c6:	fba2 2303 	umull	r2, r3, r2, r3
 800d5ca:	091b      	lsrs	r3, r3, #4
 800d5cc:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 800d5ce:	6939      	ldr	r1, [r7, #16]
 800d5d0:	4b3c      	ldr	r3, [pc, #240]	@ (800d6c4 <HAL_RTC_GetTime+0x1a8>)
 800d5d2:	fba3 2301 	umull	r2, r3, r3, r1
 800d5d6:	091a      	lsrs	r2, r3, #4
 800d5d8:	4613      	mov	r3, r2
 800d5da:	005b      	lsls	r3, r3, #1
 800d5dc:	4413      	add	r3, r2
 800d5de:	00db      	lsls	r3, r3, #3
 800d5e0:	1aca      	subs	r2, r1, r3
 800d5e2:	b2d2      	uxtb	r2, r2
 800d5e4:	68bb      	ldr	r3, [r7, #8]
 800d5e6:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800d5e8:	68f8      	ldr	r0, [r7, #12]
 800d5ea:	f000 f9fd 	bl	800d9e8 <RTC_ReadAlarmCounter>
 800d5ee:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 800d5f0:	69fb      	ldr	r3, [r7, #28]
 800d5f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5f6:	d008      	beq.n	800d60a <HAL_RTC_GetTime+0xee>
 800d5f8:	69fa      	ldr	r2, [r7, #28]
 800d5fa:	69bb      	ldr	r3, [r7, #24]
 800d5fc:	429a      	cmp	r2, r3
 800d5fe:	d904      	bls.n	800d60a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 800d600:	69fa      	ldr	r2, [r7, #28]
 800d602:	69bb      	ldr	r3, [r7, #24]
 800d604:	1ad3      	subs	r3, r2, r3
 800d606:	61fb      	str	r3, [r7, #28]
 800d608:	e002      	b.n	800d610 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800d60a:	f04f 33ff 	mov.w	r3, #4294967295
 800d60e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 800d610:	697b      	ldr	r3, [r7, #20]
 800d612:	4a2d      	ldr	r2, [pc, #180]	@ (800d6c8 <HAL_RTC_GetTime+0x1ac>)
 800d614:	fb02 f303 	mul.w	r3, r2, r3
 800d618:	69ba      	ldr	r2, [r7, #24]
 800d61a:	1ad3      	subs	r3, r2, r3
 800d61c:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800d61e:	69b9      	ldr	r1, [r7, #24]
 800d620:	68f8      	ldr	r0, [r7, #12]
 800d622:	f000 f9ba 	bl	800d99a <RTC_WriteTimeCounter>
 800d626:	4603      	mov	r3, r0
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d001      	beq.n	800d630 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 800d62c:	2301      	movs	r3, #1
 800d62e:	e041      	b.n	800d6b4 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800d630:	69fb      	ldr	r3, [r7, #28]
 800d632:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d636:	d00c      	beq.n	800d652 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 800d638:	69fa      	ldr	r2, [r7, #28]
 800d63a:	69bb      	ldr	r3, [r7, #24]
 800d63c:	4413      	add	r3, r2
 800d63e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800d640:	69f9      	ldr	r1, [r7, #28]
 800d642:	68f8      	ldr	r0, [r7, #12]
 800d644:	f000 f9e9 	bl	800da1a <RTC_WriteAlarmCounter>
 800d648:	4603      	mov	r3, r0
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d00a      	beq.n	800d664 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800d64e:	2301      	movs	r3, #1
 800d650:	e030      	b.n	800d6b4 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800d652:	69f9      	ldr	r1, [r7, #28]
 800d654:	68f8      	ldr	r0, [r7, #12]
 800d656:	f000 f9e0 	bl	800da1a <RTC_WriteAlarmCounter>
 800d65a:	4603      	mov	r3, r0
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d001      	beq.n	800d664 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800d660:	2301      	movs	r3, #1
 800d662:	e027      	b.n	800d6b4 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 800d664:	6979      	ldr	r1, [r7, #20]
 800d666:	68f8      	ldr	r0, [r7, #12]
 800d668:	f000 fa88 	bl	800db7c <RTC_DateUpdate>
 800d66c:	e003      	b.n	800d676 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 800d66e:	693b      	ldr	r3, [r7, #16]
 800d670:	b2da      	uxtb	r2, r3
 800d672:	68bb      	ldr	r3, [r7, #8]
 800d674:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d01a      	beq.n	800d6b2 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 800d67c:	68bb      	ldr	r3, [r7, #8]
 800d67e:	781b      	ldrb	r3, [r3, #0]
 800d680:	4618      	mov	r0, r3
 800d682:	f000 fa41 	bl	800db08 <RTC_ByteToBcd2>
 800d686:	4603      	mov	r3, r0
 800d688:	461a      	mov	r2, r3
 800d68a:	68bb      	ldr	r3, [r7, #8]
 800d68c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800d68e:	68bb      	ldr	r3, [r7, #8]
 800d690:	785b      	ldrb	r3, [r3, #1]
 800d692:	4618      	mov	r0, r3
 800d694:	f000 fa38 	bl	800db08 <RTC_ByteToBcd2>
 800d698:	4603      	mov	r3, r0
 800d69a:	461a      	mov	r2, r3
 800d69c:	68bb      	ldr	r3, [r7, #8]
 800d69e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 800d6a0:	68bb      	ldr	r3, [r7, #8]
 800d6a2:	789b      	ldrb	r3, [r3, #2]
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	f000 fa2f 	bl	800db08 <RTC_ByteToBcd2>
 800d6aa:	4603      	mov	r3, r0
 800d6ac:	461a      	mov	r2, r3
 800d6ae:	68bb      	ldr	r3, [r7, #8]
 800d6b0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800d6b2:	2300      	movs	r3, #0
}
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	3720      	adds	r7, #32
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	bd80      	pop	{r7, pc}
 800d6bc:	91a2b3c5 	.word	0x91a2b3c5
 800d6c0:	88888889 	.word	0x88888889
 800d6c4:	aaaaaaab 	.word	0xaaaaaaab
 800d6c8:	00015180 	.word	0x00015180

0800d6cc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800d6cc:	b580      	push	{r7, lr}
 800d6ce:	b088      	sub	sp, #32
 800d6d0:	af00      	add	r7, sp, #0
 800d6d2:	60f8      	str	r0, [r7, #12]
 800d6d4:	60b9      	str	r1, [r7, #8]
 800d6d6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 800d6d8:	2300      	movs	r3, #0
 800d6da:	61fb      	str	r3, [r7, #28]
 800d6dc:	2300      	movs	r3, #0
 800d6de:	61bb      	str	r3, [r7, #24]
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d002      	beq.n	800d6f0 <HAL_RTC_SetDate+0x24>
 800d6ea:	68bb      	ldr	r3, [r7, #8]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d101      	bne.n	800d6f4 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 800d6f0:	2301      	movs	r3, #1
 800d6f2:	e097      	b.n	800d824 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	7c1b      	ldrb	r3, [r3, #16]
 800d6f8:	2b01      	cmp	r3, #1
 800d6fa:	d101      	bne.n	800d700 <HAL_RTC_SetDate+0x34>
 800d6fc:	2302      	movs	r3, #2
 800d6fe:	e091      	b.n	800d824 <HAL_RTC_SetDate+0x158>
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	2201      	movs	r2, #1
 800d704:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	2202      	movs	r2, #2
 800d70a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d10c      	bne.n	800d72c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 800d712:	68bb      	ldr	r3, [r7, #8]
 800d714:	78da      	ldrb	r2, [r3, #3]
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800d71a:	68bb      	ldr	r3, [r7, #8]
 800d71c:	785a      	ldrb	r2, [r3, #1]
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800d722:	68bb      	ldr	r3, [r7, #8]
 800d724:	789a      	ldrb	r2, [r3, #2]
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	739a      	strb	r2, [r3, #14]
 800d72a:	e01a      	b.n	800d762 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 800d72c:	68bb      	ldr	r3, [r7, #8]
 800d72e:	78db      	ldrb	r3, [r3, #3]
 800d730:	4618      	mov	r0, r3
 800d732:	f000 fa06 	bl	800db42 <RTC_Bcd2ToByte>
 800d736:	4603      	mov	r3, r0
 800d738:	461a      	mov	r2, r3
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 800d73e:	68bb      	ldr	r3, [r7, #8]
 800d740:	785b      	ldrb	r3, [r3, #1]
 800d742:	4618      	mov	r0, r3
 800d744:	f000 f9fd 	bl	800db42 <RTC_Bcd2ToByte>
 800d748:	4603      	mov	r3, r0
 800d74a:	461a      	mov	r2, r3
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 800d750:	68bb      	ldr	r3, [r7, #8]
 800d752:	789b      	ldrb	r3, [r3, #2]
 800d754:	4618      	mov	r0, r3
 800d756:	f000 f9f4 	bl	800db42 <RTC_Bcd2ToByte>
 800d75a:	4603      	mov	r3, r0
 800d75c:	461a      	mov	r2, r3
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	7bdb      	ldrb	r3, [r3, #15]
 800d766:	4618      	mov	r0, r3
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	7b59      	ldrb	r1, [r3, #13]
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	7b9b      	ldrb	r3, [r3, #14]
 800d770:	461a      	mov	r2, r3
 800d772:	f000 fadf 	bl	800dd34 <RTC_WeekDayNum>
 800d776:	4603      	mov	r3, r0
 800d778:	461a      	mov	r2, r3
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	7b1a      	ldrb	r2, [r3, #12]
 800d782:	68bb      	ldr	r3, [r7, #8]
 800d784:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800d786:	68f8      	ldr	r0, [r7, #12]
 800d788:	f000 f8d7 	bl	800d93a <RTC_ReadTimeCounter>
 800d78c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800d78e:	69fb      	ldr	r3, [r7, #28]
 800d790:	4a26      	ldr	r2, [pc, #152]	@ (800d82c <HAL_RTC_SetDate+0x160>)
 800d792:	fba2 2303 	umull	r2, r3, r2, r3
 800d796:	0adb      	lsrs	r3, r3, #11
 800d798:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800d79a:	697b      	ldr	r3, [r7, #20]
 800d79c:	2b18      	cmp	r3, #24
 800d79e:	d93a      	bls.n	800d816 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800d7a0:	697b      	ldr	r3, [r7, #20]
 800d7a2:	4a23      	ldr	r2, [pc, #140]	@ (800d830 <HAL_RTC_SetDate+0x164>)
 800d7a4:	fba2 2303 	umull	r2, r3, r2, r3
 800d7a8:	091b      	lsrs	r3, r3, #4
 800d7aa:	4a22      	ldr	r2, [pc, #136]	@ (800d834 <HAL_RTC_SetDate+0x168>)
 800d7ac:	fb02 f303 	mul.w	r3, r2, r3
 800d7b0:	69fa      	ldr	r2, [r7, #28]
 800d7b2:	1ad3      	subs	r3, r2, r3
 800d7b4:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800d7b6:	69f9      	ldr	r1, [r7, #28]
 800d7b8:	68f8      	ldr	r0, [r7, #12]
 800d7ba:	f000 f8ee 	bl	800d99a <RTC_WriteTimeCounter>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d007      	beq.n	800d7d4 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	2204      	movs	r2, #4
 800d7c8:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 800d7d0:	2301      	movs	r3, #1
 800d7d2:	e027      	b.n	800d824 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800d7d4:	68f8      	ldr	r0, [r7, #12]
 800d7d6:	f000 f907 	bl	800d9e8 <RTC_ReadAlarmCounter>
 800d7da:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800d7dc:	69bb      	ldr	r3, [r7, #24]
 800d7de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7e2:	d018      	beq.n	800d816 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 800d7e4:	69ba      	ldr	r2, [r7, #24]
 800d7e6:	69fb      	ldr	r3, [r7, #28]
 800d7e8:	429a      	cmp	r2, r3
 800d7ea:	d214      	bcs.n	800d816 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800d7ec:	69bb      	ldr	r3, [r7, #24]
 800d7ee:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 800d7f2:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800d7f6:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800d7f8:	69b9      	ldr	r1, [r7, #24]
 800d7fa:	68f8      	ldr	r0, [r7, #12]
 800d7fc:	f000 f90d 	bl	800da1a <RTC_WriteAlarmCounter>
 800d800:	4603      	mov	r3, r0
 800d802:	2b00      	cmp	r3, #0
 800d804:	d007      	beq.n	800d816 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	2204      	movs	r2, #4
 800d80a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	2200      	movs	r2, #0
 800d810:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800d812:	2301      	movs	r3, #1
 800d814:	e006      	b.n	800d824 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	2201      	movs	r2, #1
 800d81a:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	2200      	movs	r2, #0
 800d820:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800d822:	2300      	movs	r3, #0
}
 800d824:	4618      	mov	r0, r3
 800d826:	3720      	adds	r7, #32
 800d828:	46bd      	mov	sp, r7
 800d82a:	bd80      	pop	{r7, pc}
 800d82c:	91a2b3c5 	.word	0x91a2b3c5
 800d830:	aaaaaaab 	.word	0xaaaaaaab
 800d834:	00015180 	.word	0x00015180

0800d838 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	b086      	sub	sp, #24
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	60f8      	str	r0, [r7, #12]
 800d840:	60b9      	str	r1, [r7, #8]
 800d842:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 800d844:	f107 0314 	add.w	r3, r7, #20
 800d848:	2100      	movs	r1, #0
 800d84a:	460a      	mov	r2, r1
 800d84c:	801a      	strh	r2, [r3, #0]
 800d84e:	460a      	mov	r2, r1
 800d850:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d002      	beq.n	800d85e <HAL_RTC_GetDate+0x26>
 800d858:	68bb      	ldr	r3, [r7, #8]
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d101      	bne.n	800d862 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 800d85e:	2301      	movs	r3, #1
 800d860:	e03a      	b.n	800d8d8 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800d862:	f107 0314 	add.w	r3, r7, #20
 800d866:	2200      	movs	r2, #0
 800d868:	4619      	mov	r1, r3
 800d86a:	68f8      	ldr	r0, [r7, #12]
 800d86c:	f7ff fe56 	bl	800d51c <HAL_RTC_GetTime>
 800d870:	4603      	mov	r3, r0
 800d872:	2b00      	cmp	r3, #0
 800d874:	d001      	beq.n	800d87a <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 800d876:	2301      	movs	r3, #1
 800d878:	e02e      	b.n	800d8d8 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	7b1a      	ldrb	r2, [r3, #12]
 800d87e:	68bb      	ldr	r3, [r7, #8]
 800d880:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	7bda      	ldrb	r2, [r3, #15]
 800d886:	68bb      	ldr	r3, [r7, #8]
 800d888:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	7b5a      	ldrb	r2, [r3, #13]
 800d88e:	68bb      	ldr	r3, [r7, #8]
 800d890:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	7b9a      	ldrb	r2, [r3, #14]
 800d896:	68bb      	ldr	r3, [r7, #8]
 800d898:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d01a      	beq.n	800d8d6 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 800d8a0:	68bb      	ldr	r3, [r7, #8]
 800d8a2:	78db      	ldrb	r3, [r3, #3]
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	f000 f92f 	bl	800db08 <RTC_ByteToBcd2>
 800d8aa:	4603      	mov	r3, r0
 800d8ac:	461a      	mov	r2, r3
 800d8ae:	68bb      	ldr	r3, [r7, #8]
 800d8b0:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 800d8b2:	68bb      	ldr	r3, [r7, #8]
 800d8b4:	785b      	ldrb	r3, [r3, #1]
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	f000 f926 	bl	800db08 <RTC_ByteToBcd2>
 800d8bc:	4603      	mov	r3, r0
 800d8be:	461a      	mov	r2, r3
 800d8c0:	68bb      	ldr	r3, [r7, #8]
 800d8c2:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 800d8c4:	68bb      	ldr	r3, [r7, #8]
 800d8c6:	789b      	ldrb	r3, [r3, #2]
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	f000 f91d 	bl	800db08 <RTC_ByteToBcd2>
 800d8ce:	4603      	mov	r3, r0
 800d8d0:	461a      	mov	r2, r3
 800d8d2:	68bb      	ldr	r3, [r7, #8]
 800d8d4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800d8d6:	2300      	movs	r3, #0
}
 800d8d8:	4618      	mov	r0, r3
 800d8da:	3718      	adds	r7, #24
 800d8dc:	46bd      	mov	sp, r7
 800d8de:	bd80      	pop	{r7, pc}

0800d8e0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	b084      	sub	sp, #16
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d8e8:	2300      	movs	r3, #0
 800d8ea:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d101      	bne.n	800d8f6 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800d8f2:	2301      	movs	r3, #1
 800d8f4:	e01d      	b.n	800d932 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	685a      	ldr	r2, [r3, #4]
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	f022 0208 	bic.w	r2, r2, #8
 800d904:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800d906:	f7fd fa49 	bl	800ad9c <HAL_GetTick>
 800d90a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800d90c:	e009      	b.n	800d922 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800d90e:	f7fd fa45 	bl	800ad9c <HAL_GetTick>
 800d912:	4602      	mov	r2, r0
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	1ad3      	subs	r3, r2, r3
 800d918:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d91c:	d901      	bls.n	800d922 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800d91e:	2303      	movs	r3, #3
 800d920:	e007      	b.n	800d932 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	685b      	ldr	r3, [r3, #4]
 800d928:	f003 0308 	and.w	r3, r3, #8
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d0ee      	beq.n	800d90e <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 800d930:	2300      	movs	r3, #0
}
 800d932:	4618      	mov	r0, r3
 800d934:	3710      	adds	r7, #16
 800d936:	46bd      	mov	sp, r7
 800d938:	bd80      	pop	{r7, pc}

0800d93a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800d93a:	b480      	push	{r7}
 800d93c:	b087      	sub	sp, #28
 800d93e:	af00      	add	r7, sp, #0
 800d940:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800d942:	2300      	movs	r3, #0
 800d944:	827b      	strh	r3, [r7, #18]
 800d946:	2300      	movs	r3, #0
 800d948:	823b      	strh	r3, [r7, #16]
 800d94a:	2300      	movs	r3, #0
 800d94c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800d94e:	2300      	movs	r3, #0
 800d950:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	699b      	ldr	r3, [r3, #24]
 800d958:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	69db      	ldr	r3, [r3, #28]
 800d960:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	699b      	ldr	r3, [r3, #24]
 800d968:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800d96a:	8a7a      	ldrh	r2, [r7, #18]
 800d96c:	8a3b      	ldrh	r3, [r7, #16]
 800d96e:	429a      	cmp	r2, r3
 800d970:	d008      	beq.n	800d984 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800d972:	8a3b      	ldrh	r3, [r7, #16]
 800d974:	041a      	lsls	r2, r3, #16
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	69db      	ldr	r3, [r3, #28]
 800d97c:	b29b      	uxth	r3, r3
 800d97e:	4313      	orrs	r3, r2
 800d980:	617b      	str	r3, [r7, #20]
 800d982:	e004      	b.n	800d98e <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800d984:	8a7b      	ldrh	r3, [r7, #18]
 800d986:	041a      	lsls	r2, r3, #16
 800d988:	89fb      	ldrh	r3, [r7, #14]
 800d98a:	4313      	orrs	r3, r2
 800d98c:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800d98e:	697b      	ldr	r3, [r7, #20]
}
 800d990:	4618      	mov	r0, r3
 800d992:	371c      	adds	r7, #28
 800d994:	46bd      	mov	sp, r7
 800d996:	bc80      	pop	{r7}
 800d998:	4770      	bx	lr

0800d99a <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800d99a:	b580      	push	{r7, lr}
 800d99c:	b084      	sub	sp, #16
 800d99e:	af00      	add	r7, sp, #0
 800d9a0:	6078      	str	r0, [r7, #4]
 800d9a2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800d9a8:	6878      	ldr	r0, [r7, #4]
 800d9aa:	f000 f85d 	bl	800da68 <RTC_EnterInitMode>
 800d9ae:	4603      	mov	r3, r0
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d002      	beq.n	800d9ba <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800d9b4:	2301      	movs	r3, #1
 800d9b6:	73fb      	strb	r3, [r7, #15]
 800d9b8:	e011      	b.n	800d9de <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	683a      	ldr	r2, [r7, #0]
 800d9c0:	0c12      	lsrs	r2, r2, #16
 800d9c2:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	683a      	ldr	r2, [r7, #0]
 800d9ca:	b292      	uxth	r2, r2
 800d9cc:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800d9ce:	6878      	ldr	r0, [r7, #4]
 800d9d0:	f000 f872 	bl	800dab8 <RTC_ExitInitMode>
 800d9d4:	4603      	mov	r3, r0
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d001      	beq.n	800d9de <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800d9da:	2301      	movs	r3, #1
 800d9dc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800d9de:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9e0:	4618      	mov	r0, r3
 800d9e2:	3710      	adds	r7, #16
 800d9e4:	46bd      	mov	sp, r7
 800d9e6:	bd80      	pop	{r7, pc}

0800d9e8 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800d9e8:	b480      	push	{r7}
 800d9ea:	b085      	sub	sp, #20
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800d9f0:	2300      	movs	r3, #0
 800d9f2:	81fb      	strh	r3, [r7, #14]
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	6a1b      	ldr	r3, [r3, #32]
 800d9fe:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da06:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800da08:	89fb      	ldrh	r3, [r7, #14]
 800da0a:	041a      	lsls	r2, r3, #16
 800da0c:	89bb      	ldrh	r3, [r7, #12]
 800da0e:	4313      	orrs	r3, r2
}
 800da10:	4618      	mov	r0, r3
 800da12:	3714      	adds	r7, #20
 800da14:	46bd      	mov	sp, r7
 800da16:	bc80      	pop	{r7}
 800da18:	4770      	bx	lr

0800da1a <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800da1a:	b580      	push	{r7, lr}
 800da1c:	b084      	sub	sp, #16
 800da1e:	af00      	add	r7, sp, #0
 800da20:	6078      	str	r0, [r7, #4]
 800da22:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800da24:	2300      	movs	r3, #0
 800da26:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800da28:	6878      	ldr	r0, [r7, #4]
 800da2a:	f000 f81d 	bl	800da68 <RTC_EnterInitMode>
 800da2e:	4603      	mov	r3, r0
 800da30:	2b00      	cmp	r3, #0
 800da32:	d002      	beq.n	800da3a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800da34:	2301      	movs	r3, #1
 800da36:	73fb      	strb	r3, [r7, #15]
 800da38:	e011      	b.n	800da5e <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	683a      	ldr	r2, [r7, #0]
 800da40:	0c12      	lsrs	r2, r2, #16
 800da42:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	683a      	ldr	r2, [r7, #0]
 800da4a:	b292      	uxth	r2, r2
 800da4c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800da4e:	6878      	ldr	r0, [r7, #4]
 800da50:	f000 f832 	bl	800dab8 <RTC_ExitInitMode>
 800da54:	4603      	mov	r3, r0
 800da56:	2b00      	cmp	r3, #0
 800da58:	d001      	beq.n	800da5e <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800da5a:	2301      	movs	r3, #1
 800da5c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800da5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800da60:	4618      	mov	r0, r3
 800da62:	3710      	adds	r7, #16
 800da64:	46bd      	mov	sp, r7
 800da66:	bd80      	pop	{r7, pc}

0800da68 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800da68:	b580      	push	{r7, lr}
 800da6a:	b084      	sub	sp, #16
 800da6c:	af00      	add	r7, sp, #0
 800da6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800da70:	2300      	movs	r3, #0
 800da72:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800da74:	f7fd f992 	bl	800ad9c <HAL_GetTick>
 800da78:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800da7a:	e009      	b.n	800da90 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800da7c:	f7fd f98e 	bl	800ad9c <HAL_GetTick>
 800da80:	4602      	mov	r2, r0
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	1ad3      	subs	r3, r2, r3
 800da86:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800da8a:	d901      	bls.n	800da90 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800da8c:	2303      	movs	r3, #3
 800da8e:	e00f      	b.n	800dab0 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	685b      	ldr	r3, [r3, #4]
 800da96:	f003 0320 	and.w	r3, r3, #32
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d0ee      	beq.n	800da7c <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	685a      	ldr	r2, [r3, #4]
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	f042 0210 	orr.w	r2, r2, #16
 800daac:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800daae:	2300      	movs	r3, #0
}
 800dab0:	4618      	mov	r0, r3
 800dab2:	3710      	adds	r7, #16
 800dab4:	46bd      	mov	sp, r7
 800dab6:	bd80      	pop	{r7, pc}

0800dab8 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b084      	sub	sp, #16
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800dac0:	2300      	movs	r3, #0
 800dac2:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	685a      	ldr	r2, [r3, #4]
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	f022 0210 	bic.w	r2, r2, #16
 800dad2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800dad4:	f7fd f962 	bl	800ad9c <HAL_GetTick>
 800dad8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800dada:	e009      	b.n	800daf0 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800dadc:	f7fd f95e 	bl	800ad9c <HAL_GetTick>
 800dae0:	4602      	mov	r2, r0
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	1ad3      	subs	r3, r2, r3
 800dae6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800daea:	d901      	bls.n	800daf0 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800daec:	2303      	movs	r3, #3
 800daee:	e007      	b.n	800db00 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	685b      	ldr	r3, [r3, #4]
 800daf6:	f003 0320 	and.w	r3, r3, #32
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d0ee      	beq.n	800dadc <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800dafe:	2300      	movs	r3, #0
}
 800db00:	4618      	mov	r0, r3
 800db02:	3710      	adds	r7, #16
 800db04:	46bd      	mov	sp, r7
 800db06:	bd80      	pop	{r7, pc}

0800db08 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800db08:	b480      	push	{r7}
 800db0a:	b085      	sub	sp, #20
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	4603      	mov	r3, r0
 800db10:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800db12:	2300      	movs	r3, #0
 800db14:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800db16:	e005      	b.n	800db24 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	3301      	adds	r3, #1
 800db1c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800db1e:	79fb      	ldrb	r3, [r7, #7]
 800db20:	3b0a      	subs	r3, #10
 800db22:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800db24:	79fb      	ldrb	r3, [r7, #7]
 800db26:	2b09      	cmp	r3, #9
 800db28:	d8f6      	bhi.n	800db18 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	b2db      	uxtb	r3, r3
 800db2e:	011b      	lsls	r3, r3, #4
 800db30:	b2da      	uxtb	r2, r3
 800db32:	79fb      	ldrb	r3, [r7, #7]
 800db34:	4313      	orrs	r3, r2
 800db36:	b2db      	uxtb	r3, r3
}
 800db38:	4618      	mov	r0, r3
 800db3a:	3714      	adds	r7, #20
 800db3c:	46bd      	mov	sp, r7
 800db3e:	bc80      	pop	{r7}
 800db40:	4770      	bx	lr

0800db42 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800db42:	b480      	push	{r7}
 800db44:	b085      	sub	sp, #20
 800db46:	af00      	add	r7, sp, #0
 800db48:	4603      	mov	r3, r0
 800db4a:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800db4c:	2300      	movs	r3, #0
 800db4e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800db50:	79fb      	ldrb	r3, [r7, #7]
 800db52:	091b      	lsrs	r3, r3, #4
 800db54:	b2db      	uxtb	r3, r3
 800db56:	461a      	mov	r2, r3
 800db58:	4613      	mov	r3, r2
 800db5a:	009b      	lsls	r3, r3, #2
 800db5c:	4413      	add	r3, r2
 800db5e:	005b      	lsls	r3, r3, #1
 800db60:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800db62:	79fb      	ldrb	r3, [r7, #7]
 800db64:	f003 030f 	and.w	r3, r3, #15
 800db68:	b2da      	uxtb	r2, r3
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	b2db      	uxtb	r3, r3
 800db6e:	4413      	add	r3, r2
 800db70:	b2db      	uxtb	r3, r3
}
 800db72:	4618      	mov	r0, r3
 800db74:	3714      	adds	r7, #20
 800db76:	46bd      	mov	sp, r7
 800db78:	bc80      	pop	{r7}
 800db7a:	4770      	bx	lr

0800db7c <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 800db7c:	b580      	push	{r7, lr}
 800db7e:	b086      	sub	sp, #24
 800db80:	af00      	add	r7, sp, #0
 800db82:	6078      	str	r0, [r7, #4]
 800db84:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800db86:	2300      	movs	r3, #0
 800db88:	617b      	str	r3, [r7, #20]
 800db8a:	2300      	movs	r3, #0
 800db8c:	613b      	str	r3, [r7, #16]
 800db8e:	2300      	movs	r3, #0
 800db90:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800db92:	2300      	movs	r3, #0
 800db94:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	7bdb      	ldrb	r3, [r3, #15]
 800db9a:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	7b5b      	ldrb	r3, [r3, #13]
 800dba0:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	7b9b      	ldrb	r3, [r3, #14]
 800dba6:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 800dba8:	2300      	movs	r3, #0
 800dbaa:	60bb      	str	r3, [r7, #8]
 800dbac:	e06f      	b.n	800dc8e <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800dbae:	693b      	ldr	r3, [r7, #16]
 800dbb0:	2b01      	cmp	r3, #1
 800dbb2:	d011      	beq.n	800dbd8 <RTC_DateUpdate+0x5c>
 800dbb4:	693b      	ldr	r3, [r7, #16]
 800dbb6:	2b03      	cmp	r3, #3
 800dbb8:	d00e      	beq.n	800dbd8 <RTC_DateUpdate+0x5c>
 800dbba:	693b      	ldr	r3, [r7, #16]
 800dbbc:	2b05      	cmp	r3, #5
 800dbbe:	d00b      	beq.n	800dbd8 <RTC_DateUpdate+0x5c>
 800dbc0:	693b      	ldr	r3, [r7, #16]
 800dbc2:	2b07      	cmp	r3, #7
 800dbc4:	d008      	beq.n	800dbd8 <RTC_DateUpdate+0x5c>
 800dbc6:	693b      	ldr	r3, [r7, #16]
 800dbc8:	2b08      	cmp	r3, #8
 800dbca:	d005      	beq.n	800dbd8 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800dbcc:	693b      	ldr	r3, [r7, #16]
 800dbce:	2b0a      	cmp	r3, #10
 800dbd0:	d002      	beq.n	800dbd8 <RTC_DateUpdate+0x5c>
 800dbd2:	693b      	ldr	r3, [r7, #16]
 800dbd4:	2b0c      	cmp	r3, #12
 800dbd6:	d117      	bne.n	800dc08 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	2b1e      	cmp	r3, #30
 800dbdc:	d803      	bhi.n	800dbe6 <RTC_DateUpdate+0x6a>
      {
        day++;
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	3301      	adds	r3, #1
 800dbe2:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800dbe4:	e050      	b.n	800dc88 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800dbe6:	693b      	ldr	r3, [r7, #16]
 800dbe8:	2b0c      	cmp	r3, #12
 800dbea:	d005      	beq.n	800dbf8 <RTC_DateUpdate+0x7c>
        {
          month++;
 800dbec:	693b      	ldr	r3, [r7, #16]
 800dbee:	3301      	adds	r3, #1
 800dbf0:	613b      	str	r3, [r7, #16]
          day = 1U;
 800dbf2:	2301      	movs	r3, #1
 800dbf4:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800dbf6:	e047      	b.n	800dc88 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 800dbf8:	2301      	movs	r3, #1
 800dbfa:	613b      	str	r3, [r7, #16]
          day = 1U;
 800dbfc:	2301      	movs	r3, #1
 800dbfe:	60fb      	str	r3, [r7, #12]
          year++;
 800dc00:	697b      	ldr	r3, [r7, #20]
 800dc02:	3301      	adds	r3, #1
 800dc04:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800dc06:	e03f      	b.n	800dc88 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800dc08:	693b      	ldr	r3, [r7, #16]
 800dc0a:	2b04      	cmp	r3, #4
 800dc0c:	d008      	beq.n	800dc20 <RTC_DateUpdate+0xa4>
 800dc0e:	693b      	ldr	r3, [r7, #16]
 800dc10:	2b06      	cmp	r3, #6
 800dc12:	d005      	beq.n	800dc20 <RTC_DateUpdate+0xa4>
 800dc14:	693b      	ldr	r3, [r7, #16]
 800dc16:	2b09      	cmp	r3, #9
 800dc18:	d002      	beq.n	800dc20 <RTC_DateUpdate+0xa4>
 800dc1a:	693b      	ldr	r3, [r7, #16]
 800dc1c:	2b0b      	cmp	r3, #11
 800dc1e:	d10c      	bne.n	800dc3a <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	2b1d      	cmp	r3, #29
 800dc24:	d803      	bhi.n	800dc2e <RTC_DateUpdate+0xb2>
      {
        day++;
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	3301      	adds	r3, #1
 800dc2a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800dc2c:	e02c      	b.n	800dc88 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800dc2e:	693b      	ldr	r3, [r7, #16]
 800dc30:	3301      	adds	r3, #1
 800dc32:	613b      	str	r3, [r7, #16]
        day = 1U;
 800dc34:	2301      	movs	r3, #1
 800dc36:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800dc38:	e026      	b.n	800dc88 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800dc3a:	693b      	ldr	r3, [r7, #16]
 800dc3c:	2b02      	cmp	r3, #2
 800dc3e:	d123      	bne.n	800dc88 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	2b1b      	cmp	r3, #27
 800dc44:	d803      	bhi.n	800dc4e <RTC_DateUpdate+0xd2>
      {
        day++;
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	3301      	adds	r3, #1
 800dc4a:	60fb      	str	r3, [r7, #12]
 800dc4c:	e01c      	b.n	800dc88 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	2b1c      	cmp	r3, #28
 800dc52:	d111      	bne.n	800dc78 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800dc54:	697b      	ldr	r3, [r7, #20]
 800dc56:	b29b      	uxth	r3, r3
 800dc58:	4618      	mov	r0, r3
 800dc5a:	f000 f839 	bl	800dcd0 <RTC_IsLeapYear>
 800dc5e:	4603      	mov	r3, r0
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d003      	beq.n	800dc6c <RTC_DateUpdate+0xf0>
        {
          day++;
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	3301      	adds	r3, #1
 800dc68:	60fb      	str	r3, [r7, #12]
 800dc6a:	e00d      	b.n	800dc88 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800dc6c:	693b      	ldr	r3, [r7, #16]
 800dc6e:	3301      	adds	r3, #1
 800dc70:	613b      	str	r3, [r7, #16]
          day = 1U;
 800dc72:	2301      	movs	r3, #1
 800dc74:	60fb      	str	r3, [r7, #12]
 800dc76:	e007      	b.n	800dc88 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	2b1d      	cmp	r3, #29
 800dc7c:	d104      	bne.n	800dc88 <RTC_DateUpdate+0x10c>
      {
        month++;
 800dc7e:	693b      	ldr	r3, [r7, #16]
 800dc80:	3301      	adds	r3, #1
 800dc82:	613b      	str	r3, [r7, #16]
        day = 1U;
 800dc84:	2301      	movs	r3, #1
 800dc86:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800dc88:	68bb      	ldr	r3, [r7, #8]
 800dc8a:	3301      	adds	r3, #1
 800dc8c:	60bb      	str	r3, [r7, #8]
 800dc8e:	68ba      	ldr	r2, [r7, #8]
 800dc90:	683b      	ldr	r3, [r7, #0]
 800dc92:	429a      	cmp	r2, r3
 800dc94:	d38b      	bcc.n	800dbae <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800dc96:	697b      	ldr	r3, [r7, #20]
 800dc98:	b2da      	uxtb	r2, r3
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800dc9e:	693b      	ldr	r3, [r7, #16]
 800dca0:	b2da      	uxtb	r2, r3
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	b2da      	uxtb	r2, r3
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800dcae:	693b      	ldr	r3, [r7, #16]
 800dcb0:	b2db      	uxtb	r3, r3
 800dcb2:	68fa      	ldr	r2, [r7, #12]
 800dcb4:	b2d2      	uxtb	r2, r2
 800dcb6:	4619      	mov	r1, r3
 800dcb8:	6978      	ldr	r0, [r7, #20]
 800dcba:	f000 f83b 	bl	800dd34 <RTC_WeekDayNum>
 800dcbe:	4603      	mov	r3, r0
 800dcc0:	461a      	mov	r2, r3
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	731a      	strb	r2, [r3, #12]
}
 800dcc6:	bf00      	nop
 800dcc8:	3718      	adds	r7, #24
 800dcca:	46bd      	mov	sp, r7
 800dccc:	bd80      	pop	{r7, pc}
	...

0800dcd0 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 800dcd0:	b480      	push	{r7}
 800dcd2:	b083      	sub	sp, #12
 800dcd4:	af00      	add	r7, sp, #0
 800dcd6:	4603      	mov	r3, r0
 800dcd8:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800dcda:	88fb      	ldrh	r3, [r7, #6]
 800dcdc:	f003 0303 	and.w	r3, r3, #3
 800dce0:	b29b      	uxth	r3, r3
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d001      	beq.n	800dcea <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800dce6:	2300      	movs	r3, #0
 800dce8:	e01d      	b.n	800dd26 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800dcea:	88fb      	ldrh	r3, [r7, #6]
 800dcec:	4a10      	ldr	r2, [pc, #64]	@ (800dd30 <RTC_IsLeapYear+0x60>)
 800dcee:	fba2 1203 	umull	r1, r2, r2, r3
 800dcf2:	0952      	lsrs	r2, r2, #5
 800dcf4:	2164      	movs	r1, #100	@ 0x64
 800dcf6:	fb01 f202 	mul.w	r2, r1, r2
 800dcfa:	1a9b      	subs	r3, r3, r2
 800dcfc:	b29b      	uxth	r3, r3
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d001      	beq.n	800dd06 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800dd02:	2301      	movs	r3, #1
 800dd04:	e00f      	b.n	800dd26 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800dd06:	88fb      	ldrh	r3, [r7, #6]
 800dd08:	4a09      	ldr	r2, [pc, #36]	@ (800dd30 <RTC_IsLeapYear+0x60>)
 800dd0a:	fba2 1203 	umull	r1, r2, r2, r3
 800dd0e:	09d2      	lsrs	r2, r2, #7
 800dd10:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800dd14:	fb01 f202 	mul.w	r2, r1, r2
 800dd18:	1a9b      	subs	r3, r3, r2
 800dd1a:	b29b      	uxth	r3, r3
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d101      	bne.n	800dd24 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 800dd20:	2301      	movs	r3, #1
 800dd22:	e000      	b.n	800dd26 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 800dd24:	2300      	movs	r3, #0
  }
}
 800dd26:	4618      	mov	r0, r3
 800dd28:	370c      	adds	r7, #12
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	bc80      	pop	{r7}
 800dd2e:	4770      	bx	lr
 800dd30:	51eb851f 	.word	0x51eb851f

0800dd34 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800dd34:	b480      	push	{r7}
 800dd36:	b085      	sub	sp, #20
 800dd38:	af00      	add	r7, sp, #0
 800dd3a:	6078      	str	r0, [r7, #4]
 800dd3c:	460b      	mov	r3, r1
 800dd3e:	70fb      	strb	r3, [r7, #3]
 800dd40:	4613      	mov	r3, r2
 800dd42:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800dd44:	2300      	movs	r3, #0
 800dd46:	60bb      	str	r3, [r7, #8]
 800dd48:	2300      	movs	r3, #0
 800dd4a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800dd52:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800dd54:	78fb      	ldrb	r3, [r7, #3]
 800dd56:	2b02      	cmp	r3, #2
 800dd58:	d82d      	bhi.n	800ddb6 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800dd5a:	78fa      	ldrb	r2, [r7, #3]
 800dd5c:	4613      	mov	r3, r2
 800dd5e:	005b      	lsls	r3, r3, #1
 800dd60:	4413      	add	r3, r2
 800dd62:	00db      	lsls	r3, r3, #3
 800dd64:	1a9b      	subs	r3, r3, r2
 800dd66:	4a2c      	ldr	r2, [pc, #176]	@ (800de18 <RTC_WeekDayNum+0xe4>)
 800dd68:	fba2 2303 	umull	r2, r3, r2, r3
 800dd6c:	085a      	lsrs	r2, r3, #1
 800dd6e:	78bb      	ldrb	r3, [r7, #2]
 800dd70:	441a      	add	r2, r3
 800dd72:	68bb      	ldr	r3, [r7, #8]
 800dd74:	441a      	add	r2, r3
 800dd76:	68bb      	ldr	r3, [r7, #8]
 800dd78:	3b01      	subs	r3, #1
 800dd7a:	089b      	lsrs	r3, r3, #2
 800dd7c:	441a      	add	r2, r3
 800dd7e:	68bb      	ldr	r3, [r7, #8]
 800dd80:	3b01      	subs	r3, #1
 800dd82:	4926      	ldr	r1, [pc, #152]	@ (800de1c <RTC_WeekDayNum+0xe8>)
 800dd84:	fba1 1303 	umull	r1, r3, r1, r3
 800dd88:	095b      	lsrs	r3, r3, #5
 800dd8a:	1ad2      	subs	r2, r2, r3
 800dd8c:	68bb      	ldr	r3, [r7, #8]
 800dd8e:	3b01      	subs	r3, #1
 800dd90:	4922      	ldr	r1, [pc, #136]	@ (800de1c <RTC_WeekDayNum+0xe8>)
 800dd92:	fba1 1303 	umull	r1, r3, r1, r3
 800dd96:	09db      	lsrs	r3, r3, #7
 800dd98:	4413      	add	r3, r2
 800dd9a:	1d1a      	adds	r2, r3, #4
 800dd9c:	4b20      	ldr	r3, [pc, #128]	@ (800de20 <RTC_WeekDayNum+0xec>)
 800dd9e:	fba3 1302 	umull	r1, r3, r3, r2
 800dda2:	1ad1      	subs	r1, r2, r3
 800dda4:	0849      	lsrs	r1, r1, #1
 800dda6:	440b      	add	r3, r1
 800dda8:	0899      	lsrs	r1, r3, #2
 800ddaa:	460b      	mov	r3, r1
 800ddac:	00db      	lsls	r3, r3, #3
 800ddae:	1a5b      	subs	r3, r3, r1
 800ddb0:	1ad3      	subs	r3, r2, r3
 800ddb2:	60fb      	str	r3, [r7, #12]
 800ddb4:	e029      	b.n	800de0a <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800ddb6:	78fa      	ldrb	r2, [r7, #3]
 800ddb8:	4613      	mov	r3, r2
 800ddba:	005b      	lsls	r3, r3, #1
 800ddbc:	4413      	add	r3, r2
 800ddbe:	00db      	lsls	r3, r3, #3
 800ddc0:	1a9b      	subs	r3, r3, r2
 800ddc2:	4a15      	ldr	r2, [pc, #84]	@ (800de18 <RTC_WeekDayNum+0xe4>)
 800ddc4:	fba2 2303 	umull	r2, r3, r2, r3
 800ddc8:	085a      	lsrs	r2, r3, #1
 800ddca:	78bb      	ldrb	r3, [r7, #2]
 800ddcc:	441a      	add	r2, r3
 800ddce:	68bb      	ldr	r3, [r7, #8]
 800ddd0:	441a      	add	r2, r3
 800ddd2:	68bb      	ldr	r3, [r7, #8]
 800ddd4:	089b      	lsrs	r3, r3, #2
 800ddd6:	441a      	add	r2, r3
 800ddd8:	68bb      	ldr	r3, [r7, #8]
 800ddda:	4910      	ldr	r1, [pc, #64]	@ (800de1c <RTC_WeekDayNum+0xe8>)
 800dddc:	fba1 1303 	umull	r1, r3, r1, r3
 800dde0:	095b      	lsrs	r3, r3, #5
 800dde2:	1ad2      	subs	r2, r2, r3
 800dde4:	68bb      	ldr	r3, [r7, #8]
 800dde6:	490d      	ldr	r1, [pc, #52]	@ (800de1c <RTC_WeekDayNum+0xe8>)
 800dde8:	fba1 1303 	umull	r1, r3, r1, r3
 800ddec:	09db      	lsrs	r3, r3, #7
 800ddee:	4413      	add	r3, r2
 800ddf0:	1c9a      	adds	r2, r3, #2
 800ddf2:	4b0b      	ldr	r3, [pc, #44]	@ (800de20 <RTC_WeekDayNum+0xec>)
 800ddf4:	fba3 1302 	umull	r1, r3, r3, r2
 800ddf8:	1ad1      	subs	r1, r2, r3
 800ddfa:	0849      	lsrs	r1, r1, #1
 800ddfc:	440b      	add	r3, r1
 800ddfe:	0899      	lsrs	r1, r3, #2
 800de00:	460b      	mov	r3, r1
 800de02:	00db      	lsls	r3, r3, #3
 800de04:	1a5b      	subs	r3, r3, r1
 800de06:	1ad3      	subs	r3, r2, r3
 800de08:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	b2db      	uxtb	r3, r3
}
 800de0e:	4618      	mov	r0, r3
 800de10:	3714      	adds	r7, #20
 800de12:	46bd      	mov	sp, r7
 800de14:	bc80      	pop	{r7}
 800de16:	4770      	bx	lr
 800de18:	38e38e39 	.word	0x38e38e39
 800de1c:	51eb851f 	.word	0x51eb851f
 800de20:	24924925 	.word	0x24924925

0800de24 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800de24:	b480      	push	{r7}
 800de26:	b087      	sub	sp, #28
 800de28:	af00      	add	r7, sp, #0
 800de2a:	60f8      	str	r0, [r7, #12]
 800de2c:	60b9      	str	r1, [r7, #8]
 800de2e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800de30:	2300      	movs	r3, #0
 800de32:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 800de34:	4b07      	ldr	r3, [pc, #28]	@ (800de54 <HAL_RTCEx_BKUPWrite+0x30>)
 800de36:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	009b      	lsls	r3, r3, #2
 800de3c:	697a      	ldr	r2, [r7, #20]
 800de3e:	4413      	add	r3, r2
 800de40:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 800de42:	697b      	ldr	r3, [r7, #20]
 800de44:	687a      	ldr	r2, [r7, #4]
 800de46:	b292      	uxth	r2, r2
 800de48:	601a      	str	r2, [r3, #0]
}
 800de4a:	bf00      	nop
 800de4c:	371c      	adds	r7, #28
 800de4e:	46bd      	mov	sp, r7
 800de50:	bc80      	pop	{r7}
 800de52:	4770      	bx	lr
 800de54:	40006c00 	.word	0x40006c00

0800de58 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800de58:	b480      	push	{r7}
 800de5a:	b085      	sub	sp, #20
 800de5c:	af00      	add	r7, sp, #0
 800de5e:	6078      	str	r0, [r7, #4]
 800de60:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 800de62:	2300      	movs	r3, #0
 800de64:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 800de66:	2300      	movs	r3, #0
 800de68:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 800de6a:	4b08      	ldr	r3, [pc, #32]	@ (800de8c <HAL_RTCEx_BKUPRead+0x34>)
 800de6c:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 800de6e:	683b      	ldr	r3, [r7, #0]
 800de70:	009b      	lsls	r3, r3, #2
 800de72:	68fa      	ldr	r2, [r7, #12]
 800de74:	4413      	add	r3, r2
 800de76:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	b29b      	uxth	r3, r3
 800de7e:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 800de80:	68bb      	ldr	r3, [r7, #8]
}
 800de82:	4618      	mov	r0, r3
 800de84:	3714      	adds	r7, #20
 800de86:	46bd      	mov	sp, r7
 800de88:	bc80      	pop	{r7}
 800de8a:	4770      	bx	lr
 800de8c:	40006c00 	.word	0x40006c00

0800de90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b082      	sub	sp, #8
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d101      	bne.n	800dea2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800de9e:	2301      	movs	r3, #1
 800dea0:	e041      	b.n	800df26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dea8:	b2db      	uxtb	r3, r3
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d106      	bne.n	800debc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	2200      	movs	r2, #0
 800deb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800deb6:	6878      	ldr	r0, [r7, #4]
 800deb8:	f7fc fd5e 	bl	800a978 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	2202      	movs	r2, #2
 800dec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681a      	ldr	r2, [r3, #0]
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	3304      	adds	r3, #4
 800decc:	4619      	mov	r1, r3
 800dece:	4610      	mov	r0, r2
 800ded0:	f000 fc10 	bl	800e6f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	2201      	movs	r2, #1
 800ded8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	2201      	movs	r2, #1
 800dee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	2201      	movs	r2, #1
 800dee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	2201      	movs	r2, #1
 800def0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	2201      	movs	r2, #1
 800def8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	2201      	movs	r2, #1
 800df00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	2201      	movs	r2, #1
 800df08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	2201      	movs	r2, #1
 800df10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	2201      	movs	r2, #1
 800df18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	2201      	movs	r2, #1
 800df20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800df24:	2300      	movs	r3, #0
}
 800df26:	4618      	mov	r0, r3
 800df28:	3708      	adds	r7, #8
 800df2a:	46bd      	mov	sp, r7
 800df2c:	bd80      	pop	{r7, pc}
	...

0800df30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800df30:	b480      	push	{r7}
 800df32:	b085      	sub	sp, #20
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800df3e:	b2db      	uxtb	r3, r3
 800df40:	2b01      	cmp	r3, #1
 800df42:	d001      	beq.n	800df48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800df44:	2301      	movs	r3, #1
 800df46:	e03a      	b.n	800dfbe <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	2202      	movs	r2, #2
 800df4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	68da      	ldr	r2, [r3, #12]
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	f042 0201 	orr.w	r2, r2, #1
 800df5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	4a18      	ldr	r2, [pc, #96]	@ (800dfc8 <HAL_TIM_Base_Start_IT+0x98>)
 800df66:	4293      	cmp	r3, r2
 800df68:	d00e      	beq.n	800df88 <HAL_TIM_Base_Start_IT+0x58>
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df72:	d009      	beq.n	800df88 <HAL_TIM_Base_Start_IT+0x58>
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	4a14      	ldr	r2, [pc, #80]	@ (800dfcc <HAL_TIM_Base_Start_IT+0x9c>)
 800df7a:	4293      	cmp	r3, r2
 800df7c:	d004      	beq.n	800df88 <HAL_TIM_Base_Start_IT+0x58>
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	4a13      	ldr	r2, [pc, #76]	@ (800dfd0 <HAL_TIM_Base_Start_IT+0xa0>)
 800df84:	4293      	cmp	r3, r2
 800df86:	d111      	bne.n	800dfac <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	689b      	ldr	r3, [r3, #8]
 800df8e:	f003 0307 	and.w	r3, r3, #7
 800df92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	2b06      	cmp	r3, #6
 800df98:	d010      	beq.n	800dfbc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	681a      	ldr	r2, [r3, #0]
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	f042 0201 	orr.w	r2, r2, #1
 800dfa8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dfaa:	e007      	b.n	800dfbc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	681a      	ldr	r2, [r3, #0]
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	f042 0201 	orr.w	r2, r2, #1
 800dfba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800dfbc:	2300      	movs	r3, #0
}
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	3714      	adds	r7, #20
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	bc80      	pop	{r7}
 800dfc6:	4770      	bx	lr
 800dfc8:	40012c00 	.word	0x40012c00
 800dfcc:	40000400 	.word	0x40000400
 800dfd0:	40000800 	.word	0x40000800

0800dfd4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800dfd4:	b580      	push	{r7, lr}
 800dfd6:	b082      	sub	sp, #8
 800dfd8:	af00      	add	r7, sp, #0
 800dfda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d101      	bne.n	800dfe6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800dfe2:	2301      	movs	r3, #1
 800dfe4:	e041      	b.n	800e06a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dfec:	b2db      	uxtb	r3, r3
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d106      	bne.n	800e000 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	2200      	movs	r2, #0
 800dff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800dffa:	6878      	ldr	r0, [r7, #4]
 800dffc:	f7fc fc9e 	bl	800a93c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	2202      	movs	r2, #2
 800e004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	681a      	ldr	r2, [r3, #0]
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	3304      	adds	r3, #4
 800e010:	4619      	mov	r1, r3
 800e012:	4610      	mov	r0, r2
 800e014:	f000 fb6e 	bl	800e6f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	2201      	movs	r2, #1
 800e01c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	2201      	movs	r2, #1
 800e024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	2201      	movs	r2, #1
 800e02c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	2201      	movs	r2, #1
 800e034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	2201      	movs	r2, #1
 800e03c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	2201      	movs	r2, #1
 800e044:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	2201      	movs	r2, #1
 800e04c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	2201      	movs	r2, #1
 800e054:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	2201      	movs	r2, #1
 800e05c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	2201      	movs	r2, #1
 800e064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e068:	2300      	movs	r3, #0
}
 800e06a:	4618      	mov	r0, r3
 800e06c:	3708      	adds	r7, #8
 800e06e:	46bd      	mov	sp, r7
 800e070:	bd80      	pop	{r7, pc}
	...

0800e074 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b084      	sub	sp, #16
 800e078:	af00      	add	r7, sp, #0
 800e07a:	6078      	str	r0, [r7, #4]
 800e07c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e07e:	683b      	ldr	r3, [r7, #0]
 800e080:	2b00      	cmp	r3, #0
 800e082:	d109      	bne.n	800e098 <HAL_TIM_PWM_Start+0x24>
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e08a:	b2db      	uxtb	r3, r3
 800e08c:	2b01      	cmp	r3, #1
 800e08e:	bf14      	ite	ne
 800e090:	2301      	movne	r3, #1
 800e092:	2300      	moveq	r3, #0
 800e094:	b2db      	uxtb	r3, r3
 800e096:	e022      	b.n	800e0de <HAL_TIM_PWM_Start+0x6a>
 800e098:	683b      	ldr	r3, [r7, #0]
 800e09a:	2b04      	cmp	r3, #4
 800e09c:	d109      	bne.n	800e0b2 <HAL_TIM_PWM_Start+0x3e>
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e0a4:	b2db      	uxtb	r3, r3
 800e0a6:	2b01      	cmp	r3, #1
 800e0a8:	bf14      	ite	ne
 800e0aa:	2301      	movne	r3, #1
 800e0ac:	2300      	moveq	r3, #0
 800e0ae:	b2db      	uxtb	r3, r3
 800e0b0:	e015      	b.n	800e0de <HAL_TIM_PWM_Start+0x6a>
 800e0b2:	683b      	ldr	r3, [r7, #0]
 800e0b4:	2b08      	cmp	r3, #8
 800e0b6:	d109      	bne.n	800e0cc <HAL_TIM_PWM_Start+0x58>
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e0be:	b2db      	uxtb	r3, r3
 800e0c0:	2b01      	cmp	r3, #1
 800e0c2:	bf14      	ite	ne
 800e0c4:	2301      	movne	r3, #1
 800e0c6:	2300      	moveq	r3, #0
 800e0c8:	b2db      	uxtb	r3, r3
 800e0ca:	e008      	b.n	800e0de <HAL_TIM_PWM_Start+0x6a>
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e0d2:	b2db      	uxtb	r3, r3
 800e0d4:	2b01      	cmp	r3, #1
 800e0d6:	bf14      	ite	ne
 800e0d8:	2301      	movne	r3, #1
 800e0da:	2300      	moveq	r3, #0
 800e0dc:	b2db      	uxtb	r3, r3
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d001      	beq.n	800e0e6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800e0e2:	2301      	movs	r3, #1
 800e0e4:	e05e      	b.n	800e1a4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e0e6:	683b      	ldr	r3, [r7, #0]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d104      	bne.n	800e0f6 <HAL_TIM_PWM_Start+0x82>
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	2202      	movs	r2, #2
 800e0f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e0f4:	e013      	b.n	800e11e <HAL_TIM_PWM_Start+0xaa>
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	2b04      	cmp	r3, #4
 800e0fa:	d104      	bne.n	800e106 <HAL_TIM_PWM_Start+0x92>
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	2202      	movs	r2, #2
 800e100:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e104:	e00b      	b.n	800e11e <HAL_TIM_PWM_Start+0xaa>
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	2b08      	cmp	r3, #8
 800e10a:	d104      	bne.n	800e116 <HAL_TIM_PWM_Start+0xa2>
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	2202      	movs	r2, #2
 800e110:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e114:	e003      	b.n	800e11e <HAL_TIM_PWM_Start+0xaa>
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	2202      	movs	r2, #2
 800e11a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	2201      	movs	r2, #1
 800e124:	6839      	ldr	r1, [r7, #0]
 800e126:	4618      	mov	r0, r3
 800e128:	f000 fd70 	bl	800ec0c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	4a1e      	ldr	r2, [pc, #120]	@ (800e1ac <HAL_TIM_PWM_Start+0x138>)
 800e132:	4293      	cmp	r3, r2
 800e134:	d107      	bne.n	800e146 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e144:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	4a18      	ldr	r2, [pc, #96]	@ (800e1ac <HAL_TIM_PWM_Start+0x138>)
 800e14c:	4293      	cmp	r3, r2
 800e14e:	d00e      	beq.n	800e16e <HAL_TIM_PWM_Start+0xfa>
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e158:	d009      	beq.n	800e16e <HAL_TIM_PWM_Start+0xfa>
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	4a14      	ldr	r2, [pc, #80]	@ (800e1b0 <HAL_TIM_PWM_Start+0x13c>)
 800e160:	4293      	cmp	r3, r2
 800e162:	d004      	beq.n	800e16e <HAL_TIM_PWM_Start+0xfa>
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	4a12      	ldr	r2, [pc, #72]	@ (800e1b4 <HAL_TIM_PWM_Start+0x140>)
 800e16a:	4293      	cmp	r3, r2
 800e16c:	d111      	bne.n	800e192 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	689b      	ldr	r3, [r3, #8]
 800e174:	f003 0307 	and.w	r3, r3, #7
 800e178:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	2b06      	cmp	r3, #6
 800e17e:	d010      	beq.n	800e1a2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	681a      	ldr	r2, [r3, #0]
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	f042 0201 	orr.w	r2, r2, #1
 800e18e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e190:	e007      	b.n	800e1a2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	681a      	ldr	r2, [r3, #0]
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	f042 0201 	orr.w	r2, r2, #1
 800e1a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e1a2:	2300      	movs	r3, #0
}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	3710      	adds	r7, #16
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	bd80      	pop	{r7, pc}
 800e1ac:	40012c00 	.word	0x40012c00
 800e1b0:	40000400 	.word	0x40000400
 800e1b4:	40000800 	.word	0x40000800

0800e1b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e1b8:	b580      	push	{r7, lr}
 800e1ba:	b084      	sub	sp, #16
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	68db      	ldr	r3, [r3, #12]
 800e1c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	691b      	ldr	r3, [r3, #16]
 800e1ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e1d0:	68bb      	ldr	r3, [r7, #8]
 800e1d2:	f003 0302 	and.w	r3, r3, #2
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d020      	beq.n	800e21c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	f003 0302 	and.w	r3, r3, #2
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d01b      	beq.n	800e21c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	f06f 0202 	mvn.w	r2, #2
 800e1ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	2201      	movs	r2, #1
 800e1f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	699b      	ldr	r3, [r3, #24]
 800e1fa:	f003 0303 	and.w	r3, r3, #3
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d003      	beq.n	800e20a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e202:	6878      	ldr	r0, [r7, #4]
 800e204:	f000 fa5a 	bl	800e6bc <HAL_TIM_IC_CaptureCallback>
 800e208:	e005      	b.n	800e216 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e20a:	6878      	ldr	r0, [r7, #4]
 800e20c:	f000 fa4d 	bl	800e6aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e210:	6878      	ldr	r0, [r7, #4]
 800e212:	f000 fa5c 	bl	800e6ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	2200      	movs	r2, #0
 800e21a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e21c:	68bb      	ldr	r3, [r7, #8]
 800e21e:	f003 0304 	and.w	r3, r3, #4
 800e222:	2b00      	cmp	r3, #0
 800e224:	d020      	beq.n	800e268 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	f003 0304 	and.w	r3, r3, #4
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d01b      	beq.n	800e268 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	f06f 0204 	mvn.w	r2, #4
 800e238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	2202      	movs	r2, #2
 800e23e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	699b      	ldr	r3, [r3, #24]
 800e246:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d003      	beq.n	800e256 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e24e:	6878      	ldr	r0, [r7, #4]
 800e250:	f000 fa34 	bl	800e6bc <HAL_TIM_IC_CaptureCallback>
 800e254:	e005      	b.n	800e262 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e256:	6878      	ldr	r0, [r7, #4]
 800e258:	f000 fa27 	bl	800e6aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e25c:	6878      	ldr	r0, [r7, #4]
 800e25e:	f000 fa36 	bl	800e6ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	2200      	movs	r2, #0
 800e266:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e268:	68bb      	ldr	r3, [r7, #8]
 800e26a:	f003 0308 	and.w	r3, r3, #8
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d020      	beq.n	800e2b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	f003 0308 	and.w	r3, r3, #8
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d01b      	beq.n	800e2b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	f06f 0208 	mvn.w	r2, #8
 800e284:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	2204      	movs	r2, #4
 800e28a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	69db      	ldr	r3, [r3, #28]
 800e292:	f003 0303 	and.w	r3, r3, #3
 800e296:	2b00      	cmp	r3, #0
 800e298:	d003      	beq.n	800e2a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e29a:	6878      	ldr	r0, [r7, #4]
 800e29c:	f000 fa0e 	bl	800e6bc <HAL_TIM_IC_CaptureCallback>
 800e2a0:	e005      	b.n	800e2ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e2a2:	6878      	ldr	r0, [r7, #4]
 800e2a4:	f000 fa01 	bl	800e6aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e2a8:	6878      	ldr	r0, [r7, #4]
 800e2aa:	f000 fa10 	bl	800e6ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	2200      	movs	r2, #0
 800e2b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e2b4:	68bb      	ldr	r3, [r7, #8]
 800e2b6:	f003 0310 	and.w	r3, r3, #16
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d020      	beq.n	800e300 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	f003 0310 	and.w	r3, r3, #16
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d01b      	beq.n	800e300 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	f06f 0210 	mvn.w	r2, #16
 800e2d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	2208      	movs	r2, #8
 800e2d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	69db      	ldr	r3, [r3, #28]
 800e2de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d003      	beq.n	800e2ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e2e6:	6878      	ldr	r0, [r7, #4]
 800e2e8:	f000 f9e8 	bl	800e6bc <HAL_TIM_IC_CaptureCallback>
 800e2ec:	e005      	b.n	800e2fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	f000 f9db 	bl	800e6aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e2f4:	6878      	ldr	r0, [r7, #4]
 800e2f6:	f000 f9ea 	bl	800e6ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	2200      	movs	r2, #0
 800e2fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e300:	68bb      	ldr	r3, [r7, #8]
 800e302:	f003 0301 	and.w	r3, r3, #1
 800e306:	2b00      	cmp	r3, #0
 800e308:	d00c      	beq.n	800e324 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	f003 0301 	and.w	r3, r3, #1
 800e310:	2b00      	cmp	r3, #0
 800e312:	d007      	beq.n	800e324 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	f06f 0201 	mvn.w	r2, #1
 800e31c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e31e:	6878      	ldr	r0, [r7, #4]
 800e320:	f7fc f8c6 	bl	800a4b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800e324:	68bb      	ldr	r3, [r7, #8]
 800e326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d00c      	beq.n	800e348 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e334:	2b00      	cmp	r3, #0
 800e336:	d007      	beq.n	800e348 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800e340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e342:	6878      	ldr	r0, [r7, #4]
 800e344:	f000 fd3e 	bl	800edc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e348:	68bb      	ldr	r3, [r7, #8]
 800e34a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d00c      	beq.n	800e36c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d007      	beq.n	800e36c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e366:	6878      	ldr	r0, [r7, #4]
 800e368:	f000 f9ba 	bl	800e6e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e36c:	68bb      	ldr	r3, [r7, #8]
 800e36e:	f003 0320 	and.w	r3, r3, #32
 800e372:	2b00      	cmp	r3, #0
 800e374:	d00c      	beq.n	800e390 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	f003 0320 	and.w	r3, r3, #32
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d007      	beq.n	800e390 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	f06f 0220 	mvn.w	r2, #32
 800e388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e38a:	6878      	ldr	r0, [r7, #4]
 800e38c:	f000 fd11 	bl	800edb2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e390:	bf00      	nop
 800e392:	3710      	adds	r7, #16
 800e394:	46bd      	mov	sp, r7
 800e396:	bd80      	pop	{r7, pc}

0800e398 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b086      	sub	sp, #24
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	60f8      	str	r0, [r7, #12]
 800e3a0:	60b9      	str	r1, [r7, #8]
 800e3a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e3a4:	2300      	movs	r3, #0
 800e3a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e3ae:	2b01      	cmp	r3, #1
 800e3b0:	d101      	bne.n	800e3b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e3b2:	2302      	movs	r3, #2
 800e3b4:	e0ae      	b.n	800e514 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	2201      	movs	r2, #1
 800e3ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	2b0c      	cmp	r3, #12
 800e3c2:	f200 809f 	bhi.w	800e504 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800e3c6:	a201      	add	r2, pc, #4	@ (adr r2, 800e3cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e3c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3cc:	0800e401 	.word	0x0800e401
 800e3d0:	0800e505 	.word	0x0800e505
 800e3d4:	0800e505 	.word	0x0800e505
 800e3d8:	0800e505 	.word	0x0800e505
 800e3dc:	0800e441 	.word	0x0800e441
 800e3e0:	0800e505 	.word	0x0800e505
 800e3e4:	0800e505 	.word	0x0800e505
 800e3e8:	0800e505 	.word	0x0800e505
 800e3ec:	0800e483 	.word	0x0800e483
 800e3f0:	0800e505 	.word	0x0800e505
 800e3f4:	0800e505 	.word	0x0800e505
 800e3f8:	0800e505 	.word	0x0800e505
 800e3fc:	0800e4c3 	.word	0x0800e4c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	68b9      	ldr	r1, [r7, #8]
 800e406:	4618      	mov	r0, r3
 800e408:	f000 f9e2 	bl	800e7d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	699a      	ldr	r2, [r3, #24]
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	f042 0208 	orr.w	r2, r2, #8
 800e41a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	699a      	ldr	r2, [r3, #24]
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	f022 0204 	bic.w	r2, r2, #4
 800e42a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	6999      	ldr	r1, [r3, #24]
 800e432:	68bb      	ldr	r3, [r7, #8]
 800e434:	691a      	ldr	r2, [r3, #16]
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	430a      	orrs	r2, r1
 800e43c:	619a      	str	r2, [r3, #24]
      break;
 800e43e:	e064      	b.n	800e50a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	68b9      	ldr	r1, [r7, #8]
 800e446:	4618      	mov	r0, r3
 800e448:	f000 fa28 	bl	800e89c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	699a      	ldr	r2, [r3, #24]
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e45a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	699a      	ldr	r2, [r3, #24]
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e46a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	6999      	ldr	r1, [r3, #24]
 800e472:	68bb      	ldr	r3, [r7, #8]
 800e474:	691b      	ldr	r3, [r3, #16]
 800e476:	021a      	lsls	r2, r3, #8
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	430a      	orrs	r2, r1
 800e47e:	619a      	str	r2, [r3, #24]
      break;
 800e480:	e043      	b.n	800e50a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	68b9      	ldr	r1, [r7, #8]
 800e488:	4618      	mov	r0, r3
 800e48a:	f000 fa71 	bl	800e970 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	69da      	ldr	r2, [r3, #28]
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	f042 0208 	orr.w	r2, r2, #8
 800e49c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	69da      	ldr	r2, [r3, #28]
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	f022 0204 	bic.w	r2, r2, #4
 800e4ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	69d9      	ldr	r1, [r3, #28]
 800e4b4:	68bb      	ldr	r3, [r7, #8]
 800e4b6:	691a      	ldr	r2, [r3, #16]
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	430a      	orrs	r2, r1
 800e4be:	61da      	str	r2, [r3, #28]
      break;
 800e4c0:	e023      	b.n	800e50a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	68b9      	ldr	r1, [r7, #8]
 800e4c8:	4618      	mov	r0, r3
 800e4ca:	f000 fabb 	bl	800ea44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	69da      	ldr	r2, [r3, #28]
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e4dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	69da      	ldr	r2, [r3, #28]
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e4ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	69d9      	ldr	r1, [r3, #28]
 800e4f4:	68bb      	ldr	r3, [r7, #8]
 800e4f6:	691b      	ldr	r3, [r3, #16]
 800e4f8:	021a      	lsls	r2, r3, #8
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	430a      	orrs	r2, r1
 800e500:	61da      	str	r2, [r3, #28]
      break;
 800e502:	e002      	b.n	800e50a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800e504:	2301      	movs	r3, #1
 800e506:	75fb      	strb	r3, [r7, #23]
      break;
 800e508:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	2200      	movs	r2, #0
 800e50e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e512:	7dfb      	ldrb	r3, [r7, #23]
}
 800e514:	4618      	mov	r0, r3
 800e516:	3718      	adds	r7, #24
 800e518:	46bd      	mov	sp, r7
 800e51a:	bd80      	pop	{r7, pc}

0800e51c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b084      	sub	sp, #16
 800e520:	af00      	add	r7, sp, #0
 800e522:	6078      	str	r0, [r7, #4]
 800e524:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e526:	2300      	movs	r3, #0
 800e528:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e530:	2b01      	cmp	r3, #1
 800e532:	d101      	bne.n	800e538 <HAL_TIM_ConfigClockSource+0x1c>
 800e534:	2302      	movs	r3, #2
 800e536:	e0b4      	b.n	800e6a2 <HAL_TIM_ConfigClockSource+0x186>
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	2201      	movs	r2, #1
 800e53c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	2202      	movs	r2, #2
 800e544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	689b      	ldr	r3, [r3, #8]
 800e54e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e550:	68bb      	ldr	r3, [r7, #8]
 800e552:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800e556:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e558:	68bb      	ldr	r3, [r7, #8]
 800e55a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e55e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	68ba      	ldr	r2, [r7, #8]
 800e566:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e568:	683b      	ldr	r3, [r7, #0]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e570:	d03e      	beq.n	800e5f0 <HAL_TIM_ConfigClockSource+0xd4>
 800e572:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e576:	f200 8087 	bhi.w	800e688 <HAL_TIM_ConfigClockSource+0x16c>
 800e57a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e57e:	f000 8086 	beq.w	800e68e <HAL_TIM_ConfigClockSource+0x172>
 800e582:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e586:	d87f      	bhi.n	800e688 <HAL_TIM_ConfigClockSource+0x16c>
 800e588:	2b70      	cmp	r3, #112	@ 0x70
 800e58a:	d01a      	beq.n	800e5c2 <HAL_TIM_ConfigClockSource+0xa6>
 800e58c:	2b70      	cmp	r3, #112	@ 0x70
 800e58e:	d87b      	bhi.n	800e688 <HAL_TIM_ConfigClockSource+0x16c>
 800e590:	2b60      	cmp	r3, #96	@ 0x60
 800e592:	d050      	beq.n	800e636 <HAL_TIM_ConfigClockSource+0x11a>
 800e594:	2b60      	cmp	r3, #96	@ 0x60
 800e596:	d877      	bhi.n	800e688 <HAL_TIM_ConfigClockSource+0x16c>
 800e598:	2b50      	cmp	r3, #80	@ 0x50
 800e59a:	d03c      	beq.n	800e616 <HAL_TIM_ConfigClockSource+0xfa>
 800e59c:	2b50      	cmp	r3, #80	@ 0x50
 800e59e:	d873      	bhi.n	800e688 <HAL_TIM_ConfigClockSource+0x16c>
 800e5a0:	2b40      	cmp	r3, #64	@ 0x40
 800e5a2:	d058      	beq.n	800e656 <HAL_TIM_ConfigClockSource+0x13a>
 800e5a4:	2b40      	cmp	r3, #64	@ 0x40
 800e5a6:	d86f      	bhi.n	800e688 <HAL_TIM_ConfigClockSource+0x16c>
 800e5a8:	2b30      	cmp	r3, #48	@ 0x30
 800e5aa:	d064      	beq.n	800e676 <HAL_TIM_ConfigClockSource+0x15a>
 800e5ac:	2b30      	cmp	r3, #48	@ 0x30
 800e5ae:	d86b      	bhi.n	800e688 <HAL_TIM_ConfigClockSource+0x16c>
 800e5b0:	2b20      	cmp	r3, #32
 800e5b2:	d060      	beq.n	800e676 <HAL_TIM_ConfigClockSource+0x15a>
 800e5b4:	2b20      	cmp	r3, #32
 800e5b6:	d867      	bhi.n	800e688 <HAL_TIM_ConfigClockSource+0x16c>
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d05c      	beq.n	800e676 <HAL_TIM_ConfigClockSource+0x15a>
 800e5bc:	2b10      	cmp	r3, #16
 800e5be:	d05a      	beq.n	800e676 <HAL_TIM_ConfigClockSource+0x15a>
 800e5c0:	e062      	b.n	800e688 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e5ca:	683b      	ldr	r3, [r7, #0]
 800e5cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e5ce:	683b      	ldr	r3, [r7, #0]
 800e5d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e5d2:	f000 fafc 	bl	800ebce <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	689b      	ldr	r3, [r3, #8]
 800e5dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e5de:	68bb      	ldr	r3, [r7, #8]
 800e5e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e5e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	68ba      	ldr	r2, [r7, #8]
 800e5ec:	609a      	str	r2, [r3, #8]
      break;
 800e5ee:	e04f      	b.n	800e690 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e5f4:	683b      	ldr	r3, [r7, #0]
 800e5f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e5f8:	683b      	ldr	r3, [r7, #0]
 800e5fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e5fc:	683b      	ldr	r3, [r7, #0]
 800e5fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e600:	f000 fae5 	bl	800ebce <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	689a      	ldr	r2, [r3, #8]
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e612:	609a      	str	r2, [r3, #8]
      break;
 800e614:	e03c      	b.n	800e690 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e61a:	683b      	ldr	r3, [r7, #0]
 800e61c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e61e:	683b      	ldr	r3, [r7, #0]
 800e620:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e622:	461a      	mov	r2, r3
 800e624:	f000 fa5c 	bl	800eae0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	2150      	movs	r1, #80	@ 0x50
 800e62e:	4618      	mov	r0, r3
 800e630:	f000 fab3 	bl	800eb9a <TIM_ITRx_SetConfig>
      break;
 800e634:	e02c      	b.n	800e690 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e63a:	683b      	ldr	r3, [r7, #0]
 800e63c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e63e:	683b      	ldr	r3, [r7, #0]
 800e640:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e642:	461a      	mov	r2, r3
 800e644:	f000 fa7a 	bl	800eb3c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	2160      	movs	r1, #96	@ 0x60
 800e64e:	4618      	mov	r0, r3
 800e650:	f000 faa3 	bl	800eb9a <TIM_ITRx_SetConfig>
      break;
 800e654:	e01c      	b.n	800e690 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e65a:	683b      	ldr	r3, [r7, #0]
 800e65c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e662:	461a      	mov	r2, r3
 800e664:	f000 fa3c 	bl	800eae0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	2140      	movs	r1, #64	@ 0x40
 800e66e:	4618      	mov	r0, r3
 800e670:	f000 fa93 	bl	800eb9a <TIM_ITRx_SetConfig>
      break;
 800e674:	e00c      	b.n	800e690 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	681a      	ldr	r2, [r3, #0]
 800e67a:	683b      	ldr	r3, [r7, #0]
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	4619      	mov	r1, r3
 800e680:	4610      	mov	r0, r2
 800e682:	f000 fa8a 	bl	800eb9a <TIM_ITRx_SetConfig>
      break;
 800e686:	e003      	b.n	800e690 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800e688:	2301      	movs	r3, #1
 800e68a:	73fb      	strb	r3, [r7, #15]
      break;
 800e68c:	e000      	b.n	800e690 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800e68e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	2201      	movs	r2, #1
 800e694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	2200      	movs	r2, #0
 800e69c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e6a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6a2:	4618      	mov	r0, r3
 800e6a4:	3710      	adds	r7, #16
 800e6a6:	46bd      	mov	sp, r7
 800e6a8:	bd80      	pop	{r7, pc}

0800e6aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e6aa:	b480      	push	{r7}
 800e6ac:	b083      	sub	sp, #12
 800e6ae:	af00      	add	r7, sp, #0
 800e6b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e6b2:	bf00      	nop
 800e6b4:	370c      	adds	r7, #12
 800e6b6:	46bd      	mov	sp, r7
 800e6b8:	bc80      	pop	{r7}
 800e6ba:	4770      	bx	lr

0800e6bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e6bc:	b480      	push	{r7}
 800e6be:	b083      	sub	sp, #12
 800e6c0:	af00      	add	r7, sp, #0
 800e6c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e6c4:	bf00      	nop
 800e6c6:	370c      	adds	r7, #12
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	bc80      	pop	{r7}
 800e6cc:	4770      	bx	lr

0800e6ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e6ce:	b480      	push	{r7}
 800e6d0:	b083      	sub	sp, #12
 800e6d2:	af00      	add	r7, sp, #0
 800e6d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e6d6:	bf00      	nop
 800e6d8:	370c      	adds	r7, #12
 800e6da:	46bd      	mov	sp, r7
 800e6dc:	bc80      	pop	{r7}
 800e6de:	4770      	bx	lr

0800e6e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e6e0:	b480      	push	{r7}
 800e6e2:	b083      	sub	sp, #12
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e6e8:	bf00      	nop
 800e6ea:	370c      	adds	r7, #12
 800e6ec:	46bd      	mov	sp, r7
 800e6ee:	bc80      	pop	{r7}
 800e6f0:	4770      	bx	lr
	...

0800e6f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e6f4:	b480      	push	{r7}
 800e6f6:	b085      	sub	sp, #20
 800e6f8:	af00      	add	r7, sp, #0
 800e6fa:	6078      	str	r0, [r7, #4]
 800e6fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	4a2f      	ldr	r2, [pc, #188]	@ (800e7c4 <TIM_Base_SetConfig+0xd0>)
 800e708:	4293      	cmp	r3, r2
 800e70a:	d00b      	beq.n	800e724 <TIM_Base_SetConfig+0x30>
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e712:	d007      	beq.n	800e724 <TIM_Base_SetConfig+0x30>
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	4a2c      	ldr	r2, [pc, #176]	@ (800e7c8 <TIM_Base_SetConfig+0xd4>)
 800e718:	4293      	cmp	r3, r2
 800e71a:	d003      	beq.n	800e724 <TIM_Base_SetConfig+0x30>
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	4a2b      	ldr	r2, [pc, #172]	@ (800e7cc <TIM_Base_SetConfig+0xd8>)
 800e720:	4293      	cmp	r3, r2
 800e722:	d108      	bne.n	800e736 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e72a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e72c:	683b      	ldr	r3, [r7, #0]
 800e72e:	685b      	ldr	r3, [r3, #4]
 800e730:	68fa      	ldr	r2, [r7, #12]
 800e732:	4313      	orrs	r3, r2
 800e734:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	4a22      	ldr	r2, [pc, #136]	@ (800e7c4 <TIM_Base_SetConfig+0xd0>)
 800e73a:	4293      	cmp	r3, r2
 800e73c:	d00b      	beq.n	800e756 <TIM_Base_SetConfig+0x62>
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e744:	d007      	beq.n	800e756 <TIM_Base_SetConfig+0x62>
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	4a1f      	ldr	r2, [pc, #124]	@ (800e7c8 <TIM_Base_SetConfig+0xd4>)
 800e74a:	4293      	cmp	r3, r2
 800e74c:	d003      	beq.n	800e756 <TIM_Base_SetConfig+0x62>
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	4a1e      	ldr	r2, [pc, #120]	@ (800e7cc <TIM_Base_SetConfig+0xd8>)
 800e752:	4293      	cmp	r3, r2
 800e754:	d108      	bne.n	800e768 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e75c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e75e:	683b      	ldr	r3, [r7, #0]
 800e760:	68db      	ldr	r3, [r3, #12]
 800e762:	68fa      	ldr	r2, [r7, #12]
 800e764:	4313      	orrs	r3, r2
 800e766:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e76e:	683b      	ldr	r3, [r7, #0]
 800e770:	695b      	ldr	r3, [r3, #20]
 800e772:	4313      	orrs	r3, r2
 800e774:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	68fa      	ldr	r2, [r7, #12]
 800e77a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e77c:	683b      	ldr	r3, [r7, #0]
 800e77e:	689a      	ldr	r2, [r3, #8]
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e784:	683b      	ldr	r3, [r7, #0]
 800e786:	681a      	ldr	r2, [r3, #0]
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	4a0d      	ldr	r2, [pc, #52]	@ (800e7c4 <TIM_Base_SetConfig+0xd0>)
 800e790:	4293      	cmp	r3, r2
 800e792:	d103      	bne.n	800e79c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e794:	683b      	ldr	r3, [r7, #0]
 800e796:	691a      	ldr	r2, [r3, #16]
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	2201      	movs	r2, #1
 800e7a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	691b      	ldr	r3, [r3, #16]
 800e7a6:	f003 0301 	and.w	r3, r3, #1
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d005      	beq.n	800e7ba <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	691b      	ldr	r3, [r3, #16]
 800e7b2:	f023 0201 	bic.w	r2, r3, #1
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	611a      	str	r2, [r3, #16]
  }
}
 800e7ba:	bf00      	nop
 800e7bc:	3714      	adds	r7, #20
 800e7be:	46bd      	mov	sp, r7
 800e7c0:	bc80      	pop	{r7}
 800e7c2:	4770      	bx	lr
 800e7c4:	40012c00 	.word	0x40012c00
 800e7c8:	40000400 	.word	0x40000400
 800e7cc:	40000800 	.word	0x40000800

0800e7d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e7d0:	b480      	push	{r7}
 800e7d2:	b087      	sub	sp, #28
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	6078      	str	r0, [r7, #4]
 800e7d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	6a1b      	ldr	r3, [r3, #32]
 800e7de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	6a1b      	ldr	r3, [r3, #32]
 800e7e4:	f023 0201 	bic.w	r2, r3, #1
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	685b      	ldr	r3, [r3, #4]
 800e7f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	699b      	ldr	r3, [r3, #24]
 800e7f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e7fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	f023 0303 	bic.w	r3, r3, #3
 800e806:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e808:	683b      	ldr	r3, [r7, #0]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	68fa      	ldr	r2, [r7, #12]
 800e80e:	4313      	orrs	r3, r2
 800e810:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e812:	697b      	ldr	r3, [r7, #20]
 800e814:	f023 0302 	bic.w	r3, r3, #2
 800e818:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e81a:	683b      	ldr	r3, [r7, #0]
 800e81c:	689b      	ldr	r3, [r3, #8]
 800e81e:	697a      	ldr	r2, [r7, #20]
 800e820:	4313      	orrs	r3, r2
 800e822:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	4a1c      	ldr	r2, [pc, #112]	@ (800e898 <TIM_OC1_SetConfig+0xc8>)
 800e828:	4293      	cmp	r3, r2
 800e82a:	d10c      	bne.n	800e846 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e82c:	697b      	ldr	r3, [r7, #20]
 800e82e:	f023 0308 	bic.w	r3, r3, #8
 800e832:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e834:	683b      	ldr	r3, [r7, #0]
 800e836:	68db      	ldr	r3, [r3, #12]
 800e838:	697a      	ldr	r2, [r7, #20]
 800e83a:	4313      	orrs	r3, r2
 800e83c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e83e:	697b      	ldr	r3, [r7, #20]
 800e840:	f023 0304 	bic.w	r3, r3, #4
 800e844:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	4a13      	ldr	r2, [pc, #76]	@ (800e898 <TIM_OC1_SetConfig+0xc8>)
 800e84a:	4293      	cmp	r3, r2
 800e84c:	d111      	bne.n	800e872 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e84e:	693b      	ldr	r3, [r7, #16]
 800e850:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e854:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e856:	693b      	ldr	r3, [r7, #16]
 800e858:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e85c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e85e:	683b      	ldr	r3, [r7, #0]
 800e860:	695b      	ldr	r3, [r3, #20]
 800e862:	693a      	ldr	r2, [r7, #16]
 800e864:	4313      	orrs	r3, r2
 800e866:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e868:	683b      	ldr	r3, [r7, #0]
 800e86a:	699b      	ldr	r3, [r3, #24]
 800e86c:	693a      	ldr	r2, [r7, #16]
 800e86e:	4313      	orrs	r3, r2
 800e870:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	693a      	ldr	r2, [r7, #16]
 800e876:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	68fa      	ldr	r2, [r7, #12]
 800e87c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e87e:	683b      	ldr	r3, [r7, #0]
 800e880:	685a      	ldr	r2, [r3, #4]
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	697a      	ldr	r2, [r7, #20]
 800e88a:	621a      	str	r2, [r3, #32]
}
 800e88c:	bf00      	nop
 800e88e:	371c      	adds	r7, #28
 800e890:	46bd      	mov	sp, r7
 800e892:	bc80      	pop	{r7}
 800e894:	4770      	bx	lr
 800e896:	bf00      	nop
 800e898:	40012c00 	.word	0x40012c00

0800e89c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e89c:	b480      	push	{r7}
 800e89e:	b087      	sub	sp, #28
 800e8a0:	af00      	add	r7, sp, #0
 800e8a2:	6078      	str	r0, [r7, #4]
 800e8a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	6a1b      	ldr	r3, [r3, #32]
 800e8aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	6a1b      	ldr	r3, [r3, #32]
 800e8b0:	f023 0210 	bic.w	r2, r3, #16
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	685b      	ldr	r3, [r3, #4]
 800e8bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	699b      	ldr	r3, [r3, #24]
 800e8c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e8ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e8d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e8d4:	683b      	ldr	r3, [r7, #0]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	021b      	lsls	r3, r3, #8
 800e8da:	68fa      	ldr	r2, [r7, #12]
 800e8dc:	4313      	orrs	r3, r2
 800e8de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e8e0:	697b      	ldr	r3, [r7, #20]
 800e8e2:	f023 0320 	bic.w	r3, r3, #32
 800e8e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e8e8:	683b      	ldr	r3, [r7, #0]
 800e8ea:	689b      	ldr	r3, [r3, #8]
 800e8ec:	011b      	lsls	r3, r3, #4
 800e8ee:	697a      	ldr	r2, [r7, #20]
 800e8f0:	4313      	orrs	r3, r2
 800e8f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	4a1d      	ldr	r2, [pc, #116]	@ (800e96c <TIM_OC2_SetConfig+0xd0>)
 800e8f8:	4293      	cmp	r3, r2
 800e8fa:	d10d      	bne.n	800e918 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e8fc:	697b      	ldr	r3, [r7, #20]
 800e8fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e902:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e904:	683b      	ldr	r3, [r7, #0]
 800e906:	68db      	ldr	r3, [r3, #12]
 800e908:	011b      	lsls	r3, r3, #4
 800e90a:	697a      	ldr	r2, [r7, #20]
 800e90c:	4313      	orrs	r3, r2
 800e90e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e910:	697b      	ldr	r3, [r7, #20]
 800e912:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e916:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	4a14      	ldr	r2, [pc, #80]	@ (800e96c <TIM_OC2_SetConfig+0xd0>)
 800e91c:	4293      	cmp	r3, r2
 800e91e:	d113      	bne.n	800e948 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e920:	693b      	ldr	r3, [r7, #16]
 800e922:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e926:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e928:	693b      	ldr	r3, [r7, #16]
 800e92a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e92e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	695b      	ldr	r3, [r3, #20]
 800e934:	009b      	lsls	r3, r3, #2
 800e936:	693a      	ldr	r2, [r7, #16]
 800e938:	4313      	orrs	r3, r2
 800e93a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e93c:	683b      	ldr	r3, [r7, #0]
 800e93e:	699b      	ldr	r3, [r3, #24]
 800e940:	009b      	lsls	r3, r3, #2
 800e942:	693a      	ldr	r2, [r7, #16]
 800e944:	4313      	orrs	r3, r2
 800e946:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	693a      	ldr	r2, [r7, #16]
 800e94c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	68fa      	ldr	r2, [r7, #12]
 800e952:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e954:	683b      	ldr	r3, [r7, #0]
 800e956:	685a      	ldr	r2, [r3, #4]
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	697a      	ldr	r2, [r7, #20]
 800e960:	621a      	str	r2, [r3, #32]
}
 800e962:	bf00      	nop
 800e964:	371c      	adds	r7, #28
 800e966:	46bd      	mov	sp, r7
 800e968:	bc80      	pop	{r7}
 800e96a:	4770      	bx	lr
 800e96c:	40012c00 	.word	0x40012c00

0800e970 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e970:	b480      	push	{r7}
 800e972:	b087      	sub	sp, #28
 800e974:	af00      	add	r7, sp, #0
 800e976:	6078      	str	r0, [r7, #4]
 800e978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	6a1b      	ldr	r3, [r3, #32]
 800e97e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	6a1b      	ldr	r3, [r3, #32]
 800e984:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	685b      	ldr	r3, [r3, #4]
 800e990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	69db      	ldr	r3, [r3, #28]
 800e996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e99e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	f023 0303 	bic.w	r3, r3, #3
 800e9a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e9a8:	683b      	ldr	r3, [r7, #0]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	68fa      	ldr	r2, [r7, #12]
 800e9ae:	4313      	orrs	r3, r2
 800e9b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e9b2:	697b      	ldr	r3, [r7, #20]
 800e9b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e9b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e9ba:	683b      	ldr	r3, [r7, #0]
 800e9bc:	689b      	ldr	r3, [r3, #8]
 800e9be:	021b      	lsls	r3, r3, #8
 800e9c0:	697a      	ldr	r2, [r7, #20]
 800e9c2:	4313      	orrs	r3, r2
 800e9c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	4a1d      	ldr	r2, [pc, #116]	@ (800ea40 <TIM_OC3_SetConfig+0xd0>)
 800e9ca:	4293      	cmp	r3, r2
 800e9cc:	d10d      	bne.n	800e9ea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e9ce:	697b      	ldr	r3, [r7, #20]
 800e9d0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e9d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e9d6:	683b      	ldr	r3, [r7, #0]
 800e9d8:	68db      	ldr	r3, [r3, #12]
 800e9da:	021b      	lsls	r3, r3, #8
 800e9dc:	697a      	ldr	r2, [r7, #20]
 800e9de:	4313      	orrs	r3, r2
 800e9e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e9e2:	697b      	ldr	r3, [r7, #20]
 800e9e4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e9e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	4a14      	ldr	r2, [pc, #80]	@ (800ea40 <TIM_OC3_SetConfig+0xd0>)
 800e9ee:	4293      	cmp	r3, r2
 800e9f0:	d113      	bne.n	800ea1a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e9f2:	693b      	ldr	r3, [r7, #16]
 800e9f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e9f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e9fa:	693b      	ldr	r3, [r7, #16]
 800e9fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ea00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ea02:	683b      	ldr	r3, [r7, #0]
 800ea04:	695b      	ldr	r3, [r3, #20]
 800ea06:	011b      	lsls	r3, r3, #4
 800ea08:	693a      	ldr	r2, [r7, #16]
 800ea0a:	4313      	orrs	r3, r2
 800ea0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ea0e:	683b      	ldr	r3, [r7, #0]
 800ea10:	699b      	ldr	r3, [r3, #24]
 800ea12:	011b      	lsls	r3, r3, #4
 800ea14:	693a      	ldr	r2, [r7, #16]
 800ea16:	4313      	orrs	r3, r2
 800ea18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	693a      	ldr	r2, [r7, #16]
 800ea1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	68fa      	ldr	r2, [r7, #12]
 800ea24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ea26:	683b      	ldr	r3, [r7, #0]
 800ea28:	685a      	ldr	r2, [r3, #4]
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	697a      	ldr	r2, [r7, #20]
 800ea32:	621a      	str	r2, [r3, #32]
}
 800ea34:	bf00      	nop
 800ea36:	371c      	adds	r7, #28
 800ea38:	46bd      	mov	sp, r7
 800ea3a:	bc80      	pop	{r7}
 800ea3c:	4770      	bx	lr
 800ea3e:	bf00      	nop
 800ea40:	40012c00 	.word	0x40012c00

0800ea44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ea44:	b480      	push	{r7}
 800ea46:	b087      	sub	sp, #28
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	6078      	str	r0, [r7, #4]
 800ea4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	6a1b      	ldr	r3, [r3, #32]
 800ea52:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	6a1b      	ldr	r3, [r3, #32]
 800ea58:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	685b      	ldr	r3, [r3, #4]
 800ea64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	69db      	ldr	r3, [r3, #28]
 800ea6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ea7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ea7c:	683b      	ldr	r3, [r7, #0]
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	021b      	lsls	r3, r3, #8
 800ea82:	68fa      	ldr	r2, [r7, #12]
 800ea84:	4313      	orrs	r3, r2
 800ea86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ea88:	693b      	ldr	r3, [r7, #16]
 800ea8a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ea8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ea90:	683b      	ldr	r3, [r7, #0]
 800ea92:	689b      	ldr	r3, [r3, #8]
 800ea94:	031b      	lsls	r3, r3, #12
 800ea96:	693a      	ldr	r2, [r7, #16]
 800ea98:	4313      	orrs	r3, r2
 800ea9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	4a0f      	ldr	r2, [pc, #60]	@ (800eadc <TIM_OC4_SetConfig+0x98>)
 800eaa0:	4293      	cmp	r3, r2
 800eaa2:	d109      	bne.n	800eab8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800eaa4:	697b      	ldr	r3, [r7, #20]
 800eaa6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800eaaa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800eaac:	683b      	ldr	r3, [r7, #0]
 800eaae:	695b      	ldr	r3, [r3, #20]
 800eab0:	019b      	lsls	r3, r3, #6
 800eab2:	697a      	ldr	r2, [r7, #20]
 800eab4:	4313      	orrs	r3, r2
 800eab6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	697a      	ldr	r2, [r7, #20]
 800eabc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	68fa      	ldr	r2, [r7, #12]
 800eac2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	685a      	ldr	r2, [r3, #4]
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	693a      	ldr	r2, [r7, #16]
 800ead0:	621a      	str	r2, [r3, #32]
}
 800ead2:	bf00      	nop
 800ead4:	371c      	adds	r7, #28
 800ead6:	46bd      	mov	sp, r7
 800ead8:	bc80      	pop	{r7}
 800eada:	4770      	bx	lr
 800eadc:	40012c00 	.word	0x40012c00

0800eae0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eae0:	b480      	push	{r7}
 800eae2:	b087      	sub	sp, #28
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	60f8      	str	r0, [r7, #12]
 800eae8:	60b9      	str	r1, [r7, #8]
 800eaea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	6a1b      	ldr	r3, [r3, #32]
 800eaf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	6a1b      	ldr	r3, [r3, #32]
 800eaf6:	f023 0201 	bic.w	r2, r3, #1
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	699b      	ldr	r3, [r3, #24]
 800eb02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800eb04:	693b      	ldr	r3, [r7, #16]
 800eb06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800eb0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	011b      	lsls	r3, r3, #4
 800eb10:	693a      	ldr	r2, [r7, #16]
 800eb12:	4313      	orrs	r3, r2
 800eb14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800eb16:	697b      	ldr	r3, [r7, #20]
 800eb18:	f023 030a 	bic.w	r3, r3, #10
 800eb1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800eb1e:	697a      	ldr	r2, [r7, #20]
 800eb20:	68bb      	ldr	r3, [r7, #8]
 800eb22:	4313      	orrs	r3, r2
 800eb24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	693a      	ldr	r2, [r7, #16]
 800eb2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	697a      	ldr	r2, [r7, #20]
 800eb30:	621a      	str	r2, [r3, #32]
}
 800eb32:	bf00      	nop
 800eb34:	371c      	adds	r7, #28
 800eb36:	46bd      	mov	sp, r7
 800eb38:	bc80      	pop	{r7}
 800eb3a:	4770      	bx	lr

0800eb3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eb3c:	b480      	push	{r7}
 800eb3e:	b087      	sub	sp, #28
 800eb40:	af00      	add	r7, sp, #0
 800eb42:	60f8      	str	r0, [r7, #12]
 800eb44:	60b9      	str	r1, [r7, #8]
 800eb46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	6a1b      	ldr	r3, [r3, #32]
 800eb4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	6a1b      	ldr	r3, [r3, #32]
 800eb52:	f023 0210 	bic.w	r2, r3, #16
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	699b      	ldr	r3, [r3, #24]
 800eb5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800eb60:	693b      	ldr	r3, [r7, #16]
 800eb62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800eb66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	031b      	lsls	r3, r3, #12
 800eb6c:	693a      	ldr	r2, [r7, #16]
 800eb6e:	4313      	orrs	r3, r2
 800eb70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800eb72:	697b      	ldr	r3, [r7, #20]
 800eb74:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800eb78:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800eb7a:	68bb      	ldr	r3, [r7, #8]
 800eb7c:	011b      	lsls	r3, r3, #4
 800eb7e:	697a      	ldr	r2, [r7, #20]
 800eb80:	4313      	orrs	r3, r2
 800eb82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	693a      	ldr	r2, [r7, #16]
 800eb88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	697a      	ldr	r2, [r7, #20]
 800eb8e:	621a      	str	r2, [r3, #32]
}
 800eb90:	bf00      	nop
 800eb92:	371c      	adds	r7, #28
 800eb94:	46bd      	mov	sp, r7
 800eb96:	bc80      	pop	{r7}
 800eb98:	4770      	bx	lr

0800eb9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800eb9a:	b480      	push	{r7}
 800eb9c:	b085      	sub	sp, #20
 800eb9e:	af00      	add	r7, sp, #0
 800eba0:	6078      	str	r0, [r7, #4]
 800eba2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	689b      	ldr	r3, [r3, #8]
 800eba8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ebb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ebb2:	683a      	ldr	r2, [r7, #0]
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	4313      	orrs	r3, r2
 800ebb8:	f043 0307 	orr.w	r3, r3, #7
 800ebbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	68fa      	ldr	r2, [r7, #12]
 800ebc2:	609a      	str	r2, [r3, #8]
}
 800ebc4:	bf00      	nop
 800ebc6:	3714      	adds	r7, #20
 800ebc8:	46bd      	mov	sp, r7
 800ebca:	bc80      	pop	{r7}
 800ebcc:	4770      	bx	lr

0800ebce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ebce:	b480      	push	{r7}
 800ebd0:	b087      	sub	sp, #28
 800ebd2:	af00      	add	r7, sp, #0
 800ebd4:	60f8      	str	r0, [r7, #12]
 800ebd6:	60b9      	str	r1, [r7, #8]
 800ebd8:	607a      	str	r2, [r7, #4]
 800ebda:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	689b      	ldr	r3, [r3, #8]
 800ebe0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ebe2:	697b      	ldr	r3, [r7, #20]
 800ebe4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ebe8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ebea:	683b      	ldr	r3, [r7, #0]
 800ebec:	021a      	lsls	r2, r3, #8
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	431a      	orrs	r2, r3
 800ebf2:	68bb      	ldr	r3, [r7, #8]
 800ebf4:	4313      	orrs	r3, r2
 800ebf6:	697a      	ldr	r2, [r7, #20]
 800ebf8:	4313      	orrs	r3, r2
 800ebfa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	697a      	ldr	r2, [r7, #20]
 800ec00:	609a      	str	r2, [r3, #8]
}
 800ec02:	bf00      	nop
 800ec04:	371c      	adds	r7, #28
 800ec06:	46bd      	mov	sp, r7
 800ec08:	bc80      	pop	{r7}
 800ec0a:	4770      	bx	lr

0800ec0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ec0c:	b480      	push	{r7}
 800ec0e:	b087      	sub	sp, #28
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	60f8      	str	r0, [r7, #12]
 800ec14:	60b9      	str	r1, [r7, #8]
 800ec16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ec18:	68bb      	ldr	r3, [r7, #8]
 800ec1a:	f003 031f 	and.w	r3, r3, #31
 800ec1e:	2201      	movs	r2, #1
 800ec20:	fa02 f303 	lsl.w	r3, r2, r3
 800ec24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	6a1a      	ldr	r2, [r3, #32]
 800ec2a:	697b      	ldr	r3, [r7, #20]
 800ec2c:	43db      	mvns	r3, r3
 800ec2e:	401a      	ands	r2, r3
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	6a1a      	ldr	r2, [r3, #32]
 800ec38:	68bb      	ldr	r3, [r7, #8]
 800ec3a:	f003 031f 	and.w	r3, r3, #31
 800ec3e:	6879      	ldr	r1, [r7, #4]
 800ec40:	fa01 f303 	lsl.w	r3, r1, r3
 800ec44:	431a      	orrs	r2, r3
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	621a      	str	r2, [r3, #32]
}
 800ec4a:	bf00      	nop
 800ec4c:	371c      	adds	r7, #28
 800ec4e:	46bd      	mov	sp, r7
 800ec50:	bc80      	pop	{r7}
 800ec52:	4770      	bx	lr

0800ec54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ec54:	b480      	push	{r7}
 800ec56:	b085      	sub	sp, #20
 800ec58:	af00      	add	r7, sp, #0
 800ec5a:	6078      	str	r0, [r7, #4]
 800ec5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ec64:	2b01      	cmp	r3, #1
 800ec66:	d101      	bne.n	800ec6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ec68:	2302      	movs	r3, #2
 800ec6a:	e046      	b.n	800ecfa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	2201      	movs	r2, #1
 800ec70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	2202      	movs	r2, #2
 800ec78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	685b      	ldr	r3, [r3, #4]
 800ec82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	689b      	ldr	r3, [r3, #8]
 800ec8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	68fa      	ldr	r2, [r7, #12]
 800ec9a:	4313      	orrs	r3, r2
 800ec9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	68fa      	ldr	r2, [r7, #12]
 800eca4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	4a16      	ldr	r2, [pc, #88]	@ (800ed04 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800ecac:	4293      	cmp	r3, r2
 800ecae:	d00e      	beq.n	800ecce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ecb8:	d009      	beq.n	800ecce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	4a12      	ldr	r2, [pc, #72]	@ (800ed08 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800ecc0:	4293      	cmp	r3, r2
 800ecc2:	d004      	beq.n	800ecce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	4a10      	ldr	r2, [pc, #64]	@ (800ed0c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800ecca:	4293      	cmp	r3, r2
 800eccc:	d10c      	bne.n	800ece8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ecce:	68bb      	ldr	r3, [r7, #8]
 800ecd0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ecd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ecd6:	683b      	ldr	r3, [r7, #0]
 800ecd8:	685b      	ldr	r3, [r3, #4]
 800ecda:	68ba      	ldr	r2, [r7, #8]
 800ecdc:	4313      	orrs	r3, r2
 800ecde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	68ba      	ldr	r2, [r7, #8]
 800ece6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	2201      	movs	r2, #1
 800ecec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	2200      	movs	r2, #0
 800ecf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ecf8:	2300      	movs	r3, #0
}
 800ecfa:	4618      	mov	r0, r3
 800ecfc:	3714      	adds	r7, #20
 800ecfe:	46bd      	mov	sp, r7
 800ed00:	bc80      	pop	{r7}
 800ed02:	4770      	bx	lr
 800ed04:	40012c00 	.word	0x40012c00
 800ed08:	40000400 	.word	0x40000400
 800ed0c:	40000800 	.word	0x40000800

0800ed10 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ed10:	b480      	push	{r7}
 800ed12:	b085      	sub	sp, #20
 800ed14:	af00      	add	r7, sp, #0
 800ed16:	6078      	str	r0, [r7, #4]
 800ed18:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ed1a:	2300      	movs	r3, #0
 800ed1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ed24:	2b01      	cmp	r3, #1
 800ed26:	d101      	bne.n	800ed2c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ed28:	2302      	movs	r3, #2
 800ed2a:	e03d      	b.n	800eda8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	2201      	movs	r2, #1
 800ed30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	68db      	ldr	r3, [r3, #12]
 800ed3e:	4313      	orrs	r3, r2
 800ed40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ed48:	683b      	ldr	r3, [r7, #0]
 800ed4a:	689b      	ldr	r3, [r3, #8]
 800ed4c:	4313      	orrs	r3, r2
 800ed4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800ed56:	683b      	ldr	r3, [r7, #0]
 800ed58:	685b      	ldr	r3, [r3, #4]
 800ed5a:	4313      	orrs	r3, r2
 800ed5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800ed64:	683b      	ldr	r3, [r7, #0]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	4313      	orrs	r3, r2
 800ed6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ed72:	683b      	ldr	r3, [r7, #0]
 800ed74:	691b      	ldr	r3, [r3, #16]
 800ed76:	4313      	orrs	r3, r2
 800ed78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800ed80:	683b      	ldr	r3, [r7, #0]
 800ed82:	695b      	ldr	r3, [r3, #20]
 800ed84:	4313      	orrs	r3, r2
 800ed86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ed8e:	683b      	ldr	r3, [r7, #0]
 800ed90:	69db      	ldr	r3, [r3, #28]
 800ed92:	4313      	orrs	r3, r2
 800ed94:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	68fa      	ldr	r2, [r7, #12]
 800ed9c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	2200      	movs	r2, #0
 800eda2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800eda6:	2300      	movs	r3, #0
}
 800eda8:	4618      	mov	r0, r3
 800edaa:	3714      	adds	r7, #20
 800edac:	46bd      	mov	sp, r7
 800edae:	bc80      	pop	{r7}
 800edb0:	4770      	bx	lr

0800edb2 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800edb2:	b480      	push	{r7}
 800edb4:	b083      	sub	sp, #12
 800edb6:	af00      	add	r7, sp, #0
 800edb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800edba:	bf00      	nop
 800edbc:	370c      	adds	r7, #12
 800edbe:	46bd      	mov	sp, r7
 800edc0:	bc80      	pop	{r7}
 800edc2:	4770      	bx	lr

0800edc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800edc4:	b480      	push	{r7}
 800edc6:	b083      	sub	sp, #12
 800edc8:	af00      	add	r7, sp, #0
 800edca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800edcc:	bf00      	nop
 800edce:	370c      	adds	r7, #12
 800edd0:	46bd      	mov	sp, r7
 800edd2:	bc80      	pop	{r7}
 800edd4:	4770      	bx	lr

0800edd6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800edd6:	b580      	push	{r7, lr}
 800edd8:	b082      	sub	sp, #8
 800edda:	af00      	add	r7, sp, #0
 800eddc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d101      	bne.n	800ede8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ede4:	2301      	movs	r3, #1
 800ede6:	e042      	b.n	800ee6e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800edee:	b2db      	uxtb	r3, r3
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d106      	bne.n	800ee02 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	2200      	movs	r2, #0
 800edf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800edfc:	6878      	ldr	r0, [r7, #4]
 800edfe:	f7fb fe15 	bl	800aa2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	2224      	movs	r2, #36	@ 0x24
 800ee06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	68da      	ldr	r2, [r3, #12]
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ee18:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ee1a:	6878      	ldr	r0, [r7, #4]
 800ee1c:	f000 fd0a 	bl	800f834 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	691a      	ldr	r2, [r3, #16]
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ee2e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	695a      	ldr	r2, [r3, #20]
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ee3e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	68da      	ldr	r2, [r3, #12]
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ee4e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	2200      	movs	r2, #0
 800ee54:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	2220      	movs	r2, #32
 800ee5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	2220      	movs	r2, #32
 800ee62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	2200      	movs	r2, #0
 800ee6a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800ee6c:	2300      	movs	r3, #0
}
 800ee6e:	4618      	mov	r0, r3
 800ee70:	3708      	adds	r7, #8
 800ee72:	46bd      	mov	sp, r7
 800ee74:	bd80      	pop	{r7, pc}

0800ee76 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ee76:	b480      	push	{r7}
 800ee78:	b085      	sub	sp, #20
 800ee7a:	af00      	add	r7, sp, #0
 800ee7c:	60f8      	str	r0, [r7, #12]
 800ee7e:	60b9      	str	r1, [r7, #8]
 800ee80:	4613      	mov	r3, r2
 800ee82:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ee8a:	b2db      	uxtb	r3, r3
 800ee8c:	2b20      	cmp	r3, #32
 800ee8e:	d121      	bne.n	800eed4 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ee90:	68bb      	ldr	r3, [r7, #8]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d002      	beq.n	800ee9c <HAL_UART_Transmit_IT+0x26>
 800ee96:	88fb      	ldrh	r3, [r7, #6]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d101      	bne.n	800eea0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800ee9c:	2301      	movs	r3, #1
 800ee9e:	e01a      	b.n	800eed6 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	68ba      	ldr	r2, [r7, #8]
 800eea4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	88fa      	ldrh	r2, [r7, #6]
 800eeaa:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	88fa      	ldrh	r2, [r7, #6]
 800eeb0:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	2200      	movs	r2, #0
 800eeb6:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	2221      	movs	r2, #33	@ 0x21
 800eebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	68da      	ldr	r2, [r3, #12]
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800eece:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800eed0:	2300      	movs	r3, #0
 800eed2:	e000      	b.n	800eed6 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800eed4:	2302      	movs	r3, #2
  }
}
 800eed6:	4618      	mov	r0, r3
 800eed8:	3714      	adds	r7, #20
 800eeda:	46bd      	mov	sp, r7
 800eedc:	bc80      	pop	{r7}
 800eede:	4770      	bx	lr

0800eee0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b084      	sub	sp, #16
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	60f8      	str	r0, [r7, #12]
 800eee8:	60b9      	str	r1, [r7, #8]
 800eeea:	4613      	mov	r3, r2
 800eeec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800eef4:	b2db      	uxtb	r3, r3
 800eef6:	2b20      	cmp	r3, #32
 800eef8:	d112      	bne.n	800ef20 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800eefa:	68bb      	ldr	r3, [r7, #8]
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d002      	beq.n	800ef06 <HAL_UART_Receive_IT+0x26>
 800ef00:	88fb      	ldrh	r3, [r7, #6]
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d101      	bne.n	800ef0a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800ef06:	2301      	movs	r3, #1
 800ef08:	e00b      	b.n	800ef22 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	2200      	movs	r2, #0
 800ef0e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ef10:	88fb      	ldrh	r3, [r7, #6]
 800ef12:	461a      	mov	r2, r3
 800ef14:	68b9      	ldr	r1, [r7, #8]
 800ef16:	68f8      	ldr	r0, [r7, #12]
 800ef18:	f000 fab7 	bl	800f48a <UART_Start_Receive_IT>
 800ef1c:	4603      	mov	r3, r0
 800ef1e:	e000      	b.n	800ef22 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800ef20:	2302      	movs	r3, #2
  }
}
 800ef22:	4618      	mov	r0, r3
 800ef24:	3710      	adds	r7, #16
 800ef26:	46bd      	mov	sp, r7
 800ef28:	bd80      	pop	{r7, pc}
	...

0800ef2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ef2c:	b580      	push	{r7, lr}
 800ef2e:	b0ba      	sub	sp, #232	@ 0xe8
 800ef30:	af00      	add	r7, sp, #0
 800ef32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	68db      	ldr	r3, [r3, #12]
 800ef44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	695b      	ldr	r3, [r3, #20]
 800ef4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800ef52:	2300      	movs	r3, #0
 800ef54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800ef58:	2300      	movs	r3, #0
 800ef5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ef5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ef62:	f003 030f 	and.w	r3, r3, #15
 800ef66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800ef6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d10f      	bne.n	800ef92 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ef72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ef76:	f003 0320 	and.w	r3, r3, #32
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d009      	beq.n	800ef92 <HAL_UART_IRQHandler+0x66>
 800ef7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ef82:	f003 0320 	and.w	r3, r3, #32
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d003      	beq.n	800ef92 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ef8a:	6878      	ldr	r0, [r7, #4]
 800ef8c:	f000 fb93 	bl	800f6b6 <UART_Receive_IT>
      return;
 800ef90:	e25b      	b.n	800f44a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ef92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	f000 80de 	beq.w	800f158 <HAL_UART_IRQHandler+0x22c>
 800ef9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800efa0:	f003 0301 	and.w	r3, r3, #1
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d106      	bne.n	800efb6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800efa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800efac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	f000 80d1 	beq.w	800f158 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800efb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800efba:	f003 0301 	and.w	r3, r3, #1
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d00b      	beq.n	800efda <HAL_UART_IRQHandler+0xae>
 800efc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800efc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d005      	beq.n	800efda <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800efd2:	f043 0201 	orr.w	r2, r3, #1
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800efda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800efde:	f003 0304 	and.w	r3, r3, #4
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d00b      	beq.n	800effe <HAL_UART_IRQHandler+0xd2>
 800efe6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800efea:	f003 0301 	and.w	r3, r3, #1
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d005      	beq.n	800effe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eff6:	f043 0202 	orr.w	r2, r3, #2
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800effe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f002:	f003 0302 	and.w	r3, r3, #2
 800f006:	2b00      	cmp	r3, #0
 800f008:	d00b      	beq.n	800f022 <HAL_UART_IRQHandler+0xf6>
 800f00a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f00e:	f003 0301 	and.w	r3, r3, #1
 800f012:	2b00      	cmp	r3, #0
 800f014:	d005      	beq.n	800f022 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f01a:	f043 0204 	orr.w	r2, r3, #4
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800f022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f026:	f003 0308 	and.w	r3, r3, #8
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d011      	beq.n	800f052 <HAL_UART_IRQHandler+0x126>
 800f02e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f032:	f003 0320 	and.w	r3, r3, #32
 800f036:	2b00      	cmp	r3, #0
 800f038:	d105      	bne.n	800f046 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800f03a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f03e:	f003 0301 	and.w	r3, r3, #1
 800f042:	2b00      	cmp	r3, #0
 800f044:	d005      	beq.n	800f052 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f04a:	f043 0208 	orr.w	r2, r3, #8
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f056:	2b00      	cmp	r3, #0
 800f058:	f000 81f2 	beq.w	800f440 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f05c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f060:	f003 0320 	and.w	r3, r3, #32
 800f064:	2b00      	cmp	r3, #0
 800f066:	d008      	beq.n	800f07a <HAL_UART_IRQHandler+0x14e>
 800f068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f06c:	f003 0320 	and.w	r3, r3, #32
 800f070:	2b00      	cmp	r3, #0
 800f072:	d002      	beq.n	800f07a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800f074:	6878      	ldr	r0, [r7, #4]
 800f076:	f000 fb1e 	bl	800f6b6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	695b      	ldr	r3, [r3, #20]
 800f080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f084:	2b00      	cmp	r3, #0
 800f086:	bf14      	ite	ne
 800f088:	2301      	movne	r3, #1
 800f08a:	2300      	moveq	r3, #0
 800f08c:	b2db      	uxtb	r3, r3
 800f08e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f096:	f003 0308 	and.w	r3, r3, #8
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d103      	bne.n	800f0a6 <HAL_UART_IRQHandler+0x17a>
 800f09e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d04f      	beq.n	800f146 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f0a6:	6878      	ldr	r0, [r7, #4]
 800f0a8:	f000 fa28 	bl	800f4fc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	695b      	ldr	r3, [r3, #20]
 800f0b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d041      	beq.n	800f13e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	3314      	adds	r3, #20
 800f0c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f0c8:	e853 3f00 	ldrex	r3, [r3]
 800f0cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f0d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f0d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f0d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	3314      	adds	r3, #20
 800f0e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f0e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f0ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f0f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f0f6:	e841 2300 	strex	r3, r2, [r1]
 800f0fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f0fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f102:	2b00      	cmp	r3, #0
 800f104:	d1d9      	bne.n	800f0ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d013      	beq.n	800f136 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f112:	4a7e      	ldr	r2, [pc, #504]	@ (800f30c <HAL_UART_IRQHandler+0x3e0>)
 800f114:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f11a:	4618      	mov	r0, r3
 800f11c:	f7fc fdcc 	bl	800bcb8 <HAL_DMA_Abort_IT>
 800f120:	4603      	mov	r3, r0
 800f122:	2b00      	cmp	r3, #0
 800f124:	d016      	beq.n	800f154 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f12a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f12c:	687a      	ldr	r2, [r7, #4]
 800f12e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800f130:	4610      	mov	r0, r2
 800f132:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f134:	e00e      	b.n	800f154 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f136:	6878      	ldr	r0, [r7, #4]
 800f138:	f000 f993 	bl	800f462 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f13c:	e00a      	b.n	800f154 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f13e:	6878      	ldr	r0, [r7, #4]
 800f140:	f000 f98f 	bl	800f462 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f144:	e006      	b.n	800f154 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f146:	6878      	ldr	r0, [r7, #4]
 800f148:	f000 f98b 	bl	800f462 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	2200      	movs	r2, #0
 800f150:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800f152:	e175      	b.n	800f440 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f154:	bf00      	nop
    return;
 800f156:	e173      	b.n	800f440 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f15c:	2b01      	cmp	r3, #1
 800f15e:	f040 814f 	bne.w	800f400 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800f162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f166:	f003 0310 	and.w	r3, r3, #16
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	f000 8148 	beq.w	800f400 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800f170:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f174:	f003 0310 	and.w	r3, r3, #16
 800f178:	2b00      	cmp	r3, #0
 800f17a:	f000 8141 	beq.w	800f400 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800f17e:	2300      	movs	r3, #0
 800f180:	60bb      	str	r3, [r7, #8]
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	60bb      	str	r3, [r7, #8]
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	685b      	ldr	r3, [r3, #4]
 800f190:	60bb      	str	r3, [r7, #8]
 800f192:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	695b      	ldr	r3, [r3, #20]
 800f19a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	f000 80b6 	beq.w	800f310 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	685b      	ldr	r3, [r3, #4]
 800f1ac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f1b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	f000 8145 	beq.w	800f444 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800f1be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f1c2:	429a      	cmp	r2, r3
 800f1c4:	f080 813e 	bcs.w	800f444 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f1ce:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f1d4:	699b      	ldr	r3, [r3, #24]
 800f1d6:	2b20      	cmp	r3, #32
 800f1d8:	f000 8088 	beq.w	800f2ec <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	330c      	adds	r3, #12
 800f1e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f1ea:	e853 3f00 	ldrex	r3, [r3]
 800f1ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f1f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f1f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f1fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	330c      	adds	r3, #12
 800f204:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800f208:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800f20c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f210:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f214:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f218:	e841 2300 	strex	r3, r2, [r1]
 800f21c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f220:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f224:	2b00      	cmp	r3, #0
 800f226:	d1d9      	bne.n	800f1dc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	3314      	adds	r3, #20
 800f22e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f230:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f232:	e853 3f00 	ldrex	r3, [r3]
 800f236:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f238:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f23a:	f023 0301 	bic.w	r3, r3, #1
 800f23e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	3314      	adds	r3, #20
 800f248:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f24c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f250:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f252:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f254:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f258:	e841 2300 	strex	r3, r2, [r1]
 800f25c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f25e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f260:	2b00      	cmp	r3, #0
 800f262:	d1e1      	bne.n	800f228 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	3314      	adds	r3, #20
 800f26a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f26c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f26e:	e853 3f00 	ldrex	r3, [r3]
 800f272:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f274:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f276:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f27a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	3314      	adds	r3, #20
 800f284:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f288:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f28a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f28c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f28e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f290:	e841 2300 	strex	r3, r2, [r1]
 800f294:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f296:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d1e3      	bne.n	800f264 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	2220      	movs	r2, #32
 800f2a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	2200      	movs	r2, #0
 800f2a8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	330c      	adds	r3, #12
 800f2b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f2b4:	e853 3f00 	ldrex	r3, [r3]
 800f2b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f2ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f2bc:	f023 0310 	bic.w	r3, r3, #16
 800f2c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	330c      	adds	r3, #12
 800f2ca:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800f2ce:	65ba      	str	r2, [r7, #88]	@ 0x58
 800f2d0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f2d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f2d6:	e841 2300 	strex	r3, r2, [r1]
 800f2da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f2dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	d1e3      	bne.n	800f2aa <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	f7fc fcaa 	bl	800bc40 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	2202      	movs	r2, #2
 800f2f0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800f2fa:	b29b      	uxth	r3, r3
 800f2fc:	1ad3      	subs	r3, r2, r3
 800f2fe:	b29b      	uxth	r3, r3
 800f300:	4619      	mov	r1, r3
 800f302:	6878      	ldr	r0, [r7, #4]
 800f304:	f000 f8b6 	bl	800f474 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800f308:	e09c      	b.n	800f444 <HAL_UART_IRQHandler+0x518>
 800f30a:	bf00      	nop
 800f30c:	0800f5c1 	.word	0x0800f5c1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800f318:	b29b      	uxth	r3, r3
 800f31a:	1ad3      	subs	r3, r2, r3
 800f31c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800f324:	b29b      	uxth	r3, r3
 800f326:	2b00      	cmp	r3, #0
 800f328:	f000 808e 	beq.w	800f448 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800f32c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f330:	2b00      	cmp	r3, #0
 800f332:	f000 8089 	beq.w	800f448 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	330c      	adds	r3, #12
 800f33c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f33e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f340:	e853 3f00 	ldrex	r3, [r3]
 800f344:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f346:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f348:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f34c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	330c      	adds	r3, #12
 800f356:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800f35a:	647a      	str	r2, [r7, #68]	@ 0x44
 800f35c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f35e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f360:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f362:	e841 2300 	strex	r3, r2, [r1]
 800f366:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f368:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d1e3      	bne.n	800f336 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	3314      	adds	r3, #20
 800f374:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f378:	e853 3f00 	ldrex	r3, [r3]
 800f37c:	623b      	str	r3, [r7, #32]
   return(result);
 800f37e:	6a3b      	ldr	r3, [r7, #32]
 800f380:	f023 0301 	bic.w	r3, r3, #1
 800f384:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	3314      	adds	r3, #20
 800f38e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f392:	633a      	str	r2, [r7, #48]	@ 0x30
 800f394:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f396:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f398:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f39a:	e841 2300 	strex	r3, r2, [r1]
 800f39e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f3a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d1e3      	bne.n	800f36e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	2220      	movs	r2, #32
 800f3aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	2200      	movs	r2, #0
 800f3b2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	330c      	adds	r3, #12
 800f3ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3bc:	693b      	ldr	r3, [r7, #16]
 800f3be:	e853 3f00 	ldrex	r3, [r3]
 800f3c2:	60fb      	str	r3, [r7, #12]
   return(result);
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	f023 0310 	bic.w	r3, r3, #16
 800f3ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	330c      	adds	r3, #12
 800f3d4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800f3d8:	61fa      	str	r2, [r7, #28]
 800f3da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3dc:	69b9      	ldr	r1, [r7, #24]
 800f3de:	69fa      	ldr	r2, [r7, #28]
 800f3e0:	e841 2300 	strex	r3, r2, [r1]
 800f3e4:	617b      	str	r3, [r7, #20]
   return(result);
 800f3e6:	697b      	ldr	r3, [r7, #20]
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d1e3      	bne.n	800f3b4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	2202      	movs	r2, #2
 800f3f0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f3f2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f3f6:	4619      	mov	r1, r3
 800f3f8:	6878      	ldr	r0, [r7, #4]
 800f3fa:	f000 f83b 	bl	800f474 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800f3fe:	e023      	b.n	800f448 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800f400:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f404:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d009      	beq.n	800f420 <HAL_UART_IRQHandler+0x4f4>
 800f40c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f410:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f414:	2b00      	cmp	r3, #0
 800f416:	d003      	beq.n	800f420 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800f418:	6878      	ldr	r0, [r7, #4]
 800f41a:	f000 f8e5 	bl	800f5e8 <UART_Transmit_IT>
    return;
 800f41e:	e014      	b.n	800f44a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800f420:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f424:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d00e      	beq.n	800f44a <HAL_UART_IRQHandler+0x51e>
 800f42c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f430:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f434:	2b00      	cmp	r3, #0
 800f436:	d008      	beq.n	800f44a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800f438:	6878      	ldr	r0, [r7, #4]
 800f43a:	f000 f924 	bl	800f686 <UART_EndTransmit_IT>
    return;
 800f43e:	e004      	b.n	800f44a <HAL_UART_IRQHandler+0x51e>
    return;
 800f440:	bf00      	nop
 800f442:	e002      	b.n	800f44a <HAL_UART_IRQHandler+0x51e>
      return;
 800f444:	bf00      	nop
 800f446:	e000      	b.n	800f44a <HAL_UART_IRQHandler+0x51e>
      return;
 800f448:	bf00      	nop
  }
}
 800f44a:	37e8      	adds	r7, #232	@ 0xe8
 800f44c:	46bd      	mov	sp, r7
 800f44e:	bd80      	pop	{r7, pc}

0800f450 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f450:	b480      	push	{r7}
 800f452:	b083      	sub	sp, #12
 800f454:	af00      	add	r7, sp, #0
 800f456:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800f458:	bf00      	nop
 800f45a:	370c      	adds	r7, #12
 800f45c:	46bd      	mov	sp, r7
 800f45e:	bc80      	pop	{r7}
 800f460:	4770      	bx	lr

0800f462 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f462:	b480      	push	{r7}
 800f464:	b083      	sub	sp, #12
 800f466:	af00      	add	r7, sp, #0
 800f468:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800f46a:	bf00      	nop
 800f46c:	370c      	adds	r7, #12
 800f46e:	46bd      	mov	sp, r7
 800f470:	bc80      	pop	{r7}
 800f472:	4770      	bx	lr

0800f474 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f474:	b480      	push	{r7}
 800f476:	b083      	sub	sp, #12
 800f478:	af00      	add	r7, sp, #0
 800f47a:	6078      	str	r0, [r7, #4]
 800f47c:	460b      	mov	r3, r1
 800f47e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f480:	bf00      	nop
 800f482:	370c      	adds	r7, #12
 800f484:	46bd      	mov	sp, r7
 800f486:	bc80      	pop	{r7}
 800f488:	4770      	bx	lr

0800f48a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f48a:	b480      	push	{r7}
 800f48c:	b085      	sub	sp, #20
 800f48e:	af00      	add	r7, sp, #0
 800f490:	60f8      	str	r0, [r7, #12]
 800f492:	60b9      	str	r1, [r7, #8]
 800f494:	4613      	mov	r3, r2
 800f496:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	68ba      	ldr	r2, [r7, #8]
 800f49c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	88fa      	ldrh	r2, [r7, #6]
 800f4a2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	88fa      	ldrh	r2, [r7, #6]
 800f4a8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	2222      	movs	r2, #34	@ 0x22
 800f4b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	691b      	ldr	r3, [r3, #16]
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d007      	beq.n	800f4d0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	68da      	ldr	r2, [r3, #12]
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f4ce:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	695a      	ldr	r2, [r3, #20]
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	f042 0201 	orr.w	r2, r2, #1
 800f4de:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	68da      	ldr	r2, [r3, #12]
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	f042 0220 	orr.w	r2, r2, #32
 800f4ee:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800f4f0:	2300      	movs	r3, #0
}
 800f4f2:	4618      	mov	r0, r3
 800f4f4:	3714      	adds	r7, #20
 800f4f6:	46bd      	mov	sp, r7
 800f4f8:	bc80      	pop	{r7}
 800f4fa:	4770      	bx	lr

0800f4fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f4fc:	b480      	push	{r7}
 800f4fe:	b095      	sub	sp, #84	@ 0x54
 800f500:	af00      	add	r7, sp, #0
 800f502:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	330c      	adds	r3, #12
 800f50a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f50c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f50e:	e853 3f00 	ldrex	r3, [r3]
 800f512:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f516:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f51a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	330c      	adds	r3, #12
 800f522:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f524:	643a      	str	r2, [r7, #64]	@ 0x40
 800f526:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f528:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f52a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f52c:	e841 2300 	strex	r3, r2, [r1]
 800f530:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f534:	2b00      	cmp	r3, #0
 800f536:	d1e5      	bne.n	800f504 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	3314      	adds	r3, #20
 800f53e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f540:	6a3b      	ldr	r3, [r7, #32]
 800f542:	e853 3f00 	ldrex	r3, [r3]
 800f546:	61fb      	str	r3, [r7, #28]
   return(result);
 800f548:	69fb      	ldr	r3, [r7, #28]
 800f54a:	f023 0301 	bic.w	r3, r3, #1
 800f54e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	3314      	adds	r3, #20
 800f556:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f558:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f55a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f55c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f55e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f560:	e841 2300 	strex	r3, r2, [r1]
 800f564:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d1e5      	bne.n	800f538 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f570:	2b01      	cmp	r3, #1
 800f572:	d119      	bne.n	800f5a8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	330c      	adds	r3, #12
 800f57a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	e853 3f00 	ldrex	r3, [r3]
 800f582:	60bb      	str	r3, [r7, #8]
   return(result);
 800f584:	68bb      	ldr	r3, [r7, #8]
 800f586:	f023 0310 	bic.w	r3, r3, #16
 800f58a:	647b      	str	r3, [r7, #68]	@ 0x44
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	330c      	adds	r3, #12
 800f592:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f594:	61ba      	str	r2, [r7, #24]
 800f596:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f598:	6979      	ldr	r1, [r7, #20]
 800f59a:	69ba      	ldr	r2, [r7, #24]
 800f59c:	e841 2300 	strex	r3, r2, [r1]
 800f5a0:	613b      	str	r3, [r7, #16]
   return(result);
 800f5a2:	693b      	ldr	r3, [r7, #16]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d1e5      	bne.n	800f574 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	2220      	movs	r2, #32
 800f5ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	2200      	movs	r2, #0
 800f5b4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800f5b6:	bf00      	nop
 800f5b8:	3754      	adds	r7, #84	@ 0x54
 800f5ba:	46bd      	mov	sp, r7
 800f5bc:	bc80      	pop	{r7}
 800f5be:	4770      	bx	lr

0800f5c0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f5c0:	b580      	push	{r7, lr}
 800f5c2:	b084      	sub	sp, #16
 800f5c4:	af00      	add	r7, sp, #0
 800f5c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	2200      	movs	r2, #0
 800f5d2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	2200      	movs	r2, #0
 800f5d8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f5da:	68f8      	ldr	r0, [r7, #12]
 800f5dc:	f7ff ff41 	bl	800f462 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f5e0:	bf00      	nop
 800f5e2:	3710      	adds	r7, #16
 800f5e4:	46bd      	mov	sp, r7
 800f5e6:	bd80      	pop	{r7, pc}

0800f5e8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800f5e8:	b480      	push	{r7}
 800f5ea:	b085      	sub	sp, #20
 800f5ec:	af00      	add	r7, sp, #0
 800f5ee:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f5f6:	b2db      	uxtb	r3, r3
 800f5f8:	2b21      	cmp	r3, #33	@ 0x21
 800f5fa:	d13e      	bne.n	800f67a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	689b      	ldr	r3, [r3, #8]
 800f600:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f604:	d114      	bne.n	800f630 <UART_Transmit_IT+0x48>
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	691b      	ldr	r3, [r3, #16]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d110      	bne.n	800f630 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	6a1b      	ldr	r3, [r3, #32]
 800f612:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	881b      	ldrh	r3, [r3, #0]
 800f618:	461a      	mov	r2, r3
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f622:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	6a1b      	ldr	r3, [r3, #32]
 800f628:	1c9a      	adds	r2, r3, #2
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	621a      	str	r2, [r3, #32]
 800f62e:	e008      	b.n	800f642 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	6a1b      	ldr	r3, [r3, #32]
 800f634:	1c59      	adds	r1, r3, #1
 800f636:	687a      	ldr	r2, [r7, #4]
 800f638:	6211      	str	r1, [r2, #32]
 800f63a:	781a      	ldrb	r2, [r3, #0]
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800f646:	b29b      	uxth	r3, r3
 800f648:	3b01      	subs	r3, #1
 800f64a:	b29b      	uxth	r3, r3
 800f64c:	687a      	ldr	r2, [r7, #4]
 800f64e:	4619      	mov	r1, r3
 800f650:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800f652:	2b00      	cmp	r3, #0
 800f654:	d10f      	bne.n	800f676 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	68da      	ldr	r2, [r3, #12]
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	681b      	ldr	r3, [r3, #0]
 800f660:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f664:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	68da      	ldr	r2, [r3, #12]
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f674:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800f676:	2300      	movs	r3, #0
 800f678:	e000      	b.n	800f67c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800f67a:	2302      	movs	r3, #2
  }
}
 800f67c:	4618      	mov	r0, r3
 800f67e:	3714      	adds	r7, #20
 800f680:	46bd      	mov	sp, r7
 800f682:	bc80      	pop	{r7}
 800f684:	4770      	bx	lr

0800f686 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f686:	b580      	push	{r7, lr}
 800f688:	b082      	sub	sp, #8
 800f68a:	af00      	add	r7, sp, #0
 800f68c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	681b      	ldr	r3, [r3, #0]
 800f692:	68da      	ldr	r2, [r3, #12]
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f69c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	2220      	movs	r2, #32
 800f6a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f6a6:	6878      	ldr	r0, [r7, #4]
 800f6a8:	f7ff fed2 	bl	800f450 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800f6ac:	2300      	movs	r3, #0
}
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	3708      	adds	r7, #8
 800f6b2:	46bd      	mov	sp, r7
 800f6b4:	bd80      	pop	{r7, pc}

0800f6b6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800f6b6:	b580      	push	{r7, lr}
 800f6b8:	b08c      	sub	sp, #48	@ 0x30
 800f6ba:	af00      	add	r7, sp, #0
 800f6bc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f6c4:	b2db      	uxtb	r3, r3
 800f6c6:	2b22      	cmp	r3, #34	@ 0x22
 800f6c8:	f040 80ae 	bne.w	800f828 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	689b      	ldr	r3, [r3, #8]
 800f6d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f6d4:	d117      	bne.n	800f706 <UART_Receive_IT+0x50>
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	691b      	ldr	r3, [r3, #16]
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d113      	bne.n	800f706 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800f6de:	2300      	movs	r3, #0
 800f6e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6e6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	685b      	ldr	r3, [r3, #4]
 800f6ee:	b29b      	uxth	r3, r3
 800f6f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f6f4:	b29a      	uxth	r2, r3
 800f6f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6fe:	1c9a      	adds	r2, r3, #2
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	629a      	str	r2, [r3, #40]	@ 0x28
 800f704:	e026      	b.n	800f754 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f70a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800f70c:	2300      	movs	r3, #0
 800f70e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	689b      	ldr	r3, [r3, #8]
 800f714:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f718:	d007      	beq.n	800f72a <UART_Receive_IT+0x74>
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	689b      	ldr	r3, [r3, #8]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d10a      	bne.n	800f738 <UART_Receive_IT+0x82>
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	691b      	ldr	r3, [r3, #16]
 800f726:	2b00      	cmp	r3, #0
 800f728:	d106      	bne.n	800f738 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	685b      	ldr	r3, [r3, #4]
 800f730:	b2da      	uxtb	r2, r3
 800f732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f734:	701a      	strb	r2, [r3, #0]
 800f736:	e008      	b.n	800f74a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	681b      	ldr	r3, [r3, #0]
 800f73c:	685b      	ldr	r3, [r3, #4]
 800f73e:	b2db      	uxtb	r3, r3
 800f740:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f744:	b2da      	uxtb	r2, r3
 800f746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f748:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f74e:	1c5a      	adds	r2, r3, #1
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800f758:	b29b      	uxth	r3, r3
 800f75a:	3b01      	subs	r3, #1
 800f75c:	b29b      	uxth	r3, r3
 800f75e:	687a      	ldr	r2, [r7, #4]
 800f760:	4619      	mov	r1, r3
 800f762:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800f764:	2b00      	cmp	r3, #0
 800f766:	d15d      	bne.n	800f824 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	68da      	ldr	r2, [r3, #12]
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	681b      	ldr	r3, [r3, #0]
 800f772:	f022 0220 	bic.w	r2, r2, #32
 800f776:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	68da      	ldr	r2, [r3, #12]
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800f786:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	695a      	ldr	r2, [r3, #20]
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	f022 0201 	bic.w	r2, r2, #1
 800f796:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	2220      	movs	r2, #32
 800f79c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	2200      	movs	r2, #0
 800f7a4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f7aa:	2b01      	cmp	r3, #1
 800f7ac:	d135      	bne.n	800f81a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	2200      	movs	r2, #0
 800f7b2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	681b      	ldr	r3, [r3, #0]
 800f7b8:	330c      	adds	r3, #12
 800f7ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7bc:	697b      	ldr	r3, [r7, #20]
 800f7be:	e853 3f00 	ldrex	r3, [r3]
 800f7c2:	613b      	str	r3, [r7, #16]
   return(result);
 800f7c4:	693b      	ldr	r3, [r7, #16]
 800f7c6:	f023 0310 	bic.w	r3, r3, #16
 800f7ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	330c      	adds	r3, #12
 800f7d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f7d4:	623a      	str	r2, [r7, #32]
 800f7d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7d8:	69f9      	ldr	r1, [r7, #28]
 800f7da:	6a3a      	ldr	r2, [r7, #32]
 800f7dc:	e841 2300 	strex	r3, r2, [r1]
 800f7e0:	61bb      	str	r3, [r7, #24]
   return(result);
 800f7e2:	69bb      	ldr	r3, [r7, #24]
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d1e5      	bne.n	800f7b4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	f003 0310 	and.w	r3, r3, #16
 800f7f2:	2b10      	cmp	r3, #16
 800f7f4:	d10a      	bne.n	800f80c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800f7f6:	2300      	movs	r3, #0
 800f7f8:	60fb      	str	r3, [r7, #12]
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	60fb      	str	r3, [r7, #12]
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	685b      	ldr	r3, [r3, #4]
 800f808:	60fb      	str	r3, [r7, #12]
 800f80a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800f810:	4619      	mov	r1, r3
 800f812:	6878      	ldr	r0, [r7, #4]
 800f814:	f7ff fe2e 	bl	800f474 <HAL_UARTEx_RxEventCallback>
 800f818:	e002      	b.n	800f820 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800f81a:	6878      	ldr	r0, [r7, #4]
 800f81c:	f7fa ff66 	bl	800a6ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800f820:	2300      	movs	r3, #0
 800f822:	e002      	b.n	800f82a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800f824:	2300      	movs	r3, #0
 800f826:	e000      	b.n	800f82a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800f828:	2302      	movs	r3, #2
  }
}
 800f82a:	4618      	mov	r0, r3
 800f82c:	3730      	adds	r7, #48	@ 0x30
 800f82e:	46bd      	mov	sp, r7
 800f830:	bd80      	pop	{r7, pc}
	...

0800f834 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f834:	b580      	push	{r7, lr}
 800f836:	b084      	sub	sp, #16
 800f838:	af00      	add	r7, sp, #0
 800f83a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	691b      	ldr	r3, [r3, #16]
 800f842:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	68da      	ldr	r2, [r3, #12]
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	430a      	orrs	r2, r1
 800f850:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	689a      	ldr	r2, [r3, #8]
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	691b      	ldr	r3, [r3, #16]
 800f85a:	431a      	orrs	r2, r3
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	695b      	ldr	r3, [r3, #20]
 800f860:	4313      	orrs	r3, r2
 800f862:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	68db      	ldr	r3, [r3, #12]
 800f86a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800f86e:	f023 030c 	bic.w	r3, r3, #12
 800f872:	687a      	ldr	r2, [r7, #4]
 800f874:	6812      	ldr	r2, [r2, #0]
 800f876:	68b9      	ldr	r1, [r7, #8]
 800f878:	430b      	orrs	r3, r1
 800f87a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	695b      	ldr	r3, [r3, #20]
 800f882:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	699a      	ldr	r2, [r3, #24]
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	430a      	orrs	r2, r1
 800f890:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	4a2c      	ldr	r2, [pc, #176]	@ (800f948 <UART_SetConfig+0x114>)
 800f898:	4293      	cmp	r3, r2
 800f89a:	d103      	bne.n	800f8a4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800f89c:	f7fd fb7c 	bl	800cf98 <HAL_RCC_GetPCLK2Freq>
 800f8a0:	60f8      	str	r0, [r7, #12]
 800f8a2:	e002      	b.n	800f8aa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800f8a4:	f7fd fb64 	bl	800cf70 <HAL_RCC_GetPCLK1Freq>
 800f8a8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f8aa:	68fa      	ldr	r2, [r7, #12]
 800f8ac:	4613      	mov	r3, r2
 800f8ae:	009b      	lsls	r3, r3, #2
 800f8b0:	4413      	add	r3, r2
 800f8b2:	009a      	lsls	r2, r3, #2
 800f8b4:	441a      	add	r2, r3
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	685b      	ldr	r3, [r3, #4]
 800f8ba:	009b      	lsls	r3, r3, #2
 800f8bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800f8c0:	4a22      	ldr	r2, [pc, #136]	@ (800f94c <UART_SetConfig+0x118>)
 800f8c2:	fba2 2303 	umull	r2, r3, r2, r3
 800f8c6:	095b      	lsrs	r3, r3, #5
 800f8c8:	0119      	lsls	r1, r3, #4
 800f8ca:	68fa      	ldr	r2, [r7, #12]
 800f8cc:	4613      	mov	r3, r2
 800f8ce:	009b      	lsls	r3, r3, #2
 800f8d0:	4413      	add	r3, r2
 800f8d2:	009a      	lsls	r2, r3, #2
 800f8d4:	441a      	add	r2, r3
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	685b      	ldr	r3, [r3, #4]
 800f8da:	009b      	lsls	r3, r3, #2
 800f8dc:	fbb2 f2f3 	udiv	r2, r2, r3
 800f8e0:	4b1a      	ldr	r3, [pc, #104]	@ (800f94c <UART_SetConfig+0x118>)
 800f8e2:	fba3 0302 	umull	r0, r3, r3, r2
 800f8e6:	095b      	lsrs	r3, r3, #5
 800f8e8:	2064      	movs	r0, #100	@ 0x64
 800f8ea:	fb00 f303 	mul.w	r3, r0, r3
 800f8ee:	1ad3      	subs	r3, r2, r3
 800f8f0:	011b      	lsls	r3, r3, #4
 800f8f2:	3332      	adds	r3, #50	@ 0x32
 800f8f4:	4a15      	ldr	r2, [pc, #84]	@ (800f94c <UART_SetConfig+0x118>)
 800f8f6:	fba2 2303 	umull	r2, r3, r2, r3
 800f8fa:	095b      	lsrs	r3, r3, #5
 800f8fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f900:	4419      	add	r1, r3
 800f902:	68fa      	ldr	r2, [r7, #12]
 800f904:	4613      	mov	r3, r2
 800f906:	009b      	lsls	r3, r3, #2
 800f908:	4413      	add	r3, r2
 800f90a:	009a      	lsls	r2, r3, #2
 800f90c:	441a      	add	r2, r3
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	685b      	ldr	r3, [r3, #4]
 800f912:	009b      	lsls	r3, r3, #2
 800f914:	fbb2 f2f3 	udiv	r2, r2, r3
 800f918:	4b0c      	ldr	r3, [pc, #48]	@ (800f94c <UART_SetConfig+0x118>)
 800f91a:	fba3 0302 	umull	r0, r3, r3, r2
 800f91e:	095b      	lsrs	r3, r3, #5
 800f920:	2064      	movs	r0, #100	@ 0x64
 800f922:	fb00 f303 	mul.w	r3, r0, r3
 800f926:	1ad3      	subs	r3, r2, r3
 800f928:	011b      	lsls	r3, r3, #4
 800f92a:	3332      	adds	r3, #50	@ 0x32
 800f92c:	4a07      	ldr	r2, [pc, #28]	@ (800f94c <UART_SetConfig+0x118>)
 800f92e:	fba2 2303 	umull	r2, r3, r2, r3
 800f932:	095b      	lsrs	r3, r3, #5
 800f934:	f003 020f 	and.w	r2, r3, #15
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	440a      	add	r2, r1
 800f93e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800f940:	bf00      	nop
 800f942:	3710      	adds	r7, #16
 800f944:	46bd      	mov	sp, r7
 800f946:	bd80      	pop	{r7, pc}
 800f948:	40013800 	.word	0x40013800
 800f94c:	51eb851f 	.word	0x51eb851f

0800f950 <memset>:
 800f950:	4603      	mov	r3, r0
 800f952:	4402      	add	r2, r0
 800f954:	4293      	cmp	r3, r2
 800f956:	d100      	bne.n	800f95a <memset+0xa>
 800f958:	4770      	bx	lr
 800f95a:	f803 1b01 	strb.w	r1, [r3], #1
 800f95e:	e7f9      	b.n	800f954 <memset+0x4>

0800f960 <__errno>:
 800f960:	4b01      	ldr	r3, [pc, #4]	@ (800f968 <__errno+0x8>)
 800f962:	6818      	ldr	r0, [r3, #0]
 800f964:	4770      	bx	lr
 800f966:	bf00      	nop
 800f968:	2000001c 	.word	0x2000001c

0800f96c <__libc_init_array>:
 800f96c:	b570      	push	{r4, r5, r6, lr}
 800f96e:	2600      	movs	r6, #0
 800f970:	4d0c      	ldr	r5, [pc, #48]	@ (800f9a4 <__libc_init_array+0x38>)
 800f972:	4c0d      	ldr	r4, [pc, #52]	@ (800f9a8 <__libc_init_array+0x3c>)
 800f974:	1b64      	subs	r4, r4, r5
 800f976:	10a4      	asrs	r4, r4, #2
 800f978:	42a6      	cmp	r6, r4
 800f97a:	d109      	bne.n	800f990 <__libc_init_array+0x24>
 800f97c:	f000 fa06 	bl	800fd8c <_init>
 800f980:	2600      	movs	r6, #0
 800f982:	4d0a      	ldr	r5, [pc, #40]	@ (800f9ac <__libc_init_array+0x40>)
 800f984:	4c0a      	ldr	r4, [pc, #40]	@ (800f9b0 <__libc_init_array+0x44>)
 800f986:	1b64      	subs	r4, r4, r5
 800f988:	10a4      	asrs	r4, r4, #2
 800f98a:	42a6      	cmp	r6, r4
 800f98c:	d105      	bne.n	800f99a <__libc_init_array+0x2e>
 800f98e:	bd70      	pop	{r4, r5, r6, pc}
 800f990:	f855 3b04 	ldr.w	r3, [r5], #4
 800f994:	4798      	blx	r3
 800f996:	3601      	adds	r6, #1
 800f998:	e7ee      	b.n	800f978 <__libc_init_array+0xc>
 800f99a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f99e:	4798      	blx	r3
 800f9a0:	3601      	adds	r6, #1
 800f9a2:	e7f2      	b.n	800f98a <__libc_init_array+0x1e>
 800f9a4:	0800fdec 	.word	0x0800fdec
 800f9a8:	0800fdec 	.word	0x0800fdec
 800f9ac:	0800fdec 	.word	0x0800fdec
 800f9b0:	0800fdf0 	.word	0x0800fdf0

0800f9b4 <log>:
 800f9b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9b6:	4604      	mov	r4, r0
 800f9b8:	460d      	mov	r5, r1
 800f9ba:	f000 f835 	bl	800fa28 <__ieee754_log>
 800f9be:	4622      	mov	r2, r4
 800f9c0:	4606      	mov	r6, r0
 800f9c2:	460f      	mov	r7, r1
 800f9c4:	462b      	mov	r3, r5
 800f9c6:	4620      	mov	r0, r4
 800f9c8:	4629      	mov	r1, r5
 800f9ca:	f7f4 fc17 	bl	80041fc <__aeabi_dcmpun>
 800f9ce:	b998      	cbnz	r0, 800f9f8 <log+0x44>
 800f9d0:	2200      	movs	r2, #0
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	4620      	mov	r0, r4
 800f9d6:	4629      	mov	r1, r5
 800f9d8:	f7f4 fc06 	bl	80041e8 <__aeabi_dcmpgt>
 800f9dc:	b960      	cbnz	r0, 800f9f8 <log+0x44>
 800f9de:	2200      	movs	r2, #0
 800f9e0:	2300      	movs	r3, #0
 800f9e2:	4620      	mov	r0, r4
 800f9e4:	4629      	mov	r1, r5
 800f9e6:	f7f4 fbd7 	bl	8004198 <__aeabi_dcmpeq>
 800f9ea:	b140      	cbz	r0, 800f9fe <log+0x4a>
 800f9ec:	f7ff ffb8 	bl	800f960 <__errno>
 800f9f0:	2322      	movs	r3, #34	@ 0x22
 800f9f2:	2600      	movs	r6, #0
 800f9f4:	4f06      	ldr	r7, [pc, #24]	@ (800fa10 <log+0x5c>)
 800f9f6:	6003      	str	r3, [r0, #0]
 800f9f8:	4630      	mov	r0, r6
 800f9fa:	4639      	mov	r1, r7
 800f9fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f9fe:	f7ff ffaf 	bl	800f960 <__errno>
 800fa02:	2321      	movs	r3, #33	@ 0x21
 800fa04:	6003      	str	r3, [r0, #0]
 800fa06:	4803      	ldr	r0, [pc, #12]	@ (800fa14 <log+0x60>)
 800fa08:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fa0c:	f000 b804 	b.w	800fa18 <nan>
 800fa10:	fff00000 	.word	0xfff00000
 800fa14:	0800fde2 	.word	0x0800fde2

0800fa18 <nan>:
 800fa18:	2000      	movs	r0, #0
 800fa1a:	4901      	ldr	r1, [pc, #4]	@ (800fa20 <nan+0x8>)
 800fa1c:	4770      	bx	lr
 800fa1e:	bf00      	nop
 800fa20:	7ff80000 	.word	0x7ff80000
 800fa24:	00000000 	.word	0x00000000

0800fa28 <__ieee754_log>:
 800fa28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa2c:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800fa30:	4602      	mov	r2, r0
 800fa32:	460b      	mov	r3, r1
 800fa34:	460d      	mov	r5, r1
 800fa36:	b087      	sub	sp, #28
 800fa38:	da24      	bge.n	800fa84 <__ieee754_log+0x5c>
 800fa3a:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 800fa3e:	4304      	orrs	r4, r0
 800fa40:	d108      	bne.n	800fa54 <__ieee754_log+0x2c>
 800fa42:	2200      	movs	r2, #0
 800fa44:	2300      	movs	r3, #0
 800fa46:	2000      	movs	r0, #0
 800fa48:	49cb      	ldr	r1, [pc, #812]	@ (800fd78 <__ieee754_log+0x350>)
 800fa4a:	f7f4 fa67 	bl	8003f1c <__aeabi_ddiv>
 800fa4e:	b007      	add	sp, #28
 800fa50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa54:	2900      	cmp	r1, #0
 800fa56:	da04      	bge.n	800fa62 <__ieee754_log+0x3a>
 800fa58:	f7f3 ff7e 	bl	8003958 <__aeabi_dsub>
 800fa5c:	2200      	movs	r2, #0
 800fa5e:	2300      	movs	r3, #0
 800fa60:	e7f3      	b.n	800fa4a <__ieee754_log+0x22>
 800fa62:	2200      	movs	r2, #0
 800fa64:	4bc5      	ldr	r3, [pc, #788]	@ (800fd7c <__ieee754_log+0x354>)
 800fa66:	f7f4 f92f 	bl	8003cc8 <__aeabi_dmul>
 800fa6a:	460b      	mov	r3, r1
 800fa6c:	460d      	mov	r5, r1
 800fa6e:	4602      	mov	r2, r0
 800fa70:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 800fa74:	48c2      	ldr	r0, [pc, #776]	@ (800fd80 <__ieee754_log+0x358>)
 800fa76:	4285      	cmp	r5, r0
 800fa78:	dd06      	ble.n	800fa88 <__ieee754_log+0x60>
 800fa7a:	4610      	mov	r0, r2
 800fa7c:	4619      	mov	r1, r3
 800fa7e:	f7f3 ff6d 	bl	800395c <__adddf3>
 800fa82:	e7e4      	b.n	800fa4e <__ieee754_log+0x26>
 800fa84:	2100      	movs	r1, #0
 800fa86:	e7f5      	b.n	800fa74 <__ieee754_log+0x4c>
 800fa88:	152c      	asrs	r4, r5, #20
 800fa8a:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800fa8e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800fa92:	440c      	add	r4, r1
 800fa94:	f505 2115 	add.w	r1, r5, #610304	@ 0x95000
 800fa98:	f601 7164 	addw	r1, r1, #3940	@ 0xf64
 800fa9c:	f401 1680 	and.w	r6, r1, #1048576	@ 0x100000
 800faa0:	f086 517f 	eor.w	r1, r6, #1069547520	@ 0x3fc00000
 800faa4:	f481 1140 	eor.w	r1, r1, #3145728	@ 0x300000
 800faa8:	ea41 0305 	orr.w	r3, r1, r5
 800faac:	4610      	mov	r0, r2
 800faae:	4619      	mov	r1, r3
 800fab0:	2200      	movs	r2, #0
 800fab2:	4bb4      	ldr	r3, [pc, #720]	@ (800fd84 <__ieee754_log+0x35c>)
 800fab4:	f7f3 ff50 	bl	8003958 <__aeabi_dsub>
 800fab8:	1cab      	adds	r3, r5, #2
 800faba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fabe:	2b02      	cmp	r3, #2
 800fac0:	4682      	mov	sl, r0
 800fac2:	468b      	mov	fp, r1
 800fac4:	f04f 0200 	mov.w	r2, #0
 800fac8:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 800facc:	dc53      	bgt.n	800fb76 <__ieee754_log+0x14e>
 800face:	2300      	movs	r3, #0
 800fad0:	f7f4 fb62 	bl	8004198 <__aeabi_dcmpeq>
 800fad4:	b1d0      	cbz	r0, 800fb0c <__ieee754_log+0xe4>
 800fad6:	2c00      	cmp	r4, #0
 800fad8:	f000 8120 	beq.w	800fd1c <__ieee754_log+0x2f4>
 800fadc:	4620      	mov	r0, r4
 800fade:	f7f4 f889 	bl	8003bf4 <__aeabi_i2d>
 800fae2:	a391      	add	r3, pc, #580	@ (adr r3, 800fd28 <__ieee754_log+0x300>)
 800fae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fae8:	4606      	mov	r6, r0
 800faea:	460f      	mov	r7, r1
 800faec:	f7f4 f8ec 	bl	8003cc8 <__aeabi_dmul>
 800faf0:	a38f      	add	r3, pc, #572	@ (adr r3, 800fd30 <__ieee754_log+0x308>)
 800faf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faf6:	4604      	mov	r4, r0
 800faf8:	460d      	mov	r5, r1
 800fafa:	4630      	mov	r0, r6
 800fafc:	4639      	mov	r1, r7
 800fafe:	f7f4 f8e3 	bl	8003cc8 <__aeabi_dmul>
 800fb02:	4602      	mov	r2, r0
 800fb04:	460b      	mov	r3, r1
 800fb06:	4620      	mov	r0, r4
 800fb08:	4629      	mov	r1, r5
 800fb0a:	e7b8      	b.n	800fa7e <__ieee754_log+0x56>
 800fb0c:	a38a      	add	r3, pc, #552	@ (adr r3, 800fd38 <__ieee754_log+0x310>)
 800fb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb12:	4650      	mov	r0, sl
 800fb14:	4659      	mov	r1, fp
 800fb16:	f7f4 f8d7 	bl	8003cc8 <__aeabi_dmul>
 800fb1a:	4602      	mov	r2, r0
 800fb1c:	460b      	mov	r3, r1
 800fb1e:	2000      	movs	r0, #0
 800fb20:	4999      	ldr	r1, [pc, #612]	@ (800fd88 <__ieee754_log+0x360>)
 800fb22:	f7f3 ff19 	bl	8003958 <__aeabi_dsub>
 800fb26:	4652      	mov	r2, sl
 800fb28:	4606      	mov	r6, r0
 800fb2a:	460f      	mov	r7, r1
 800fb2c:	465b      	mov	r3, fp
 800fb2e:	4650      	mov	r0, sl
 800fb30:	4659      	mov	r1, fp
 800fb32:	f7f4 f8c9 	bl	8003cc8 <__aeabi_dmul>
 800fb36:	4602      	mov	r2, r0
 800fb38:	460b      	mov	r3, r1
 800fb3a:	4630      	mov	r0, r6
 800fb3c:	4639      	mov	r1, r7
 800fb3e:	f7f4 f8c3 	bl	8003cc8 <__aeabi_dmul>
 800fb42:	4606      	mov	r6, r0
 800fb44:	460f      	mov	r7, r1
 800fb46:	b914      	cbnz	r4, 800fb4e <__ieee754_log+0x126>
 800fb48:	4632      	mov	r2, r6
 800fb4a:	463b      	mov	r3, r7
 800fb4c:	e0a0      	b.n	800fc90 <__ieee754_log+0x268>
 800fb4e:	4620      	mov	r0, r4
 800fb50:	f7f4 f850 	bl	8003bf4 <__aeabi_i2d>
 800fb54:	a374      	add	r3, pc, #464	@ (adr r3, 800fd28 <__ieee754_log+0x300>)
 800fb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb5a:	4680      	mov	r8, r0
 800fb5c:	4689      	mov	r9, r1
 800fb5e:	f7f4 f8b3 	bl	8003cc8 <__aeabi_dmul>
 800fb62:	a373      	add	r3, pc, #460	@ (adr r3, 800fd30 <__ieee754_log+0x308>)
 800fb64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb68:	4604      	mov	r4, r0
 800fb6a:	460d      	mov	r5, r1
 800fb6c:	4640      	mov	r0, r8
 800fb6e:	4649      	mov	r1, r9
 800fb70:	f7f4 f8aa 	bl	8003cc8 <__aeabi_dmul>
 800fb74:	e0a5      	b.n	800fcc2 <__ieee754_log+0x29a>
 800fb76:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800fb7a:	f7f3 feef 	bl	800395c <__adddf3>
 800fb7e:	4602      	mov	r2, r0
 800fb80:	460b      	mov	r3, r1
 800fb82:	4650      	mov	r0, sl
 800fb84:	4659      	mov	r1, fp
 800fb86:	f7f4 f9c9 	bl	8003f1c <__aeabi_ddiv>
 800fb8a:	e9cd 0100 	strd	r0, r1, [sp]
 800fb8e:	4620      	mov	r0, r4
 800fb90:	f7f4 f830 	bl	8003bf4 <__aeabi_i2d>
 800fb94:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fb98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fb9c:	4610      	mov	r0, r2
 800fb9e:	4619      	mov	r1, r3
 800fba0:	f7f4 f892 	bl	8003cc8 <__aeabi_dmul>
 800fba4:	4602      	mov	r2, r0
 800fba6:	460b      	mov	r3, r1
 800fba8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fbac:	f7f4 f88c 	bl	8003cc8 <__aeabi_dmul>
 800fbb0:	a363      	add	r3, pc, #396	@ (adr r3, 800fd40 <__ieee754_log+0x318>)
 800fbb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbb6:	4680      	mov	r8, r0
 800fbb8:	4689      	mov	r9, r1
 800fbba:	f7f4 f885 	bl	8003cc8 <__aeabi_dmul>
 800fbbe:	a362      	add	r3, pc, #392	@ (adr r3, 800fd48 <__ieee754_log+0x320>)
 800fbc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbc4:	f7f3 feca 	bl	800395c <__adddf3>
 800fbc8:	4642      	mov	r2, r8
 800fbca:	464b      	mov	r3, r9
 800fbcc:	f7f4 f87c 	bl	8003cc8 <__aeabi_dmul>
 800fbd0:	a35f      	add	r3, pc, #380	@ (adr r3, 800fd50 <__ieee754_log+0x328>)
 800fbd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbd6:	f7f3 fec1 	bl	800395c <__adddf3>
 800fbda:	4642      	mov	r2, r8
 800fbdc:	464b      	mov	r3, r9
 800fbde:	f7f4 f873 	bl	8003cc8 <__aeabi_dmul>
 800fbe2:	a35d      	add	r3, pc, #372	@ (adr r3, 800fd58 <__ieee754_log+0x330>)
 800fbe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe8:	f7f3 feb8 	bl	800395c <__adddf3>
 800fbec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fbf0:	f7f4 f86a 	bl	8003cc8 <__aeabi_dmul>
 800fbf4:	a35a      	add	r3, pc, #360	@ (adr r3, 800fd60 <__ieee754_log+0x338>)
 800fbf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbfa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fbfe:	4640      	mov	r0, r8
 800fc00:	4649      	mov	r1, r9
 800fc02:	f7f4 f861 	bl	8003cc8 <__aeabi_dmul>
 800fc06:	a358      	add	r3, pc, #352	@ (adr r3, 800fd68 <__ieee754_log+0x340>)
 800fc08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc0c:	f7f3 fea6 	bl	800395c <__adddf3>
 800fc10:	4642      	mov	r2, r8
 800fc12:	464b      	mov	r3, r9
 800fc14:	f7f4 f858 	bl	8003cc8 <__aeabi_dmul>
 800fc18:	a355      	add	r3, pc, #340	@ (adr r3, 800fd70 <__ieee754_log+0x348>)
 800fc1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc1e:	f7f3 fe9d 	bl	800395c <__adddf3>
 800fc22:	4642      	mov	r2, r8
 800fc24:	464b      	mov	r3, r9
 800fc26:	f7f4 f84f 	bl	8003cc8 <__aeabi_dmul>
 800fc2a:	4602      	mov	r2, r0
 800fc2c:	460b      	mov	r3, r1
 800fc2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fc32:	f7f3 fe93 	bl	800395c <__adddf3>
 800fc36:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800fc3a:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800fc3e:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800fc42:	3551      	adds	r5, #81	@ 0x51
 800fc44:	4335      	orrs	r5, r6
 800fc46:	2d00      	cmp	r5, #0
 800fc48:	4680      	mov	r8, r0
 800fc4a:	4689      	mov	r9, r1
 800fc4c:	dd48      	ble.n	800fce0 <__ieee754_log+0x2b8>
 800fc4e:	2200      	movs	r2, #0
 800fc50:	4b4d      	ldr	r3, [pc, #308]	@ (800fd88 <__ieee754_log+0x360>)
 800fc52:	4650      	mov	r0, sl
 800fc54:	4659      	mov	r1, fp
 800fc56:	f7f4 f837 	bl	8003cc8 <__aeabi_dmul>
 800fc5a:	4652      	mov	r2, sl
 800fc5c:	465b      	mov	r3, fp
 800fc5e:	f7f4 f833 	bl	8003cc8 <__aeabi_dmul>
 800fc62:	4602      	mov	r2, r0
 800fc64:	460b      	mov	r3, r1
 800fc66:	4606      	mov	r6, r0
 800fc68:	460f      	mov	r7, r1
 800fc6a:	4640      	mov	r0, r8
 800fc6c:	4649      	mov	r1, r9
 800fc6e:	f7f3 fe75 	bl	800395c <__adddf3>
 800fc72:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fc76:	f7f4 f827 	bl	8003cc8 <__aeabi_dmul>
 800fc7a:	4680      	mov	r8, r0
 800fc7c:	4689      	mov	r9, r1
 800fc7e:	b964      	cbnz	r4, 800fc9a <__ieee754_log+0x272>
 800fc80:	4602      	mov	r2, r0
 800fc82:	460b      	mov	r3, r1
 800fc84:	4630      	mov	r0, r6
 800fc86:	4639      	mov	r1, r7
 800fc88:	f7f3 fe66 	bl	8003958 <__aeabi_dsub>
 800fc8c:	4602      	mov	r2, r0
 800fc8e:	460b      	mov	r3, r1
 800fc90:	4650      	mov	r0, sl
 800fc92:	4659      	mov	r1, fp
 800fc94:	f7f3 fe60 	bl	8003958 <__aeabi_dsub>
 800fc98:	e6d9      	b.n	800fa4e <__ieee754_log+0x26>
 800fc9a:	a323      	add	r3, pc, #140	@ (adr r3, 800fd28 <__ieee754_log+0x300>)
 800fc9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fca0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fca4:	f7f4 f810 	bl	8003cc8 <__aeabi_dmul>
 800fca8:	a321      	add	r3, pc, #132	@ (adr r3, 800fd30 <__ieee754_log+0x308>)
 800fcaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcae:	4604      	mov	r4, r0
 800fcb0:	460d      	mov	r5, r1
 800fcb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fcb6:	f7f4 f807 	bl	8003cc8 <__aeabi_dmul>
 800fcba:	4642      	mov	r2, r8
 800fcbc:	464b      	mov	r3, r9
 800fcbe:	f7f3 fe4d 	bl	800395c <__adddf3>
 800fcc2:	4602      	mov	r2, r0
 800fcc4:	460b      	mov	r3, r1
 800fcc6:	4630      	mov	r0, r6
 800fcc8:	4639      	mov	r1, r7
 800fcca:	f7f3 fe45 	bl	8003958 <__aeabi_dsub>
 800fcce:	4652      	mov	r2, sl
 800fcd0:	465b      	mov	r3, fp
 800fcd2:	f7f3 fe41 	bl	8003958 <__aeabi_dsub>
 800fcd6:	4602      	mov	r2, r0
 800fcd8:	460b      	mov	r3, r1
 800fcda:	4620      	mov	r0, r4
 800fcdc:	4629      	mov	r1, r5
 800fcde:	e7d9      	b.n	800fc94 <__ieee754_log+0x26c>
 800fce0:	4602      	mov	r2, r0
 800fce2:	460b      	mov	r3, r1
 800fce4:	4650      	mov	r0, sl
 800fce6:	4659      	mov	r1, fp
 800fce8:	f7f3 fe36 	bl	8003958 <__aeabi_dsub>
 800fcec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fcf0:	f7f3 ffea 	bl	8003cc8 <__aeabi_dmul>
 800fcf4:	4606      	mov	r6, r0
 800fcf6:	460f      	mov	r7, r1
 800fcf8:	2c00      	cmp	r4, #0
 800fcfa:	f43f af25 	beq.w	800fb48 <__ieee754_log+0x120>
 800fcfe:	a30a      	add	r3, pc, #40	@ (adr r3, 800fd28 <__ieee754_log+0x300>)
 800fd00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fd08:	f7f3 ffde 	bl	8003cc8 <__aeabi_dmul>
 800fd0c:	a308      	add	r3, pc, #32	@ (adr r3, 800fd30 <__ieee754_log+0x308>)
 800fd0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd12:	4604      	mov	r4, r0
 800fd14:	460d      	mov	r5, r1
 800fd16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fd1a:	e729      	b.n	800fb70 <__ieee754_log+0x148>
 800fd1c:	2000      	movs	r0, #0
 800fd1e:	2100      	movs	r1, #0
 800fd20:	e695      	b.n	800fa4e <__ieee754_log+0x26>
 800fd22:	bf00      	nop
 800fd24:	f3af 8000 	nop.w
 800fd28:	fee00000 	.word	0xfee00000
 800fd2c:	3fe62e42 	.word	0x3fe62e42
 800fd30:	35793c76 	.word	0x35793c76
 800fd34:	3dea39ef 	.word	0x3dea39ef
 800fd38:	55555555 	.word	0x55555555
 800fd3c:	3fd55555 	.word	0x3fd55555
 800fd40:	df3e5244 	.word	0xdf3e5244
 800fd44:	3fc2f112 	.word	0x3fc2f112
 800fd48:	96cb03de 	.word	0x96cb03de
 800fd4c:	3fc74664 	.word	0x3fc74664
 800fd50:	94229359 	.word	0x94229359
 800fd54:	3fd24924 	.word	0x3fd24924
 800fd58:	55555593 	.word	0x55555593
 800fd5c:	3fe55555 	.word	0x3fe55555
 800fd60:	d078c69f 	.word	0xd078c69f
 800fd64:	3fc39a09 	.word	0x3fc39a09
 800fd68:	1d8e78af 	.word	0x1d8e78af
 800fd6c:	3fcc71c5 	.word	0x3fcc71c5
 800fd70:	9997fa04 	.word	0x9997fa04
 800fd74:	3fd99999 	.word	0x3fd99999
 800fd78:	c3500000 	.word	0xc3500000
 800fd7c:	43500000 	.word	0x43500000
 800fd80:	7fefffff 	.word	0x7fefffff
 800fd84:	3ff00000 	.word	0x3ff00000
 800fd88:	3fe00000 	.word	0x3fe00000

0800fd8c <_init>:
 800fd8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd8e:	bf00      	nop
 800fd90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd92:	bc08      	pop	{r3}
 800fd94:	469e      	mov	lr, r3
 800fd96:	4770      	bx	lr

0800fd98 <_fini>:
 800fd98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd9a:	bf00      	nop
 800fd9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd9e:	bc08      	pop	{r3}
 800fda0:	469e      	mov	lr, r3
 800fda2:	4770      	bx	lr
