// Seed: 2776112754
module module_0;
  wire id_1, \id_2 ;
  assign module_1.id_2 = 0;
  logic \id_3 = -1;
  assign \id_2 = \id_2 ;
  wire id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd15
) (
    input tri1 _id_0,
    input wor id_1,
    output tri id_2,
    output wand id_3,
    input supply1 id_4
);
  wire [id_0 : -1] id_6;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
module module_2 #(
    parameter id_3 = 32'd68,
    parameter id_7 = 32'd15,
    parameter id_8 = 32'd36
) (
    input supply1 id_0,
    output uwire id_1,
    input supply1 id_2,
    input wor _id_3,
    output supply1 id_4,
    output supply0 id_5
);
  logic [id_3 : -1] _id_7[1 : -1];
  module_0 modCall_1 ();
  assign modCall_1.\id_3 = 0;
  logic _id_8;
  supply1 [id_8 : id_7] id_9 = -1;
endmodule
