# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Project1_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/DE2_115.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DE2_115
# -- Compiling architecture structural of DE2_115
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_level
# -- Compiling architecture Structural of top_level
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(216): (vcom-1436) Actual expression (prefix expression) of formal "up" is not globally static.
# 
# ** Warning: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(290): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 2 is not equal to right length 4).
# 
# ** Warning: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(292): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 2 is not equal to right length 4).
# 
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(318): VHDL Compiler exiting
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Project1_run_msim_rtl_vhdl.do line 9
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd}"
vcom -reportprogress 300 -work work C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_level
# -- Compiling architecture Structural of top_level
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(216): (vcom-1436) Actual expression (prefix expression) of formal "up" is not globally static.
# 
# ** Warning: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(290): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 2 is not equal to right length 4).
# 
# ** Warning: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(292): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 2 is not equal to right length 4).
# 
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(318): VHDL Compiler exiting
vcom -reportprogress 30 -work work C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_level
# -- Compiling architecture Structural of top_level
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(216): (vcom-1436) Actual expression (prefix expression) of formal "up" is not globally static.
# 
# ** Warning: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(290): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 2 is not equal to right length 4).
# 
# ** Warning: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(292): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 2 is not equal to right length 4).
# 
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(318): VHDL Compiler exiting
vcom -reportprogress 300 -work work C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_level
# -- Compiling architecture Structural of top_level
# ** Warning: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(291): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 2 is not equal to right length 4).
# 
# ** Warning: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(293): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 2 is not equal to right length 4).
# 
vcom -reportprogress 300 -work work C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_level
# -- Compiling architecture Structural of top_level
# ** Warning: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd(293): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 2 is not equal to right length 4).
# 
vcom -reportprogress 300 -work work C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_level
# -- Compiling architecture Structural of top_level
