verilog work "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/bool16_5.v"
verilog work "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/bitshift_7.v"
verilog work "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/alucmp_6.v"
verilog work "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/16bitadder_4.v"
verilog work "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/alu16_3.v"
verilog work "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/alu_tester_2.v"
verilog work "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/mojo_top_0.v"
