\hypertarget{stm32l4xx_8h}{}\doxysection{Core/\+Src/system/stm32l4xx.h File Reference}
\label{stm32l4xx_8h}\index{Core/Src/system/stm32l4xx.h@{Core/Src/system/stm32l4xx.h}}


CMSIS STM32\+L4xx Device Peripheral Access Layer Header File.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries STM32\+L4}
\begin{DoxyCompactList}\small\item\em STM32 Family. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gad4521baecdabba9531048aef710a6bb9}{\+\_\+\+\_\+\+STM32\+L4\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN}}~(0x01)
\begin{DoxyCompactList}\small\item\em Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga4d6d1f6776490687bde768379e5ab36b}{\+\_\+\+\_\+\+STM32\+L4\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB1}}~(0x07)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga2e2763e5989b86d6786a8615b0dfbcb9}{\+\_\+\+\_\+\+STM32\+L4\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB2}}~(0x02)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gae44471dbb98e99cacc665d7a80e18259}{\+\_\+\+\_\+\+STM32\+L4\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+RC}}~(0x00)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga2db0eff678684f33447be14b855aee80}{\+\_\+\+\_\+\+STM32\+L4\+\_\+\+CMSIS\+\_\+\+VERSION}}
\item 
\#define {\bfseries IS\+\_\+\+FUNCTIONAL\+\_\+\+STATE}(STATE)~(((STATE) == DISABLE) $\vert$$\vert$ ((STATE) == ENABLE))
\item 
\#define {\bfseries SET\+\_\+\+BIT}(REG,  BIT)~((REG) $\vert$= (BIT))
\item 
\#define {\bfseries CLEAR\+\_\+\+BIT}(REG,  BIT)~((REG) \&= $\sim$(BIT))
\item 
\#define {\bfseries READ\+\_\+\+BIT}(REG,  BIT)~((REG) \& (BIT))
\item 
\#define {\bfseries CLEAR\+\_\+\+REG}(REG)~((REG) = (0x0))
\item 
\#define {\bfseries WRITE\+\_\+\+REG}(REG,  VAL)~((REG) = (VAL))
\item 
\#define {\bfseries READ\+\_\+\+REG}(REG)~((REG))
\item 
\#define {\bfseries MODIFY\+\_\+\+REG}(REG,  CLEARMASK,  SETMASK)~WRITE\+\_\+\+REG((REG), (((READ\+\_\+\+REG(REG)) \& ($\sim$(CLEARMASK))) $\vert$ (SETMASK)))
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga5daccb3b4245b833e81ff60fd1f4cf80}{ATOMIC\+\_\+\+SET\+\_\+\+BIT}}(REG,  BIT)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga08dfef58d3b054b80745eda49e8907fb}{ATOMIC\+\_\+\+CLEAR\+\_\+\+BIT}}(REG,  BIT)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga89dc36b64605a58fd1666d76b51bde1c}{ATOMIC\+\_\+\+MODIFY\+\_\+\+REG}}(REG,  CLEARMSK,  SETMASK)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga567c489b25ec989c6ffcda6e1a49c4c2}{ATOMIC\+\_\+\+SETH\+\_\+\+BIT}}(REG,  BIT)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga72150176ac8514f3a9f71b354d344661}{ATOMIC\+\_\+\+CLEARH\+\_\+\+BIT}}(REG,  BIT)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga8774e17ec273484ebb30efd3f9307f3a}{ATOMIC\+\_\+\+MODIFYH\+\_\+\+REG}}(REG,  CLEARMSK,  SETMASK)
\item 
\#define {\bfseries POSITION\+\_\+\+VAL}(VAL)~(\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaf32ee2525f946bce31504904f3ef8243}{\+\_\+\+\_\+\+CLZ}}(\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaf944a7b7d8fd70164cca27669316bcf7}{\+\_\+\+\_\+\+RBIT}}(VAL)))
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum Flag\+Status {\bfseries ITStatus}
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___exported__types_ga89136caac2e14c55151f527ac02daaff}\label{group___exported__types_ga89136caac2e14c55151f527ac02daaff}} 
enum {\bfseries Flag\+Status} \{ {\bfseries RESET} = 0
, {\bfseries SET} = !\+RESET
 \}
\item 
\mbox{\Hypertarget{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}\label{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}} 
enum {\bfseries Functional\+State} \{ {\bfseries DISABLE} = 0
, {\bfseries ENABLE} = !\+DISABLE
 \}
\item 
\mbox{\Hypertarget{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}\label{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}} 
enum {\bfseries Error\+Status} \{ {\bfseries SUCCESS} = 0
, {\bfseries ERROR} = !\+SUCCESS
 \}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS STM32\+L4xx Device Peripheral Access Layer Header File. 

\begin{DoxyAuthor}{Author}
MCD Application Team \begin{DoxyVerb}     The file is the unique include file that the application programmer
     is using in the C source code, usually in main.c. This file contains:
      - Configuration section that allows to select:
         - The STM32L4xx device used in the target application
         - To use or not the peripheral's drivers in application code(i.e.
           code will be based on direct access to peripheral's registers
           rather than drivers API), this option is controlled by
           "#define USE_HAL_DRIVER"
\end{DoxyVerb}

\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 