<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>Paparazzi UAS: sw/airborne/boards/vms_ecu/chibios/v1.0/mcuconf.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="penguin_icon.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Paparazzi UAS
   &#160;<span id="projectnumber">v5.12_stable-2-g9c592a7-dirty</span>
   </div>
   <div id="projectbrief">Paparazzi is a free software Unmanned Aircraft System.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('vms__ecu_2chibios_2v1_80_2mcuconf_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">mcuconf.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="vms__ecu_2chibios_2v1_80_2mcuconf_8h__dep__incl.png" border="0" usemap="#sw_2airborne_2boards_2vms__ecu_2chibios_2v1_80_2mcuconf_8hdep" alt=""/></div>
<map name="sw_2airborne_2boards_2vms__ecu_2chibios_2v1_80_2mcuconf_8hdep" id="sw_2airborne_2boards_2vms__ecu_2chibios_2v1_80_2mcuconf_8hdep">
<area shape="rect" id="node2" href="halconf_8h.html" title="sw/airborne/arch/chibios\l/halconf.h" alt="" coords="5,117,180,158"/><area shape="rect" id="node3" href="sdLog_8h.html" title="sw/airborne/modules\l/loggers/sdlog_chibios\l/sdLog.h" alt="" coords="205,109,367,165"/><area shape="rect" id="node4" href="sdLog_8c.html" title="sw/airborne/modules\l/loggers/sdlog_chibios\l/sdLog.c" alt="" coords="86,213,249,269"/><area shape="rect" id="node5" href="sdlog__chibios_8c.html" title="sw/airborne/modules\l/loggers/sdlog_chibios.c" alt="" coords="183,325,357,366"/><area shape="rect" id="node6" href="sdlog__chibios_8h.html" title="sw/airborne/modules\l/loggers/sdlog_chibios.h" alt="" coords="357,221,532,262"/><area shape="rect" id="node7" href="usbStorage_8c.html" title="sw/airborne/modules\l/loggers/sdlog_chibios\l/usbStorage.c" alt="" coords="381,317,543,373"/><area shape="rect" id="node8" href="meteo__france__DAQ_8c.html" title="Communication module with the Data Acquisition board from Meteo France. " alt="" coords="567,325,775,366"/></map>
</div>
</div>
<p><a href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6c41ac9534659a9a1d50d6772bdb7c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a6c41ac9534659a9a1d50d6772bdb7c91">STM32F4xx_MCUCONF</a></td></tr>
<tr class="separator:a6c41ac9534659a9a1d50d6772bdb7c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#affb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:affb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61440cd331858b31458b3ce72abf906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ab61440cd331858b31458b3ce72abf906">STM32_CLOCK48_REQUIRED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ab61440cd331858b31458b3ce72abf906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;STM32_SW_PLL</td></tr>
<tr class="separator:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;STM32_PLLSRC_HSE</td></tr>
<tr class="separator:a811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba56aaa8c0bd717ad217771ee8300c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#acba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:acba56aaa8c0bd717ad217771ee8300c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a8bb439be9c6c643c7ab48f02ee662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>&#160;&#160;&#160;432</td></tr>
<tr class="separator:a42a8bb439be9c6c643c7ab48f02ee662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2a10496ad437bb1bf6bf23892148e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a0a2a10496ad437bb1bf6bf23892148e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#adc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:adc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;STM32_HPRE_DIV1</td></tr>
<tr class="separator:a035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;STM32_PPRE1_DIV4</td></tr>
<tr class="separator:a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;STM32_PPRE2_DIV2</td></tr>
<tr class="separator:a3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;STM32_RTCSEL_LSI</td></tr>
<tr class="separator:a945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea50a21db71009ebc7951180dc0d29ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aea50a21db71009ebc7951180dc0d29ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f4dea2ca69a6afdc2a05593ddb4999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a66f4dea2ca69a6afdc2a05593ddb4999">STM32_MCO1SEL</a>&#160;&#160;&#160;STM32_MCO1SEL_HSI</td></tr>
<tr class="separator:a66f4dea2ca69a6afdc2a05593ddb4999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeadb80a063dd3d4975ca3947a18ff995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aeadb80a063dd3d4975ca3947a18ff995">STM32_MCO1PRE</a>&#160;&#160;&#160;STM32_MCO1PRE_DIV1</td></tr>
<tr class="separator:aeadb80a063dd3d4975ca3947a18ff995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1164056ea271b26c923140f69ace87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ada1164056ea271b26c923140f69ace87">STM32_MCO2SEL</a>&#160;&#160;&#160;STM32_MCO2SEL_SYSCLK</td></tr>
<tr class="separator:ada1164056ea271b26c923140f69ace87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7625378f7bf7e1a50a58739742839619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a7625378f7bf7e1a50a58739742839619">STM32_MCO2PRE</a>&#160;&#160;&#160;STM32_MCO2PRE_DIV5</td></tr>
<tr class="separator:a7625378f7bf7e1a50a58739742839619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54203015c2973969adee1dd719010d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a54203015c2973969adee1dd719010d3a">STM32_I2SSRC</a>&#160;&#160;&#160;STM32_I2SSRC_CKIN</td></tr>
<tr class="separator:a54203015c2973969adee1dd719010d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2179285dbf70d5d5a370c3353737813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a>&#160;&#160;&#160;192</td></tr>
<tr class="separator:aa2179285dbf70d5d5a370c3353737813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6385bafac509e5ef0926a722fc54adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:aa6385bafac509e5ef0926a722fc54adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;STM32_PLS_LEV0</td></tr>
<tr class="separator:a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f41637b35e1b3176029cd1ea95e481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a47f41637b35e1b3176029cd1ea95e481">STM32_ADC_ADCPRE</a>&#160;&#160;&#160;ADC_CCR_ADCPRE_DIV4</td></tr>
<tr class="separator:a47f41637b35e1b3176029cd1ea95e481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a7256aa7c13b88f877cfb8d4913dcec0a">STM32_ADC_USE_ADC1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0324f80d5775896053a81432c0475ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a0324f80d5775896053a81432c0475ac3">STM32_ADC_USE_ADC2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a0324f80d5775896053a81432c0475ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbb6a582b057e5065023d7b0fb27821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#abdbb6a582b057e5065023d7b0fb27821">STM32_ADC_USE_ADC3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:abdbb6a582b057e5065023d7b0fb27821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1f7bc818507d43f4d6592bff2ad486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a5a1f7bc818507d43f4d6592bff2ad486">STM32_ADC_ADC1_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 4)</td></tr>
<tr class="separator:a5a1f7bc818507d43f4d6592bff2ad486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14406df3e82b63f96a67959b5dbff667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a14406df3e82b63f96a67959b5dbff667">STM32_ADC_ADC2_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 2)</td></tr>
<tr class="separator:a14406df3e82b63f96a67959b5dbff667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34182c029cd8f6e924f1b449e3bae0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ab34182c029cd8f6e924f1b449e3bae0e">STM32_ADC_ADC3_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 1)</td></tr>
<tr class="separator:ab34182c029cd8f6e924f1b449e3bae0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19de93466026d8b03a895cae792bce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ad19de93466026d8b03a895cae792bce9">STM32_ADC_ADC1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ad19de93466026d8b03a895cae792bce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65cadd46c1d4b5739f1ef3a623faf196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a65cadd46c1d4b5739f1ef3a623faf196">STM32_ADC_ADC2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a65cadd46c1d4b5739f1ef3a623faf196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba49d4d898766a690874ccc9e072e4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aba49d4d898766a690874ccc9e072e4e4">STM32_ADC_ADC3_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aba49d4d898766a690874ccc9e072e4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e21948e78c6cf50c04e64363637dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a58e21948e78c6cf50c04e64363637dd4">STM32_ADC_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a58e21948e78c6cf50c04e64363637dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19080c8c395ae24df995fa57a2291465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a19080c8c395ae24df995fa57a2291465">STM32_ADC_ADC1_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a19080c8c395ae24df995fa57a2291465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d5f6197c12d2a74a041b54d6e1b80a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a6d5f6197c12d2a74a041b54d6e1b80a2">STM32_ADC_ADC2_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a6d5f6197c12d2a74a041b54d6e1b80a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45424a47f5a33df11692d9763b72aa48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a45424a47f5a33df11692d9763b72aa48">STM32_ADC_ADC3_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a45424a47f5a33df11692d9763b72aa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f37b0b924eaabb6185f95446eed1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a89f37b0b924eaabb6185f95446eed1dd">STM32_CAN_USE_CAN1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a89f37b0b924eaabb6185f95446eed1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b873df699111f00e6093ed5759e08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a00b873df699111f00e6093ed5759e08e">STM32_CAN_USE_CAN2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a00b873df699111f00e6093ed5759e08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8dc2c331e59b626884d0b40433bfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#abe8dc2c331e59b626884d0b40433bfab">STM32_CAN_CAN1_IRQ_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:abe8dc2c331e59b626884d0b40433bfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea17e07d4f22e7757ac6193ab9d72a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aea17e07d4f22e7757ac6193ab9d72a15">STM32_CAN_CAN2_IRQ_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:aea17e07d4f22e7757ac6193ab9d72a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede2afbb11fd84b6db4e101664b4b722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aede2afbb11fd84b6db4e101664b4b722">STM32_DAC_DUAL_MODE</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aede2afbb11fd84b6db4e101664b4b722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a9902eb911602a3e113a64907cc051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a44a9902eb911602a3e113a64907cc051">STM32_DAC_USE_DAC1_CH1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a44a9902eb911602a3e113a64907cc051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50529a6ef0b6920d19203b8dd5473aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a50529a6ef0b6920d19203b8dd5473aa9">STM32_DAC_USE_DAC1_CH2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a50529a6ef0b6920d19203b8dd5473aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a0f4f7b6d6f81c3776c89d829bf32f318">STM32_DAC_DAC1_CH1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aa2f70df5cf087cd6960d96a88fa9a8dc">STM32_DAC_DAC1_CH2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e3b10a8ba64b330697293890ae9dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a97e3b10a8ba64b330697293890ae9dfe">STM32_DAC_DAC1_CH1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a97e3b10a8ba64b330697293890ae9dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#af5e7dd5c5bd6b91423c84da0f38b7821">STM32_DAC_DAC1_CH2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d984652edc3d0045750f20e2094fe15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a1d984652edc3d0045750f20e2094fe15">STM32_DAC_DAC1_CH1_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 5)</td></tr>
<tr class="separator:a1d984652edc3d0045750f20e2094fe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730e1cfbd99b7f3a0e6cdf03b224c9f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a730e1cfbd99b7f3a0e6cdf03b224c9f4">STM32_DAC_DAC1_CH2_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td></tr>
<tr class="separator:a730e1cfbd99b7f3a0e6cdf03b224c9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6279da05e644a4bd3bc531159ad34e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aa6279da05e644a4bd3bc531159ad34e6">STM32_EXT_EXTI0_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aa6279da05e644a4bd3bc531159ad34e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac582474e7199168a6fb09792124d6546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ac582474e7199168a6fb09792124d6546">STM32_EXT_EXTI1_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ac582474e7199168a6fb09792124d6546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a5323ec55bfb3e6590c8346ee76dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a32a5323ec55bfb3e6590c8346ee76dc4">STM32_EXT_EXTI2_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a32a5323ec55bfb3e6590c8346ee76dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360ce89f2744ed7e4ec5789201f557c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a360ce89f2744ed7e4ec5789201f557c3">STM32_EXT_EXTI3_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a360ce89f2744ed7e4ec5789201f557c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f92055e4901d4dc7613422ff8ca83e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a09f92055e4901d4dc7613422ff8ca83e">STM32_EXT_EXTI4_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a09f92055e4901d4dc7613422ff8ca83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8ec40127fee7c2c398e9e2ec096a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#afb8ec40127fee7c2c398e9e2ec096a71">STM32_EXT_EXTI5_9_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:afb8ec40127fee7c2c398e9e2ec096a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c45031ace768dff11d3791a466a7ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a3c45031ace768dff11d3791a466a7ad1">STM32_EXT_EXTI10_15_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a3c45031ace768dff11d3791a466a7ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd53222576d825b8a23d1d9fd6d78a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#abd53222576d825b8a23d1d9fd6d78a6a">STM32_EXT_EXTI16_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:abd53222576d825b8a23d1d9fd6d78a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4ce61159313e9c4b43dd1c0f61fd47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aff4ce61159313e9c4b43dd1c0f61fd47">STM32_EXT_EXTI17_IRQ_PRIORITY</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:aff4ce61159313e9c4b43dd1c0f61fd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12385bdf4411e5e3f9df2d0fc03f9873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a12385bdf4411e5e3f9df2d0fc03f9873">STM32_EXT_EXTI18_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a12385bdf4411e5e3f9df2d0fc03f9873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b733cbda9a4d21a53651971aa06372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a22b733cbda9a4d21a53651971aa06372">STM32_EXT_EXTI19_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a22b733cbda9a4d21a53651971aa06372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c4b2fdc18208fbc2211c5b48a2cfc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a24c4b2fdc18208fbc2211c5b48a2cfc6">STM32_EXT_EXTI20_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a24c4b2fdc18208fbc2211c5b48a2cfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec9a95278305e7db267347988f442947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aec9a95278305e7db267347988f442947">STM32_EXT_EXTI21_IRQ_PRIORITY</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:aec9a95278305e7db267347988f442947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1360f0e97a4f7df89fd715f42ebaea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ac1360f0e97a4f7df89fd715f42ebaea7">STM32_EXT_EXTI22_IRQ_PRIORITY</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ac1360f0e97a4f7df89fd715f42ebaea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a44c0e5a4a20e05dbb598a408cf1ebee7">STM32_GPT_USE_TIM1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87dac50603730367a564c5ba63c6e9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a87dac50603730367a564c5ba63c6e9a1">STM32_GPT_USE_TIM2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a87dac50603730367a564c5ba63c6e9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e83c85f2c204e9302199f07dfc982e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a13e83c85f2c204e9302199f07dfc982e">STM32_GPT_USE_TIM3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a13e83c85f2c204e9302199f07dfc982e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8433ca3b26de12e90ad85d24ddc146ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a8433ca3b26de12e90ad85d24ddc146ae">STM32_GPT_USE_TIM4</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a8433ca3b26de12e90ad85d24ddc146ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742ec02fd96ff66ed1de33aef54f0707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a742ec02fd96ff66ed1de33aef54f0707">STM32_GPT_USE_TIM5</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a742ec02fd96ff66ed1de33aef54f0707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9d5547752dc673dc08c01b257bbc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aab9d5547752dc673dc08c01b257bbc5e">STM32_GPT_USE_TIM6</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aab9d5547752dc673dc08c01b257bbc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841def6dae41ef14c28273dc71c917df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a841def6dae41ef14c28273dc71c917df">STM32_GPT_USE_TIM7</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a841def6dae41ef14c28273dc71c917df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1fc49ad496637c0d24c274c6c17c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a1b1fc49ad496637c0d24c274c6c17c01">STM32_GPT_USE_TIM8</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a1b1fc49ad496637c0d24c274c6c17c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae899fce9dc050c533cf90d97599d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a2ae899fce9dc050c533cf90d97599d27">STM32_GPT_USE_TIM9</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2ae899fce9dc050c533cf90d97599d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2b58d4e2c9e019ecd077794231a0a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aa2b58d4e2c9e019ecd077794231a0a17">STM32_GPT_USE_TIM11</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aa2b58d4e2c9e019ecd077794231a0a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9cad374b91eaa3e5ff2a68319d1721a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ad9cad374b91eaa3e5ff2a68319d1721a">STM32_GPT_USE_TIM12</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad9cad374b91eaa3e5ff2a68319d1721a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690972d52bfd04ed8051b61a661f2f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a690972d52bfd04ed8051b61a661f2f53">STM32_GPT_USE_TIM14</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a690972d52bfd04ed8051b61a661f2f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e249eb52e9aafc7325e6cfde76db4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a1e249eb52e9aafc7325e6cfde76db4cf">STM32_GPT_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a1e249eb52e9aafc7325e6cfde76db4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314cec15b23670096752964ec5caf3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a314cec15b23670096752964ec5caf3ce">STM32_GPT_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a314cec15b23670096752964ec5caf3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e96044581d47cc827e2cbeb0227a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aa0e96044581d47cc827e2cbeb0227a8e">STM32_GPT_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aa0e96044581d47cc827e2cbeb0227a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f29be9a3823107fef0db45e685c21c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a3f29be9a3823107fef0db45e685c21c8">STM32_GPT_TIM4_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a3f29be9a3823107fef0db45e685c21c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd2cd16d440c306ca4078c26c6b32a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a7dd2cd16d440c306ca4078c26c6b32a1">STM32_GPT_TIM5_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7dd2cd16d440c306ca4078c26c6b32a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fe3dc866ef2fdf7f3280ff2a81a0206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a7fe3dc866ef2fdf7f3280ff2a81a0206">STM32_GPT_TIM6_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7fe3dc866ef2fdf7f3280ff2a81a0206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e918aab997f42ca310524e74dc44ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a39e918aab997f42ca310524e74dc44ae">STM32_GPT_TIM7_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a39e918aab997f42ca310524e74dc44ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f570ee0efe3af8c1584d66c00b99ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a93f570ee0efe3af8c1584d66c00b99ad">STM32_GPT_TIM8_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a93f570ee0efe3af8c1584d66c00b99ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec15e13e1cd4f876f8a4408e5cb1ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a7ec15e13e1cd4f876f8a4408e5cb1ed1">STM32_GPT_TIM9_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7ec15e13e1cd4f876f8a4408e5cb1ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b3131ca12f2d5a12047abb987961a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aa4b3131ca12f2d5a12047abb987961a4">STM32_GPT_TIM11_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aa4b3131ca12f2d5a12047abb987961a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf13880831c81c27d5c7f65c737f70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#acbf13880831c81c27d5c7f65c737f70f">STM32_GPT_TIM12_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:acbf13880831c81c27d5c7f65c737f70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42381c2949b271a74c562c3502403881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a42381c2949b271a74c562c3502403881">STM32_GPT_TIM14_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a42381c2949b271a74c562c3502403881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73fb3ae5b2aca05e0f5155cff7a8b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ad73fb3ae5b2aca05e0f5155cff7a8b2d">STM32_I2C_USE_I2C1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad73fb3ae5b2aca05e0f5155cff7a8b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58845293676556a52d2046a00bcfbf9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a58845293676556a52d2046a00bcfbf9c">STM32_I2C_USE_I2C2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a58845293676556a52d2046a00bcfbf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086d8965c7249503bdce6f9b4a7352cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a086d8965c7249503bdce6f9b4a7352cb">STM32_I2C_USE_I2C3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a086d8965c7249503bdce6f9b4a7352cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae68423fc725ae1da125e4929e6de73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#adae68423fc725ae1da125e4929e6de73">STM32_I2C_I2C1_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td></tr>
<tr class="separator:adae68423fc725ae1da125e4929e6de73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad3d45e3630b5efb746260aedba2bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aaad3d45e3630b5efb746260aedba2bd2">STM32_I2C_I2C1_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td></tr>
<tr class="separator:aaad3d45e3630b5efb746260aedba2bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4cea50a1c9434b330a6a6f13432e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a2b4cea50a1c9434b330a6a6f13432e00">STM32_I2C_I2C2_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td></tr>
<tr class="separator:a2b4cea50a1c9434b330a6a6f13432e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3170ef2ff695720e55d0957eb1951a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a3170ef2ff695720e55d0957eb1951a99">STM32_I2C_I2C2_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td></tr>
<tr class="separator:a3170ef2ff695720e55d0957eb1951a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39873d5a932294ccab14f1bdd766fffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a39873d5a932294ccab14f1bdd766fffb">STM32_I2C_I2C3_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td></tr>
<tr class="separator:a39873d5a932294ccab14f1bdd766fffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac12a927168fe9a90122b0a54110e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a9ac12a927168fe9a90122b0a54110e24">STM32_I2C_I2C3_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td></tr>
<tr class="separator:a9ac12a927168fe9a90122b0a54110e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904706fc1fb970ddb6dc919a651cbc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a904706fc1fb970ddb6dc919a651cbc48">STM32_I2C_I2C1_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a904706fc1fb970ddb6dc919a651cbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace43c4d497b0be3dbe8c28836fafd0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ace43c4d497b0be3dbe8c28836fafd0a5">STM32_I2C_I2C2_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ace43c4d497b0be3dbe8c28836fafd0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978ffaebe063c8a9f64525ed2f13bd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a978ffaebe063c8a9f64525ed2f13bd09">STM32_I2C_I2C3_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a978ffaebe063c8a9f64525ed2f13bd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd104f0cde2014ea9788f9e3f71de00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#afd104f0cde2014ea9788f9e3f71de00a">STM32_I2C_I2C1_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:afd104f0cde2014ea9788f9e3f71de00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4a662792401dae73ae072183bd8e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a6b4a662792401dae73ae072183bd8e02">STM32_I2C_I2C2_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a6b4a662792401dae73ae072183bd8e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43838b989448ecf9013b0e07e8bba565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a43838b989448ecf9013b0e07e8bba565">STM32_I2C_I2C3_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a43838b989448ecf9013b0e07e8bba565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f682be6c4559a663f6279c867cd69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a98f682be6c4559a663f6279c867cd69a">STM32_I2C_DMA_ERROR_HOOK</a>(i2cp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a98f682be6c4559a663f6279c867cd69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5e9b802c24ad1637cd2aaee14606ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a5f5e9b802c24ad1637cd2aaee14606ed">STM32_ICU_USE_TIM1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a5f5e9b802c24ad1637cd2aaee14606ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d125141e8f301e2b6d590067fd7890e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a9d125141e8f301e2b6d590067fd7890e">STM32_ICU_USE_TIM2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a9d125141e8f301e2b6d590067fd7890e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877fa83cee0173d5f451b77e59180725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a877fa83cee0173d5f451b77e59180725">STM32_ICU_USE_TIM3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a877fa83cee0173d5f451b77e59180725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c55b2ce77da8f5c236bc960b30beed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a91c55b2ce77da8f5c236bc960b30beed">STM32_ICU_USE_TIM4</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a91c55b2ce77da8f5c236bc960b30beed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb5ae4322aab0bda8084bd23f3eeb56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#afbb5ae4322aab0bda8084bd23f3eeb56">STM32_ICU_USE_TIM5</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:afbb5ae4322aab0bda8084bd23f3eeb56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5d34aeac1b12c901e2fed5952ae29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a2b5d34aeac1b12c901e2fed5952ae29d">STM32_ICU_USE_TIM8</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2b5d34aeac1b12c901e2fed5952ae29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08fa5f6e6f65e2c919ffd636fc888eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ac08fa5f6e6f65e2c919ffd636fc888eb">STM32_ICU_USE_TIM9</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ac08fa5f6e6f65e2c919ffd636fc888eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51083eefd4e7d0303f11081df496d2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a51083eefd4e7d0303f11081df496d2ed">STM32_ICU_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a51083eefd4e7d0303f11081df496d2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639272943cb5b9bdcbd78e5ced2b52a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a639272943cb5b9bdcbd78e5ced2b52a0">STM32_ICU_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a639272943cb5b9bdcbd78e5ced2b52a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a90d9b62fd7b1a0180c2aec7d00089d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a5a90d9b62fd7b1a0180c2aec7d00089d">STM32_ICU_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a5a90d9b62fd7b1a0180c2aec7d00089d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c9e95d0806fd4faa34694d2f7ed8099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a5c9e95d0806fd4faa34694d2f7ed8099">STM32_ICU_TIM4_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a5c9e95d0806fd4faa34694d2f7ed8099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d41fed5b7b1c735e1ea5a26970dd564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a4d41fed5b7b1c735e1ea5a26970dd564">STM32_ICU_TIM5_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a4d41fed5b7b1c735e1ea5a26970dd564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ecef34dc3af18a62f81e90b34dde00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a11ecef34dc3af18a62f81e90b34dde00">STM32_ICU_TIM8_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a11ecef34dc3af18a62f81e90b34dde00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f8569a392f522faadcc52ec0e71b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aa1f8569a392f522faadcc52ec0e71b83">STM32_ICU_TIM9_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aa1f8569a392f522faadcc52ec0e71b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ad81d320aaeb3ca4899228c4155848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a00ad81d320aaeb3ca4899228c4155848">STM32_MAC_TRANSMIT_BUFFERS</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a00ad81d320aaeb3ca4899228c4155848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836b06331ed123d7742dd7aba7db02fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a836b06331ed123d7742dd7aba7db02fd">STM32_MAC_RECEIVE_BUFFERS</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a836b06331ed123d7742dd7aba7db02fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1635e93ba4b8de905dfc7558fc043a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#af1635e93ba4b8de905dfc7558fc043a3">STM32_MAC_BUFFERS_SIZE</a>&#160;&#160;&#160;1522</td></tr>
<tr class="separator:af1635e93ba4b8de905dfc7558fc043a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7607417f985da8e638c7871afc61003a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a7607417f985da8e638c7871afc61003a">STM32_MAC_PHY_TIMEOUT</a>&#160;&#160;&#160;100</td></tr>
<tr class="separator:a7607417f985da8e638c7871afc61003a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd42d4db3b7dfc7e12f68466ccf55f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#afd42d4db3b7dfc7e12f68466ccf55f15">STM32_MAC_ETH1_CHANGE_PHY_STATE</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:afd42d4db3b7dfc7e12f68466ccf55f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcd7b72b6811260a2a9a6ce03756b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#addcd7b72b6811260a2a9a6ce03756b29">STM32_MAC_ETH1_IRQ_PRIORITY</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:addcd7b72b6811260a2a9a6ce03756b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a241d0b75f05fe97673e1bd71bff136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a1a241d0b75f05fe97673e1bd71bff136">STM32_MAC_IP_CHECKSUM_OFFLOAD</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1a241d0b75f05fe97673e1bd71bff136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554728f749ad9aca0102d189cc6bb9e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a554728f749ad9aca0102d189cc6bb9e7">STM32_PWM_USE_ADVANCED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a554728f749ad9aca0102d189cc6bb9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f066eafb341c481f419dc609e1cd147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a6f066eafb341c481f419dc609e1cd147">STM32_PWM_USE_TIM1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6f066eafb341c481f419dc609e1cd147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061e9a31faab6d787c73d7f21893e483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a061e9a31faab6d787c73d7f21893e483">STM32_PWM_USE_TIM2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a061e9a31faab6d787c73d7f21893e483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f108deab28dba83858c5a6d5089a322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a3f108deab28dba83858c5a6d5089a322">STM32_PWM_USE_TIM3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a3f108deab28dba83858c5a6d5089a322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ecf8f03432b8aabf2f96ca370310d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aa4ecf8f03432b8aabf2f96ca370310d6">STM32_PWM_USE_TIM4</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aa4ecf8f03432b8aabf2f96ca370310d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98fcb3612d26b3cf74c2d28e4994249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ae98fcb3612d26b3cf74c2d28e4994249">STM32_PWM_USE_TIM5</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ae98fcb3612d26b3cf74c2d28e4994249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9be48d9e825a860764b4a928124f046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#af9be48d9e825a860764b4a928124f046">STM32_PWM_USE_TIM8</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:af9be48d9e825a860764b4a928124f046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c57d64b293ef3b265175e2a2f9004a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a78c57d64b293ef3b265175e2a2f9004a">STM32_PWM_USE_TIM9</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a78c57d64b293ef3b265175e2a2f9004a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae631e1c4b6541c9d67de9d009196b770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ae631e1c4b6541c9d67de9d009196b770">STM32_PWM_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ae631e1c4b6541c9d67de9d009196b770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b2a27910cfaed8a40043c8efe1e9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a01b2a27910cfaed8a40043c8efe1e9a4">STM32_PWM_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a01b2a27910cfaed8a40043c8efe1e9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4f8d9d4308f0503738704437284592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a8b4f8d9d4308f0503738704437284592">STM32_PWM_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a8b4f8d9d4308f0503738704437284592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072aabc3f06ec1702c1fc5eb3c6b01f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a072aabc3f06ec1702c1fc5eb3c6b01f8">STM32_PWM_TIM4_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a072aabc3f06ec1702c1fc5eb3c6b01f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e7265edffef2f0b796b755ca4cfbad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ab5e7265edffef2f0b796b755ca4cfbad">STM32_PWM_TIM5_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ab5e7265edffef2f0b796b755ca4cfbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab879e56e8632bb4beb029c28133cc504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ab879e56e8632bb4beb029c28133cc504">STM32_PWM_TIM8_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ab879e56e8632bb4beb029c28133cc504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f416a1eac8b8cea90cc80535a8269dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a6f416a1eac8b8cea90cc80535a8269dd">STM32_PWM_TIM9_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a6f416a1eac8b8cea90cc80535a8269dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f657adda8b7f6aa955f0806a29b0b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a7f657adda8b7f6aa955f0806a29b0b9d">STM32_SERIAL_USE_USART1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a7f657adda8b7f6aa955f0806a29b0b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6b4949732fac0a1ded862174aabba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#acf6b4949732fac0a1ded862174aabba7">STM32_SERIAL_USE_USART2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:acf6b4949732fac0a1ded862174aabba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59976b6c28b2561d2b6bd7e3940ea377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a59976b6c28b2561d2b6bd7e3940ea377">STM32_SERIAL_USE_USART3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a59976b6c28b2561d2b6bd7e3940ea377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9863e1adf0d2aab7bf31b61fe4a6118e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a9863e1adf0d2aab7bf31b61fe4a6118e">STM32_SERIAL_USE_UART4</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a9863e1adf0d2aab7bf31b61fe4a6118e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6366c26f605ce31e89deee1af686f5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a6366c26f605ce31e89deee1af686f5e6">STM32_SERIAL_USE_UART5</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6366c26f605ce31e89deee1af686f5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa35e1fea5f5813af76c2d2b9c03215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a5fa35e1fea5f5813af76c2d2b9c03215">STM32_SERIAL_USE_USART6</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a5fa35e1fea5f5813af76c2d2b9c03215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7509c7a01a83276aa7768474357ec61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a7509c7a01a83276aa7768474357ec61d">STM32_SERIAL_USART1_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a7509c7a01a83276aa7768474357ec61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562945e4ccd2bca4a4277eaa05ae70a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a562945e4ccd2bca4a4277eaa05ae70a0">STM32_SERIAL_USART2_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a562945e4ccd2bca4a4277eaa05ae70a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228a6b5e5aed69db051dcea1ef58232a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a228a6b5e5aed69db051dcea1ef58232a">STM32_SERIAL_USART3_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a228a6b5e5aed69db051dcea1ef58232a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc2adc3f0b24eadf5705b40f03b7648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a2bc2adc3f0b24eadf5705b40f03b7648">STM32_SERIAL_UART4_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a2bc2adc3f0b24eadf5705b40f03b7648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868d30e39ec6441e34b33a9db1028d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a868d30e39ec6441e34b33a9db1028d60">STM32_SERIAL_UART5_PRIORITY</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a868d30e39ec6441e34b33a9db1028d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4450f9b0b7a50cdf4f86c67a67d030b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ad4450f9b0b7a50cdf4f86c67a67d030b">STM32_SERIAL_USART6_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ad4450f9b0b7a50cdf4f86c67a67d030b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af105fbdfb7b9076472b373ed0c7b3fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#af105fbdfb7b9076472b373ed0c7b3fef">STM32_SPI_USE_SPI1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:af105fbdfb7b9076472b373ed0c7b3fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626416dc22cf5f3deff2a8c7d8efa5b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a626416dc22cf5f3deff2a8c7d8efa5b2">STM32_SPI_USE_SPI2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a626416dc22cf5f3deff2a8c7d8efa5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe588bf112fc8f8a22c767aa3d3bcbb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#afe588bf112fc8f8a22c767aa3d3bcbb7">STM32_SPI_USE_SPI3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:afe588bf112fc8f8a22c767aa3d3bcbb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620b74e1fca03c6e11c054d137c56524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a620b74e1fca03c6e11c054d137c56524">STM32_SPI_SPI1_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 0)</td></tr>
<tr class="separator:a620b74e1fca03c6e11c054d137c56524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f72e7206a6300a9d86bccf73f85279a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a9f72e7206a6300a9d86bccf73f85279a">STM32_SPI_SPI1_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 3)</td></tr>
<tr class="separator:a9f72e7206a6300a9d86bccf73f85279a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa499e5a7c6352b58178e0651483d88ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aa499e5a7c6352b58178e0651483d88ee">STM32_SPI_SPI2_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td></tr>
<tr class="separator:aa499e5a7c6352b58178e0651483d88ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aefcd7246075d08426d5bc833e86b97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a9aefcd7246075d08426d5bc833e86b97">STM32_SPI_SPI2_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td></tr>
<tr class="separator:a9aefcd7246075d08426d5bc833e86b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9e4ecbe8f121a049306536fa66542c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#acb9e4ecbe8f121a049306536fa66542c">STM32_SPI_SPI3_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td></tr>
<tr class="separator:acb9e4ecbe8f121a049306536fa66542c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7890ef7b4b607b90eb9eafae504f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a4d7890ef7b4b607b90eb9eafae504f0d">STM32_SPI_SPI3_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td></tr>
<tr class="separator:a4d7890ef7b4b607b90eb9eafae504f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a22d3ce19419dc8bbc47f94c065f3271c">STM32_SPI_SPI1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bd623120d1e54038094fba54ba05c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a90bd623120d1e54038094fba54ba05c0">STM32_SPI_SPI2_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a90bd623120d1e54038094fba54ba05c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0330335b8223bb2fd7b30a8bf6748a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a0330335b8223bb2fd7b30a8bf6748a25">STM32_SPI_SPI3_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0330335b8223bb2fd7b30a8bf6748a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f4734d9855324ef89b57cb9858e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a0b3f4734d9855324ef89b57cb9858e49">STM32_SPI_SPI1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0b3f4734d9855324ef89b57cb9858e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d90eaca23f3eea99d74d1bb3539541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a47d90eaca23f3eea99d74d1bb3539541">STM32_SPI_SPI2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a47d90eaca23f3eea99d74d1bb3539541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311306228435a4ddb879e8f0d80e3c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a311306228435a4ddb879e8f0d80e3c10">STM32_SPI_SPI3_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a311306228435a4ddb879e8f0d80e3c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda450bd11b4c1408739367b23c9f852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#afda450bd11b4c1408739367b23c9f852">STM32_SPI_DMA_ERROR_HOOK</a>(spip)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:afda450bd11b4c1408739367b23c9f852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b366b1eb660467c7ef9667705ad8308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a7b366b1eb660467c7ef9667705ad8308">STM32_UART_USE_USART1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a7b366b1eb660467c7ef9667705ad8308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ad9f8b9dcf8dd01e163b8d47c56cee1aa">STM32_UART_USE_USART2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a42b1761cd3b7e70eb3c5c90d9b92f52c">STM32_UART_USE_USART3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5d3dfc7539503f8639d4be5b81928d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a6f5d3dfc7539503f8639d4be5b81928d">STM32_UART_USE_USART6</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6f5d3dfc7539503f8639d4be5b81928d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969b79cb637b8b69cec9257705d74484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a969b79cb637b8b69cec9257705d74484">STM32_UART_USART1_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 5)</td></tr>
<tr class="separator:a969b79cb637b8b69cec9257705d74484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c568ae2c758034cdf478f81b447af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a02c568ae2c758034cdf478f81b447af3">STM32_UART_USART1_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 7)</td></tr>
<tr class="separator:a02c568ae2c758034cdf478f81b447af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af80e6c340ebc738f24275329c32db853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#af80e6c340ebc738f24275329c32db853">STM32_UART_USART2_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 5)</td></tr>
<tr class="separator:af80e6c340ebc738f24275329c32db853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb71b8fee4d07ab0317ac8cc6ee9856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aacb71b8fee4d07ab0317ac8cc6ee9856">STM32_UART_USART2_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td></tr>
<tr class="separator:aacb71b8fee4d07ab0317ac8cc6ee9856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5644ee22605eb7f136b390dba9f9725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ad5644ee22605eb7f136b390dba9f9725">STM32_UART_USART3_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 1)</td></tr>
<tr class="separator:ad5644ee22605eb7f136b390dba9f9725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5339fe32096faad20bbcf31d2d5b45d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a5339fe32096faad20bbcf31d2d5b45d1">STM32_UART_USART3_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td></tr>
<tr class="separator:a5339fe32096faad20bbcf31d2d5b45d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf68b359bf671f56cd200677a8496a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a0cf68b359bf671f56cd200677a8496a5">STM32_UART_USART6_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 2)</td></tr>
<tr class="separator:a0cf68b359bf671f56cd200677a8496a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32ac88b3b64552f9ecec5a038dfc544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ae32ac88b3b64552f9ecec5a038dfc544">STM32_UART_USART6_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 7)</td></tr>
<tr class="separator:ae32ac88b3b64552f9ecec5a038dfc544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050fc59913309402f34dd2ea6ab3cdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a050fc59913309402f34dd2ea6ab3cdf8">STM32_UART_USART1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a050fc59913309402f34dd2ea6ab3cdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ad1d292d78abf8f0b5a9e210d217a1cfe">STM32_UART_USART2_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9553fdd3fc1f7790cbcbd784d54d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a9c9553fdd3fc1f7790cbcbd784d54d54">STM32_UART_USART3_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a9c9553fdd3fc1f7790cbcbd784d54d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebae084c5d2daf88c58efd5a9c1d52af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aebae084c5d2daf88c58efd5a9c1d52af">STM32_UART_USART6_IRQ_PRIORITY</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:aebae084c5d2daf88c58efd5a9c1d52af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8307c6c43bf456405efe19e5908d5a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a8307c6c43bf456405efe19e5908d5a25">STM32_UART_USART1_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8307c6c43bf456405efe19e5908d5a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ab064f32c429288dce0b15b2e443a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a02ab064f32c429288dce0b15b2e443a1">STM32_UART_USART2_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02ab064f32c429288dce0b15b2e443a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f49346cf0c36ac85466517ceff6299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a4f49346cf0c36ac85466517ceff6299b">STM32_UART_USART3_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4f49346cf0c36ac85466517ceff6299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e58662e757ecd7f20e8135c82393312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a7e58662e757ecd7f20e8135c82393312">STM32_UART_USART6_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7e58662e757ecd7f20e8135c82393312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4cb321d74c57b544a1628faaae1569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a9a4cb321d74c57b544a1628faaae1569">STM32_UART_DMA_ERROR_HOOK</a>(uartp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a9a4cb321d74c57b544a1628faaae1569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d6b8123d2eacf524927fc68f70baa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#ac7d6b8123d2eacf524927fc68f70baa1">STM32_USB_USE_OTG1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ac7d6b8123d2eacf524927fc68f70baa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a0c40fe1260ca2265cc01d42668ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a56a0c40fe1260ca2265cc01d42668ca7">STM32_USB_USE_OTG2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a56a0c40fe1260ca2265cc01d42668ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f3292830116ce88ed2268f15f45448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#aa6f3292830116ce88ed2268f15f45448">STM32_USB_OTG1_IRQ_PRIORITY</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:aa6f3292830116ce88ed2268f15f45448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4026ae95617bb7ee1cbc32248e97e263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a4026ae95617bb7ee1cbc32248e97e263">STM32_USB_OTG2_IRQ_PRIORITY</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a4026ae95617bb7ee1cbc32248e97e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bef70abed53b8df90c5edb807077e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a3bef70abed53b8df90c5edb807077e37">STM32_USB_OTG1_RX_FIFO_SIZE</a>&#160;&#160;&#160;512</td></tr>
<tr class="separator:a3bef70abed53b8df90c5edb807077e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c6ca71505c504cbd011d772af8cf665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a7c6ca71505c504cbd011d772af8cf665">STM32_USB_OTG2_RX_FIFO_SIZE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:a7c6ca71505c504cbd011d772af8cf665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2cdf3f4db17ba5a02b3ceaa26d95d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a4d2cdf3f4db17ba5a02b3ceaa26d95d2">STM32_USB_OTG_THREAD_PRIO</a>&#160;&#160;&#160;LOWPRIO</td></tr>
<tr class="separator:a4d2cdf3f4db17ba5a02b3ceaa26d95d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a312189ef5ee80551c65c5655dcd16edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a312189ef5ee80551c65c5655dcd16edf">STM32_USB_OTG_THREAD_STACK_SIZE</a>&#160;&#160;&#160;128</td></tr>
<tr class="separator:a312189ef5ee80551c65c5655dcd16edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ccd82d55af1633658db54858378c277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html#a9ccd82d55af1633658db54858378c277">STM32_USB_OTGFIFO_FILL_BASEPRI</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9ccd82d55af1633658db54858378c277"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a19080c8c395ae24df995fa57a2291465"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00077">77</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad19de93466026d8b03a895cae792bce9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00073">73</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a1f7bc818507d43f4d6592bff2ad486"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00070">70</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6d5f6197c12d2a74a041b54d6e1b80a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00078">78</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a65cadd46c1d4b5739f1ef3a623faf196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00074">74</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a14406df3e82b63f96a67959b5dbff667"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC2_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00071">71</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a45424a47f5a33df11692d9763b72aa48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00079">79</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aba49d4d898766a690874ccc9e072e4e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC3_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00075">75</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab34182c029cd8f6e924f1b449e3bae0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC3_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00072">72</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a47f41637b35e1b3176029cd1ea95e481"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADCPRE&#160;&#160;&#160;ADC_CCR_ADCPRE_DIV4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00066">66</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a58e21948e78c6cf50c04e64363637dd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00076">76</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7256aa7c13b88f877cfb8d4913dcec0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_USE_ADC1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00067">67</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0324f80d5775896053a81432c0475ac3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_USE_ADC2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00068">68</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="abdbb6a582b057e5065023d7b0fb27821"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_USE_ADC3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00069">69</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe8dc2c331e59b626884d0b40433bfab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_CAN1_IRQ_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00094">94</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aea17e07d4f22e7757ac6193ab9d72a15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_CAN2_IRQ_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00095">95</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a89f37b0b924eaabb6185f95446eed1dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_USE_CAN1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00087">87</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00b873df699111f00e6093ed5759e08e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_USE_CAN2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00092">92</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab61440cd331858b31458b3ce72abf906"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CLOCK48_REQUIRED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00041">41</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a97e3b10a8ba64b330697293890ae9dfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00113">113</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1d984652edc3d0045750f20e2094fe15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00115">115</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f4f7b6d6f81c3776c89d829bf32f318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00111">111</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="af5e7dd5c5bd6b91423c84da0f38b7821"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00114">114</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a730e1cfbd99b7f3a0e6cdf03b224c9f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00116">116</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2f70df5cf087cd6960d96a88fa9a8dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00112">112</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aede2afbb11fd84b6db4e101664b4b722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DUAL_MODE&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00100">100</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a44a9902eb911602a3e113a64907cc051"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC1_CH1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00104">104</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a50529a6ef0b6920d19203b8dd5473aa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC1_CH2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00109">109</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6279da05e644a4bd3bc531159ad34e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI0_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00121">121</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c45031ace768dff11d3791a466a7ad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI10_15_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00127">127</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd53222576d825b8a23d1d9fd6d78a6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI16_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00128">128</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff4ce61159313e9c4b43dd1c0f61fd47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI17_IRQ_PRIORITY&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00129">129</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a12385bdf4411e5e3f9df2d0fc03f9873"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI18_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00130">130</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22b733cbda9a4d21a53651971aa06372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI19_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00131">131</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac582474e7199168a6fb09792124d6546"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI1_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00122">122</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a24c4b2fdc18208fbc2211c5b48a2cfc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI20_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00132">132</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec9a95278305e7db267347988f442947"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI21_IRQ_PRIORITY&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00133">133</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1360f0e97a4f7df89fd715f42ebaea7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI22_IRQ_PRIORITY&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00134">134</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a32a5323ec55bfb3e6590c8346ee76dc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI2_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00123">123</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a360ce89f2744ed7e4ec5789201f557c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI3_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00124">124</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a09f92055e4901d4dc7613422ff8ca83e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI4_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00125">125</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="afb8ec40127fee7c2c398e9e2ec096a71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI5_9_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00126">126</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa4b3131ca12f2d5a12047abb987961a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM11_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00160">160</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="acbf13880831c81c27d5c7f65c737f70f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM12_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00161">161</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42381c2949b271a74c562c3502403881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM14_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00162">162</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1e249eb52e9aafc7325e6cfde76db4cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00151">151</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a314cec15b23670096752964ec5caf3ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00152">152</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa0e96044581d47cc827e2cbeb0227a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00153">153</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f29be9a3823107fef0db45e685c21c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM4_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00154">154</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7dd2cd16d440c306ca4078c26c6b32a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM5_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00155">155</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7fe3dc866ef2fdf7f3280ff2a81a0206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM6_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00156">156</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a39e918aab997f42ca310524e74dc44ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM7_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00157">157</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a93f570ee0efe3af8c1584d66c00b99ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM8_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00158">158</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7ec15e13e1cd4f876f8a4408e5cb1ed1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM9_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00159">159</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a44c0e5a4a20e05dbb598a408cf1ebee7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00139">139</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2b58d4e2c9e019ecd077794231a0a17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM11&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00148">148</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad9cad374b91eaa3e5ff2a68319d1721a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM12&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00149">149</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a690972d52bfd04ed8051b61a661f2f53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM14&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00150">150</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a87dac50603730367a564c5ba63c6e9a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00140">140</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a13e83c85f2c204e9302199f07dfc982e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00141">141</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8433ca3b26de12e90ad85d24ddc146ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM4&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00142">142</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a742ec02fd96ff66ed1de33aef54f0707"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM5&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00143">143</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aab9d5547752dc673dc08c01b257bbc5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM6&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00144">144</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a841def6dae41ef14c28273dc71c917df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM7&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00145">145</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1b1fc49ad496637c0d24c274c6c17c01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM8&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00146">146</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ae899fce9dc050c533cf90d97599d27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM9&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00147">147</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a035ea0d8259c0f89306c6a7d344705f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE&#160;&#160;&#160;STM32_HPRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00048">48</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSE_ENABLED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00039">39</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2044f0288f2c20b27d6eee1e1a1e6256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI_ENABLED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00037">37</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a98f682be6c4559a663f6279c867cd69a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2cp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00194">194</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="afd104f0cde2014ea9788f9e3f71de00a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00191">191</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a904706fc1fb970ddb6dc919a651cbc48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00188">188</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="adae68423fc725ae1da125e4929e6de73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00182">182</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaad3d45e3630b5efb746260aedba2bd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00183">183</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b4a662792401dae73ae072183bd8e02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00192">192</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace43c4d497b0be3dbe8c28836fafd0a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00189">189</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b4cea50a1c9434b330a6a6f13432e00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00184">184</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3170ef2ff695720e55d0957eb1951a99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00185">185</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a43838b989448ecf9013b0e07e8bba565"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C3_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00193">193</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a978ffaebe063c8a9f64525ed2f13bd09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C3_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00190">190</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a39873d5a932294ccab14f1bdd766fffb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C3_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00186">186</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9ac12a927168fe9a90122b0a54110e24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C3_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00187">187</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad73fb3ae5b2aca05e0f5155cff7a8b2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_USE_I2C1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00170">170</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a58845293676556a52d2046a00bcfbf9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_USE_I2C2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00175">175</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a086d8965c7249503bdce6f9b4a7352cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_USE_I2C3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00180">180</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a54203015c2973969adee1dd719010d3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2SSRC&#160;&#160;&#160;STM32_I2SSRC_CKIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00057">57</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a51083eefd4e7d0303f11081df496d2ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00206">206</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a639272943cb5b9bdcbd78e5ced2b52a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00207">207</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a90d9b62fd7b1a0180c2aec7d00089d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00208">208</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5c9e95d0806fd4faa34694d2f7ed8099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM4_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00209">209</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d41fed5b7b1c735e1ea5a26970dd564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM5_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00210">210</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a11ecef34dc3af18a62f81e90b34dde00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM8_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00211">211</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa1f8569a392f522faadcc52ec0e71b83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM9_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00212">212</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f5e9b802c24ad1637cd2aaee14606ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00199">199</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9d125141e8f301e2b6d590067fd7890e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00200">200</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a877fa83cee0173d5f451b77e59180725"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00201">201</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a91c55b2ce77da8f5c236bc960b30beed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM4&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00202">202</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="afbb5ae4322aab0bda8084bd23f3eeb56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM5&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00203">203</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b5d34aeac1b12c901e2fed5952ae29d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM8&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00204">204</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac08fa5f6e6f65e2c919ffd636fc888eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM9&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00205">205</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05b49e91f478558d33b2b862718758fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSE_ENABLED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00040">40</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02b4e3e6222baab7ee448cbbb2273370"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSI_ENABLED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00038">38</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="af1635e93ba4b8de905dfc7558fc043a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_BUFFERS_SIZE&#160;&#160;&#160;1522</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00219">219</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="afd42d4db3b7dfc7e12f68466ccf55f15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_ETH1_CHANGE_PHY_STATE&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00221">221</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="addcd7b72b6811260a2a9a6ce03756b29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_ETH1_IRQ_PRIORITY&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00222">222</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a241d0b75f05fe97673e1bd71bff136"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_IP_CHECKSUM_OFFLOAD&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00223">223</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7607417f985da8e638c7871afc61003a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_PHY_TIMEOUT&#160;&#160;&#160;100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00220">220</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a836b06331ed123d7742dd7aba7db02fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_RECEIVE_BUFFERS&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00218">218</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00ad81d320aaeb3ca4899228c4155848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_TRANSMIT_BUFFERS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00217">217</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeadb80a063dd3d4975ca3947a18ff995"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1PRE&#160;&#160;&#160;STM32_MCO1PRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00054">54</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a66f4dea2ca69a6afdc2a05593ddb4999"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1SEL&#160;&#160;&#160;STM32_MCO1SEL_HSI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00053">53</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7625378f7bf7e1a50a58739742839619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2PRE&#160;&#160;&#160;STM32_MCO2PRE_DIV5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00056">56</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ada1164056ea271b26c923140f69ace87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2SEL&#160;&#160;&#160;STM32_MCO2SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00055">55</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="affb519ca907542b6bff9104700c0009d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_NO_INIT&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00036">36</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2179285dbf70d5d5a370c3353737813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLI2SN_VALUE&#160;&#160;&#160;192</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00058">58</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6385bafac509e5ef0926a722fc54adb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLI2SR_VALUE&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00059">59</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="acba56aaa8c0bd717ad217771ee8300c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLM_VALUE&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00044">44</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42a8bb439be9c6c643c7ab48f02ee662"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLN_VALUE&#160;&#160;&#160;432</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00045">45</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a2a10496ad437bb1bf6bf23892148e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLP_VALUE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00046">46</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="adc27d1e2fcdedcb56fc15a41e5f43d91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLQ_VALUE&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00047">47</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a811cfbd049f0ab00976def9593849d32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC&#160;&#160;&#160;STM32_PLLSRC_HSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00043">43</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f4f9c19c6b1a1c3694278a542e3c60d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS&#160;&#160;&#160;STM32_PLS_LEV0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00061">61</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1&#160;&#160;&#160;STM32_PPRE1_DIV4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00049">49</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3670f3886d02bb3010016bbf0db0db83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2&#160;&#160;&#160;STM32_PPRE2_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00050">50</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab70d9b5c3764aac6282d594d8f6a88ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PVD_ENABLE&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00060">60</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae631e1c4b6541c9d67de9d009196b770"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00236">236</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a01b2a27910cfaed8a40043c8efe1e9a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00237">237</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8b4f8d9d4308f0503738704437284592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00238">238</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a072aabc3f06ec1702c1fc5eb3c6b01f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM4_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00239">239</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab5e7265edffef2f0b796b755ca4cfbad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM5_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00240">240</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab879e56e8632bb4beb029c28133cc504"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM8_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00241">241</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f416a1eac8b8cea90cc80535a8269dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM9_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00242">242</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a554728f749ad9aca0102d189cc6bb9e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_ADVANCED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00228">228</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f066eafb341c481f419dc609e1cd147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00229">229</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a061e9a31faab6d787c73d7f21893e483"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00230">230</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f108deab28dba83858c5a6d5089a322"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00231">231</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa4ecf8f03432b8aabf2f96ca370310d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM4&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00232">232</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae98fcb3612d26b3cf74c2d28e4994249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM5&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00233">233</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="af9be48d9e825a860764b4a928124f046"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM8&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00234">234</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78c57d64b293ef3b265175e2a2f9004a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM9&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00235">235</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aea50a21db71009ebc7951180dc0d29ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCPRE_VALUE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00052">52</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a945eb1f70822303bd0191ef633e5eaca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL&#160;&#160;&#160;STM32_RTCSEL_LSI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00051">51</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2bc2adc3f0b24eadf5705b40f03b7648"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_UART4_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00280">280</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a868d30e39ec6441e34b33a9db1028d60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_UART5_PRIORITY&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00281">281</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7509c7a01a83276aa7768474357ec61d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART1_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00277">277</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a562945e4ccd2bca4a4277eaa05ae70a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART2_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00278">278</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a228a6b5e5aed69db051dcea1ef58232a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART3_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00279">279</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad4450f9b0b7a50cdf4f86c67a67d030b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART6_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00282">282</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9863e1adf0d2aab7bf31b61fe4a6118e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_UART4&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00265">265</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6366c26f605ce31e89deee1af686f5e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_UART5&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00270">270</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f657adda8b7f6aa955f0806a29b0b9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00250">250</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="acf6b4949732fac0a1ded862174aabba7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00255">255</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a59976b6c28b2561d2b6bd7e3940ea377"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00260">260</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5fa35e1fea5f5813af76c2d2b9c03215"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART6&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00275">275</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="afda450bd11b4c1408739367b23c9f852"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spip</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00314">314</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22d3ce19419dc8bbc47f94c065f3271c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00308">308</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b3f4734d9855324ef89b57cb9858e49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00311">311</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a620b74e1fca03c6e11c054d137c56524"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00302">302</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f72e7206a6300a9d86bccf73f85279a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00303">303</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90bd623120d1e54038094fba54ba05c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00309">309</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a47d90eaca23f3eea99d74d1bb3539541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00312">312</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa499e5a7c6352b58178e0651483d88ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00304">304</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9aefcd7246075d08426d5bc833e86b97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00305">305</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0330335b8223bb2fd7b30a8bf6748a25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00310">310</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a311306228435a4ddb879e8f0d80e3c10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00313">313</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="acb9e4ecbe8f121a049306536fa66542c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00306">306</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d7890ef7b4b607b90eb9eafae504f0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00307">307</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="af105fbdfb7b9076472b373ed0c7b3fef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_USE_SPI1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00288">288</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a626416dc22cf5f3deff2a8c7d8efa5b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_USE_SPI2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00293">293</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe588bf112fc8f8a22c767aa3d3bcbb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_USE_SPI3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00300">300</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a29204b81c265dd6e124fbcf12a2c8d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW&#160;&#160;&#160;STM32_SW_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00042">42</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a4cb321d74c57b544a1628faaae1569"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uartp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00356">356</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8307c6c43bf456405efe19e5908d5a25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00352">352</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a050fc59913309402f34dd2ea6ab3cdf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00348">348</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a969b79cb637b8b69cec9257705d74484"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00340">340</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02c568ae2c758034cdf478f81b447af3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00341">341</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02ab064f32c429288dce0b15b2e443a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00353">353</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad1d292d78abf8f0b5a9e210d217a1cfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00349">349</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="af80e6c340ebc738f24275329c32db853"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00342">342</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aacb71b8fee4d07ab0317ac8cc6ee9856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00343">343</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4f49346cf0c36ac85466517ceff6299b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00354">354</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9c9553fdd3fc1f7790cbcbd784d54d54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00350">350</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad5644ee22605eb7f136b390dba9f9725"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00344">344</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5339fe32096faad20bbcf31d2d5b45d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00345">345</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7e58662e757ecd7f20e8135c82393312"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART6_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00355">355</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aebae084c5d2daf88c58efd5a9c1d52af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART6_IRQ_PRIORITY&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00351">351</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0cf68b359bf671f56cd200677a8496a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART6_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00346">346</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae32ac88b3b64552f9ecec5a038dfc544"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART6_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00347">347</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b366b1eb660467c7ef9667705ad8308"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00323">323</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad9f8b9dcf8dd01e163b8d47c56cee1aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00328">328</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42b1761cd3b7e70eb3c5c90d9b92f52c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00333">333</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f5d3dfc7539503f8639d4be5b81928d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART6&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00338">338</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6f3292830116ce88ed2268f15f45448"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG1_IRQ_PRIORITY&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00367">367</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3bef70abed53b8df90c5edb807077e37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG1_RX_FIFO_SIZE&#160;&#160;&#160;512</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00369">369</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4026ae95617bb7ee1cbc32248e97e263"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG2_IRQ_PRIORITY&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00368">368</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7c6ca71505c504cbd011d772af8cf665"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG2_RX_FIFO_SIZE&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00370">370</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d2cdf3f4db17ba5a02b3ceaa26d95d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG_THREAD_PRIO&#160;&#160;&#160;LOWPRIO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00371">371</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a312189ef5ee80551c65c5655dcd16edf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG_THREAD_STACK_SIZE&#160;&#160;&#160;128</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00372">372</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9ccd82d55af1633658db54858378c277"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTGFIFO_FILL_BASEPRI&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00373">373</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac7d6b8123d2eacf524927fc68f70baa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_USE_OTG1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00364">364</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a56a0c40fe1260ca2265cc01d42668ca7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_USE_OTG2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00366">366</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6c41ac9534659a9a1d50d6772bdb7c91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32F4xx_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html#l00031">31</a> of file <a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_5e9153041680afc3c016fd52fa730b56.html">airborne</a></li><li class="navelem"><a class="el" href="dir_e030268cd18297cf6282390f76bfcf7f.html">boards</a></li><li class="navelem"><a class="el" href="dir_f9cef1bc9bf8eb85695b9cabf7c34d88.html">vms_ecu</a></li><li class="navelem"><a class="el" href="dir_97c2e9224b6569b7bda008c817724f76.html">chibios</a></li><li class="navelem"><a class="el" href="dir_34dfc0300a4e9fb9d37e2faaf669f4dd.html">v1.0</a></li><li class="navelem"><a class="el" href="vms__ecu_2chibios_2v1_80_2mcuconf_8h.html">mcuconf.h</a></li>
    <li class="footer">Generated on Wed Nov 8 2017 12:02:48 for Paparazzi UAS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.8 </li>
  </ul>
</div>
</body>
</html>
