// Seed: 3638608409
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  assign module_1.id_18 = 0;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_7;
  assign id_7 = id_4 == id_5;
endmodule
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    input wand id_4,
    input supply1 id_5
    , id_25,
    input tri id_6,
    inout wire id_7,
    input supply1 id_8,
    output tri id_9,
    output tri id_10,
    output supply0 id_11,
    output tri0 id_12,
    input wand id_13,
    output wand id_14,
    input tri1 id_15,
    output tri0 id_16,
    input tri1 id_17,
    output tri module_1,
    input uwire id_19
    , id_26,
    output tri1 id_20,
    input wor id_21,
    output uwire id_22,
    output tri1 id_23
);
  assign id_3 = id_17;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_26,
      id_26,
      id_25,
      id_26
  );
endmodule
