
*** Running vivado
    with args -log PM12.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PM12.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source PM12.tcl -notrace
Command: synth_design -top PM12 -part xc7k160tffg676-3 -fanout_limit 400 -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 896941 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1934.133 ; gain = 202.629 ; free physical = 18120 ; free virtual = 56576
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port divider_i is neither a static name nor a globally static expression [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd:95]
WARNING: [Synth 8-1565] actual for formal port tx_common_frame_i is neither a static name nor a globally static expression [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd:151]
WARNING: [Synth 8-1565] actual for formal port reset_i is neither a static name nor a globally static expression [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd:256]
WARNING: [Synth 8-1565] actual for formal port soft_reset_rx_in is neither a static name nor a globally static expression [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd:211]
WARNING: [Synth 8-1565] actual for formal port rx_data_rxclk_i is neither a static name nor a globally static expression [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:203]
INFO: [Synth 8-638] synthesizing module 'PM12' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:204]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'TCLK1' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:615]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'TCLKB1' to cell 'BUFR' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:619]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'TCLK2' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:623]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'TCLKB2' to cell 'BUFR' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:627]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'TCLK3' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:631]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'TCLKB3' to cell 'BUFR' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:635]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RDA1_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:640]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RSA1_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:643]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RDB1_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:646]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RSB1_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:649]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RDC1_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:652]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RSC1_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:655]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RDD1_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:658]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RSD1_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:661]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RDA2_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:665]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RSA2_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:668]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RDB2_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:671]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RSB2_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:674]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RDC2_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:677]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RSC2_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:680]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RDD2_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:683]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RSD2_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:686]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RDA3_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:690]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RSA3_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:693]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RDB3_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:696]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RSB3_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:699]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RDC3_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RSC3_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:705]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RDD3_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'RSD3_B' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:711]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC1' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:717]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC2' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:719]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC3' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:721]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC4' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:723]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC5' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:725]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC6' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:727]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC7' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:729]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC8' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:731]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC9' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:733]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC10' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:735]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC11' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:737]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC12' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:739]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC1' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:717]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC2' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:719]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC3' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:721]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC4' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:723]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC5' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:725]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC6' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:727]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC7' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:729]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC8' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:731]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC9' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:733]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC10' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:735]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC11' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:737]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC12' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:739]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC1' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:717]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC2' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:719]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC3' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:721]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC4' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:723]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC5' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:725]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC6' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:727]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC7' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:729]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC8' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:731]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC9' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:733]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC10' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:735]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC11' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:737]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC12' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:739]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC1' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:717]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC2' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:719]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC3' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:721]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC4' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:723]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC5' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:725]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC6' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:727]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC7' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:729]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC8' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:731]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC9' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:733]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC10' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:735]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC11' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:737]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC12' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:739]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC1' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:717]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC2' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:719]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC3' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:721]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC4' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:723]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC5' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:725]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC6' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:727]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC7' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:729]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC8' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:731]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC9' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:733]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC10' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:735]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC11' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:737]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC12' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:739]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC1' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:717]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC2' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:719]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC3' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:721]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC4' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:723]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC5' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:725]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC6' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:727]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC7' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:729]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC8' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:731]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC9' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:733]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ADC10' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:735]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: FAST - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: FAST - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: FAST - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: FAST - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter clk_freq bound to: 40000 - type: integer 
INFO: [Synth 8-3491] module 'FLASH' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Flash_prog.vhd:35' bound to instance 'fl_upg' of component 'FLASH' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:884]
INFO: [Synth 8-638] synthesizing module 'FLASH' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Flash_prog.vhd:56]
	Parameter clk_freq bound to: 40000 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DEVICE_ID bound to: 28'b0011011001010001000010010011 
	Parameter ICAP_WIDTH bound to: X32 - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-3491] module 'FLASH_FIFO' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/synth/FLASH_FIFO.vhd:59' bound to instance 'BF' of component 'FLASH_FIFO' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Flash_prog.vhd:111]
INFO: [Synth 8-638] synthesizing module 'FLASH_FIFO' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/synth/FLASH_FIFO.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 8kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 16381 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 16380 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 17 - type: integer 
	Parameter C_RD_DEPTH bound to: 65536 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 16 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_WR_DEPTH bound to: 16384 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/synth/FLASH_FIFO.vhd:541]
INFO: [Synth 8-256] done synthesizing module 'FLASH_FIFO' (28#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/synth/FLASH_FIFO.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'FLASH' (29#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Flash_prog.vhd:56]
WARNING: [Synth 8-5640] Port 'fsm_clocks_o' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:449]
	Parameter GENERATE_GBT_BANK bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FIT_GBT_project' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:18' bound to instance 'FitGbtPrg' of component 'FIT_GBT_project' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:915]
INFO: [Synth 8-638] synthesizing module 'FIT_GBT_project' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:58]
	Parameter GENERATE_GBT_BANK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Reset_Generator' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Reset_Generator.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Reset_Generator' (30#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Reset_Generator.vhd:32]
INFO: [Synth 8-638] synthesizing module 'RXDATA_CLKSync' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'RXDATA_CLKSync' (31#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd:38]
INFO: [Synth 8-638] synthesizing module 'ltu_rx_decoder' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'ltu_rx_decoder' (32#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'bc_indicator' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:36]
	Parameter USE_SYSCLK bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'bc_indicator' (33#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'bc_indicator__parameterized0' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:36]
	Parameter USE_SYSCLK bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'bc_indicator__parameterized0' (33#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Module_Data_Gen' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Module_Data_Gen_PM.vhd:33]
WARNING: [Synth 8-5858] RAM Board_data_gen_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'Module_Data_Gen' (34#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Module_Data_Gen_PM.vhd:33]
INFO: [Synth 8-638] synthesizing module 'cru_ltu_emu' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/cru_ltu_emu.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'cru_ltu_emu' (35#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/cru_ltu_emu.vhd:36]
INFO: [Synth 8-638] synthesizing module 'DataConverter' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:55]
INFO: [Synth 8-638] synthesizing module 'raw_data_fifo' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/synth/raw_data_fifo.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 80 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 80 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 4000 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 3999 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_RD_DEPTH bound to: 4096 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_WR_DEPTH bound to: 4096 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/synth/raw_data_fifo.vhd:544]
INFO: [Synth 8-256] done synthesizing module 'raw_data_fifo' (39#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/synth/raw_data_fifo.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'DataConverter' (40#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Event_selector' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Event_selector.vhd:63]
INFO: [Synth 8-638] synthesizing module 'trg_fifo_comp' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/synth/trg_fifo_comp.vhd:77]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 76 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 76 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 4095 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4094 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_RD_DEPTH bound to: 4096 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_DEPTH bound to: 4096 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/synth/trg_fifo_comp.vhd:547]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (41#1) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (42#1) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (43#1) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'trg_fifo_comp' (49#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/synth/trg_fifo_comp.vhd:77]
INFO: [Synth 8-638] synthesizing module 'cntpck_fifo_comp' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/synth/cntpck_fifo_comp.vhd:77]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 255 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 254 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_DEPTH bound to: 256 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_DEPTH bound to: 256 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/synth/cntpck_fifo_comp.vhd:547]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (49#1) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'cntpck_fifo_comp' (50#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/synth/cntpck_fifo_comp.vhd:77]
INFO: [Synth 8-638] synthesizing module 'slct_data_fifo' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/synth/slct_data_fifo.vhd:78]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 80 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 80 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 8kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 16000 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 15999 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_RD_DEPTH bound to: 16384 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_WR_DEPTH bound to: 16384 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/synth/slct_data_fifo.vhd:548]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized4' [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized4' (50#1) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'slct_data_fifo' (54#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/synth/slct_data_fifo.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element event_counter_ff_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Event_selector.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element cntpck_fifo_empty_sc_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Event_selector.vhd:303]
WARNING: [Synth 8-6014] Unused sequential element slct_fifo_empty_sc_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Event_selector.vhd:304]
WARNING: [Synth 8-6014] Unused sequential element event_counter_zero_counter_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Event_selector.vhd:407]
INFO: [Synth 8-256] done synthesizing module 'Event_selector' (55#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Event_selector.vhd:63]
INFO: [Synth 8-638] synthesizing module 'CRU_packet_Builder' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/CRU_packet_Builder.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'CRU_packet_Builder' (56#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/CRU_packet_Builder.vhd:55]
INFO: [Synth 8-638] synthesizing module 'TX_Data_Gen' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/TX_Data_Gen.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'TX_Data_Gen' (57#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/TX_Data_Gen.vhd:36]
INFO: [Synth 8-638] synthesizing module 'GBT_TX_RX' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/GBT_TXRX5.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/GBT_TXRX5.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/GBT_TXRX5.vhd:78]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_frameclk_phalgnr' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd:71]
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter WORDCLK_FREQ bound to: 120 - type: integer 
	Parameter SHIFT_CNTER bound to: 280 - type: integer 
	Parameter REF_MATCHING bound to: 64'b0000000000000000000000000000010000000000000000000000000000000110 
INFO: [Synth 8-638] synthesizing module 'phaligner_mmcm_controller' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd:51]
	Parameter SHIFT_CNTER bound to: 280 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'phaligner_mmcm_controller' (58#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd:51]
INFO: [Synth 8-638] synthesizing module 'phaligner_phase_computing' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd:50]
	Parameter wordclk_freq bound to: 120 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'phaligner_phase_computing' (59#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd:50]
INFO: [Synth 8-638] synthesizing module 'phaligner_phase_comparator' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd:62]
	Parameter wordclk_freq bound to: 120 - type: integer 
	Parameter ref bound to: 64'b0000000000000000000000000000010000000000000000000000000000000110 
INFO: [Synth 8-256] done synthesizing module 'phaligner_phase_comparator' (60#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd:62]
INFO: [Synth 8-638] synthesizing module 'phaligner_std_pll' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd:48]
INFO: [Synth 8-3491] module 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.v:70' bound to instance 'pll' of component 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.v:70]
INFO: [Synth 8-6157] synthesizing module 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_clk_wiz' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_clk_wiz.v:68]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_clk_wiz.v:128]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.333000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (61#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (62#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (63#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (64#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_clk_wiz' (65#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' (66#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.v:70]
INFO: [Synth 8-256] done synthesizing module 'phaligner_std_pll' (67#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_frameclk_phalgnr' (68#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd:71]
INFO: [Synth 8-638] synthesizing module 'gbt_bank_reset' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd:118]
	Parameter RX_INIT_FIRST bound to: 0 - type: bool 
	Parameter INITIAL_DELAY bound to: 40000000 - type: integer 
	Parameter TIME_N bound to: 4000000 - type: integer 
	Parameter GAP_DELAY bound to: 40000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gbt_bank_reset' (69#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd:118]
INFO: [Synth 8-638] synthesizing module 'gbt_bank' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd:113]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_tx' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd:132]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_tx_scrambler' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd:137]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_tx_scrambler_21bit' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_scrambler_21bit' (70#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_scrambler' (71#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd:137]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_encoder' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd:125]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_tx_encoder_gbtframe_rsencode' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd:79]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_encoder_gbtframe_polydiv' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_encoder_gbtframe_polydiv' (72#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_encoder_gbtframe_rsencode' (73#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd:79]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_encoder_gbtframe_intlver' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_encoder_gbtframe_intlver' (74#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_encoder' (75#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd:125]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_gearbox' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd:118]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_tx_gearbox_std' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd:102]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_gearbox_std_rdwrctrl' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_gearbox_std_rdwrctrl' (76#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd:99]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_gearbox_std_dpram' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd:89]
INFO: [Synth 8-3491] module 'xlx_k7v7_tx_dpram' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram/synth/xlx_k7v7_tx_dpram.vhd:59' bound to instance 'dpram' of component 'xlx_k7v7_tx_dpram' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd:117]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_tx_dpram' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram/synth/xlx_k7v7_tx_dpram.vhd:71]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: xlx_k7v7_tx_dpram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 160 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 40 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 40 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     12.4241 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram/synth/xlx_k7v7_tx_dpram.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_tx_dpram' (77#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram/synth/xlx_k7v7_tx_dpram.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_gearbox_std_dpram' (78#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_gearbox_std' (79#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_gearbox' (80#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd:118]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_gearbox_phasemon' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_gearbox_phasemon' (81#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx' (82#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd:132]
INFO: [Synth 8-638] synthesizing module 'multi_gigabit_transceivers' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd:131]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mgt_latopt' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd:145]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd:172]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_init' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:75' bound to instance 'U0' of component 'xlx_k7v7_mgt_ip_init' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd:297]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_init' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:187]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_multi_gt' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd:73' bound to instance 'xlx_k7v7_mgt_ip_i' of component 'xlx_k7v7_mgt_ip_multi_gt' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:585]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_multi_gt' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd:197]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 32'b00110000000100010100100010101100 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter PMA_RSV_IN bound to: 32'b00000000000000011000010010000000 
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000010 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_GT' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd:72' bound to instance 'gt0_xlx_k7v7_mgt_ip_i' of component 'xlx_k7v7_mgt_ip_GT' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd:382]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_GT' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd:193]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 19 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 15 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 3 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 32'b00000000000000000000000000000000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100100000010000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 8 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 24'b000000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: FALSE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXUSR - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 8 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_GT' (83#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd:193]
	Parameter USE_BUFG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_cpll_railing' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd:75' bound to instance 'cpll_railing0_i' of component 'xlx_k7v7_mgt_ip_cpll_railing' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd:510]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_cpll_railing' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd:88]
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_cpll_railing' (84#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_multi_gt' (85#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd:197]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_TX_STARTUP_FSM' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:74' bound to instance 'gt0_txresetfsm_i' of component 'xlx_k7v7_mgt_ip_TX_STARTUP_FSM' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:730]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_TX_STARTUP_FSM' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:120]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_run_phase_alignment_int' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:276]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:97]
	Parameter INITIALISE bound to: 6'b000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_sync_block' (86#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:97]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_tx_fsm_reset_done_int' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:284]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_TXRESETDONE' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:301]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_time_out_wait_bypass' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:309]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_mmcm_lock_reclocked' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:317]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_CPLLLOCK' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:337]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_QPLLLOCK' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:345]
WARNING: [Synth 8-6014] Unused sequential element cplllock_prev_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:332]
WARNING: [Synth 8-6014] Unused sequential element qplllock_prev_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:333]
WARNING: [Synth 8-6014] Unused sequential element cplllock_ris_edge_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:358]
WARNING: [Synth 8-6014] Unused sequential element qplllock_ris_edge_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:373]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_TX_STARTUP_FSM' (87#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:120]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_RX_STARTUP_FSM' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:76' bound to instance 'gt0_rxresetfsm_i' of component 'xlx_k7v7_mgt_ip_RX_STARTUP_FSM' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:775]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_RX_STARTUP_FSM' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:131]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:241]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_run_phase_alignment_int' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:372]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_rx_fsm_reset_done_int' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:385]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_RXRESETDONE' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:402]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_time_out_wait_bypass' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:410]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_mmcm_lock_reclocked' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:418]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_data_valid' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:426]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_CPLLLOCK' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:446]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_QPLLLOCK' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:454]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element time_out_1us_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:317]
WARNING: [Synth 8-6014] Unused sequential element cplllock_prev_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:441]
WARNING: [Synth 8-6014] Unused sequential element qplllock_prev_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:442]
WARNING: [Synth 8-6014] Unused sequential element cplllock_ris_edge_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:468]
WARNING: [Synth 8-6014] Unused sequential element qplllock_ris_edge_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:483]
WARNING: [Synth 8-6014] Unused sequential element rx_fsm_reset_done_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:556]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:559]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_RX_STARTUP_FSM' (88#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:131]
	Parameter NUMBER_OF_LANES bound to: 1 - type: integer 
	Parameter MASTER_LANE_ID bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_TX_MANUAL_PHASE_ALIGN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd:73' bound to instance 'gt0_tx_manual_phase_i' of component 'xlx_k7v7_mgt_ip_TX_MANUAL_PHASE_ALIGN' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:845]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_TX_MANUAL_PHASE_ALIGN' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd:93]
	Parameter NUMBER_OF_LANES bound to: 1 - type: integer 
	Parameter MASTER_LANE_ID bound to: 0 - type: integer 
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_TXPHALIGNDONE' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd:146]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_TXDLYSRESETDONE' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd:154]
	Parameter C_NUM_SRETCH_REGS bound to: 3 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_pulse' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd:75' bound to instance 'sync_TXPHINITDONE' of component 'xlx_k7v7_mgt_ip_sync_pulse' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_sync_pulse' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd:92]
	Parameter C_NUM_SRETCH_REGS bound to: 3 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd:99]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_sync_pulse' (89#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_TX_MANUAL_PHASE_ALIGN' (90#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd:93]
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_AUTO_PHASE_ALIGN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd:80' bound to instance 'gt0_rx_auto_phase_align_i' of component 'xlx_k7v7_mgt_ip_AUTO_PHASE_ALIGN' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:897]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_AUTO_PHASE_ALIGN' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd:93]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_PHALIGNDONE' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd:120]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_DLYSRESETDONE' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd:128]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_AUTO_PHASE_ALIGN' (91#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_init' (92#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip' (93#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd:172]
INFO: [Synth 8-638] synthesizing module 'mgt_latopt_bitslipctrl' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'mgt_latopt_bitslipctrl' (94#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'mgt_latopt' (95#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'multi_gigabit_transceivers' (96#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd:131]
INFO: [Synth 8-638] synthesizing module 'gbt_rx' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd:136]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd:110]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner_wraddr' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_framealigner_wraddr' (97#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd:105]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner_pattsearch' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_framealigner_pattsearch' (98#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd:122]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner_bscounter' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_framealigner_bscounter' (99#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd:97]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner_rightshift' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element rightShifter40b_gen.rxBitSlipCount_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_framealigner_rightshift' (100#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_framealigner' (101#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd:110]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_gearbox' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd:111]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_rx_gearbox_latopt' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_gearbox_latopt' (102#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_gearbox' (103#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd:111]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd:144]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_deintlver' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_deintlver' (104#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd:86]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_rsdec' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd:97]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_syndrom' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_syndrom' (105#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd:93]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_lmbddet' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_lmbddet' (106#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd:91]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_errlcpoly' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd:95]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_errlcpoly' (107#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd:95]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_chnsrch' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd:103]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_elpeval' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_elpeval' (108#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd:90]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_chnsrch' (109#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd:103]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_rs2errcor' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd:94]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:436]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:436]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_rs2errcor' (110#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_rsdec' (111#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder' (112#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd:144]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_descrambler' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd:134]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_rx_descrambler_21bit' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_descrambler_21bit' (113#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_descrambler' (114#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd:134]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_status' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd:119]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_status' (115#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx' (116#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'gbt_bank' (117#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd:113]
WARNING: [Synth 8-3848] Net GBT_Status_O[Rx_Phase_error] in module/entity GBT_TX_RX does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/GBT_TXRX5.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'GBT_TX_RX' (118#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/GBT_TXRX5.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element errors_scl_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:156]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[GBT_status][mgt_phalin_cplllock] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[GBT_status][rxWordClkReady] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[GBT_status][rxFrameClkReady] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[GBT_status][mgtLinkReady] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[GBT_status][tx_resetDone] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[GBT_status][tx_fsmResetDone] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[GBT_status][gbtRx_Ready] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[GBT_status][gbtRx_ErrorDet] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[GBT_status][gbtRx_ErrorLatch] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[GBT_status][Rx_Phase_error] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[datagen_report][orbit] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[datagen_report][bc] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[datagen_report][size] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[datagen_report][packet_num] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[Readout_Mode] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[CRU_Readout_Mode] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[BCIDsync_Mode] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[Start_run] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[Stop_run] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[data_enable] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[bc_delay_apply] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[trg_match_resp_mask] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[laser_start] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[Trigger_from_CRU] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[BCID_from_CRU] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[ORBIT_from_CRU] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[BCID_from_CRU_corrected] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[ORBIT_from_CRU_corrected] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[rx_phase] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[cnv_fifo_max] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[cnv_drop_cnt] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[sel_fifo_max] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[sel_drop_cnt] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[event_counter] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[gbt_data_cnt] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[bcind_evt][bc] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[bcind_evt][count] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[bcind_trg][bc] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[bcind_trg][count] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[ipbusrd_fifo_cnt] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[ipbusrd_fifo_out] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[fsm_errors] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_status_scl_reg[fifos_empty] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[Data_Gen][usage_generator] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[Data_Gen][trigger_resp_mask] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[Data_Gen][bunch_pattern] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[Data_Gen][bunch_freq] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[Data_Gen][bc_start] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[Trigger_Gen][usage_generator] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[Trigger_Gen][Readout_command] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[Trigger_Gen][trigger_pattern] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[Trigger_Gen][trigger_cont_value] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[Trigger_Gen][bunch_freq] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[Trigger_Gen][bc_start] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[Trigger_Gen][hbr_rate] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[RDH_data][FEE_ID] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[RDH_data][SYS_ID] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[RDH_data][PRT_BIT] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[readout_bypass] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[is_hb_response] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[is_hb_reject] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[force_idle] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[trg_data_select] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[BCID_offset] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[reset_orbc_sync] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[reset_data_counters] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[reset_gensync] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[reset_gbt_rxerror] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[reset_rxph_error] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[reset_readout] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element readout_control_db_reg[reset_gbt] was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:165]
WARNING: [Synth 8-3848] Net FIT_GBT_STATUS[ipbusrd_fifo_cnt] in module/entity FIT_GBT_project does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:79]
WARNING: [Synth 8-3848] Net FIT_GBT_STATUS[ipbusrd_fifo_out] in module/entity FIT_GBT_project does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'FIT_GBT_project' (119#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:58]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-3491] module 'autophase' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/autophase.vhd:35' bound to instance 'af1' of component 'autophase' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1063]
INFO: [Synth 8-638] synthesizing module 'autophase' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/autophase.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'autophase' (120#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/autophase.vhd:46]
INFO: [Synth 8-3491] module 'CLK600_pll' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.v:72' bound to instance 'PLL1' of component 'CLK600_pll' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1064]
INFO: [Synth 8-6157] synthesizing module 'CLK600_pll' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.v:72]
INFO: [Synth 8-6157] synthesizing module 'CLK600_pll_clk_wiz' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 30.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 3.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (120#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6155] done synthesizing module 'CLK600_pll_clk_wiz' (121#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'CLK600_pll' (122#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.v:72]
INFO: [Synth 8-3491] module 'autophase' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/autophase.vhd:35' bound to instance 'af2' of component 'autophase' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1066]
INFO: [Synth 8-3491] module 'CLK600_pll' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.v:72' bound to instance 'PLL2' of component 'CLK600_pll' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1067]
INFO: [Synth 8-3491] module 'autophase' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/autophase.vhd:35' bound to instance 'af3' of component 'autophase' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1069]
INFO: [Synth 8-3491] module 'CLK600_pll' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.v:72' bound to instance 'PLL3' of component 'CLK600_pll' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1070]
INFO: [Synth 8-3491] module 'PLL320' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.v:71' bound to instance 'PLL4' of component 'PLL320' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1075]
INFO: [Synth 8-6157] synthesizing module 'PLL320' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLL320_clk_wiz' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT bound to: 48 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 48 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (123#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
INFO: [Synth 8-6155] done synthesizing module 'PLL320_clk_wiz' (124#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'PLL320' (125#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.v:71]
INFO: [Synth 8-3491] module 'pin_capt' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/pin_capt.vhd:32' bound to instance 'PINCAPT_M40_1' of component 'pin_capt' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1077]
INFO: [Synth 8-638] synthesizing module 'pin_capt' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/pin_capt.vhd:42]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: OVERSAMPLE - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'pin_capt' (126#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/pin_capt.vhd:42]
INFO: [Synth 8-3491] module 'pin_capt' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/pin_capt.vhd:32' bound to instance 'PINCAPT_M40_2' of component 'pin_capt' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1078]
INFO: [Synth 8-3491] module 'pin_capt' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/pin_capt.vhd:32' bound to instance 'PINCAPT_M40_3' of component 'pin_capt' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1079]
INFO: [Synth 8-3491] module 'TDCCHAN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:35' bound to instance 'TDC1_CHA' of component 'TDCCHAN' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1081]
INFO: [Synth 8-638] synthesizing module 'TDCCHAN' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:54]
INFO: [Synth 8-3491] module 'pin_capt' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/pin_capt.vhd:32' bound to instance 'PINCAPT' of component 'pin_capt' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:89]
INFO: [Synth 8-3491] module 'TDC_FIFO' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/synth/TDC_FIFO.vhd:59' bound to instance 'TDCFIFO' of component 'TDC_FIFO' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:90]
INFO: [Synth 8-638] synthesizing module 'TDC_FIFO' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/synth/TDC_FIFO.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 1 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 3 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 14 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/synth/TDC_FIFO.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'TDC_FIFO' (132#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/synth/TDC_FIFO.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'TDCCHAN' (133#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:54]
INFO: [Synth 8-3491] module 'TDCCHAN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:35' bound to instance 'TDC1_CHB' of component 'TDCCHAN' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1083]
INFO: [Synth 8-3491] module 'TDCCHAN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:35' bound to instance 'TDC1_CHC' of component 'TDCCHAN' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1085]
INFO: [Synth 8-3491] module 'TDCCHAN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:35' bound to instance 'TDC1_CHD' of component 'TDCCHAN' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1087]
INFO: [Synth 8-3491] module 'TDCCHAN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:35' bound to instance 'TDC2_CHA' of component 'TDCCHAN' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1090]
INFO: [Synth 8-3491] module 'TDCCHAN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:35' bound to instance 'TDC2_CHB' of component 'TDCCHAN' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1092]
INFO: [Synth 8-3491] module 'TDCCHAN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:35' bound to instance 'TDC2_CHC' of component 'TDCCHAN' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1094]
INFO: [Synth 8-3491] module 'TDCCHAN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:35' bound to instance 'TDC2_CHD' of component 'TDCCHAN' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1096]
INFO: [Synth 8-3491] module 'TDCCHAN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:35' bound to instance 'TDC3_CHA' of component 'TDCCHAN' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1099]
INFO: [Synth 8-3491] module 'TDCCHAN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:35' bound to instance 'TDC3_CHB' of component 'TDCCHAN' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1101]
INFO: [Synth 8-3491] module 'TDCCHAN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:35' bound to instance 'TDC3_CHC' of component 'TDCCHAN' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1103]
INFO: [Synth 8-3491] module 'TDCCHAN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd:35' bound to instance 'TDC3_CHD' of component 'TDCCHAN' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1105]
INFO: [Synth 8-3491] module 'Channel' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:35' bound to instance 'CHANNEL1A' of component 'Channel' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1110]
INFO: [Synth 8-638] synthesizing module 'Channel' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:77]
INFO: [Synth 8-3491] module 'EVENT_FIFO' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/synth/EVENT_FIFO.vhd:59' bound to instance 'EVENTFIFO' of component 'EVENT_FIFO' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:150]
INFO: [Synth 8-638] synthesizing module 'EVENT_FIFO' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/synth/EVENT_FIFO.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 25 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 25 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 29 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/synth/EVENT_FIFO.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'EVENT_FIFO' (135#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/synth/EVENT_FIFO.vhd:72]
INFO: [Synth 8-3491] module 'CHAN_RD_FIFO' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/synth/CHAN_RD_FIFO.vhd:59' bound to instance 'RD_FIFO' of component 'CHAN_RD_FIFO' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:156]
INFO: [Synth 8-638] synthesizing module 'CHAN_RD_FIFO' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/synth/CHAN_RD_FIFO.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 29 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/synth/CHAN_RD_FIFO.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'CHAN_RD_FIFO' (136#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/synth/CHAN_RD_FIFO.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Channel' (137#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:77]
INFO: [Synth 8-3491] module 'Channel' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:35' bound to instance 'CHANNEL1B' of component 'Channel' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1115]
INFO: [Synth 8-3491] module 'Channel' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:35' bound to instance 'CHANNEL1C' of component 'Channel' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1120]
INFO: [Synth 8-3491] module 'Channel' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:35' bound to instance 'CHANNEL1D' of component 'Channel' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1125]
INFO: [Synth 8-3491] module 'Channel' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:35' bound to instance 'CHANNEL2A' of component 'Channel' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1130]
INFO: [Synth 8-3491] module 'Channel' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:35' bound to instance 'CHANNEL2B' of component 'Channel' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1135]
INFO: [Synth 8-3491] module 'Channel' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:35' bound to instance 'CHANNEL2C' of component 'Channel' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1140]
INFO: [Synth 8-3491] module 'Channel' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:35' bound to instance 'CHANNEL2D' of component 'Channel' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1144]
INFO: [Synth 8-3491] module 'Channel' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:35' bound to instance 'CHANNEL3A' of component 'Channel' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1150]
INFO: [Synth 8-3491] module 'Channel' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:35' bound to instance 'CHANNEL3B' of component 'Channel' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1155]
INFO: [Synth 8-3491] module 'Channel' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:35' bound to instance 'CHANNEL3C' of component 'Channel' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1160]
INFO: [Synth 8-3491] module 'Channel' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd:35' bound to instance 'CHANNEL3D' of component 'Channel' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1165]
INFO: [Synth 8-3491] module 'trigger' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/trigger.vhd:37' bound to instance 'TRG0' of component 'trigger' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1170]
INFO: [Synth 8-638] synthesizing module 'trigger' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/trigger.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'trigger' (138#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/trigger.vhd:51]
INFO: [Synth 8-3491] module 'EVENTID_FIFO' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/synth/EVENTID_FIFO.vhd:59' bound to instance 'EV_FIFO' of component 'EVENTID_FIFO' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1172]
INFO: [Synth 8-638] synthesizing module 'EVENTID_FIFO' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/synth/EVENTID_FIFO.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 56 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 56 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 29 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/synth/EVENTID_FIFO.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'EVENTID_FIFO' (139#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/synth/EVENTID_FIFO.vhd:72]
INFO: [Synth 8-3491] module 'counters' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/counters.vhd:35' bound to instance 'count1' of component 'counters' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1182]
INFO: [Synth 8-638] synthesizing module 'counters' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/counters.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'counters' (140#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/counters.vhd:49]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1242]
INFO: [Synth 8-3491] module 'hyst' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:39' bound to instance 'h0' of component 'hyst' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1432]
INFO: [Synth 8-638] synthesizing module 'hyst' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:58]
INFO: [Synth 8-3491] module 'hyst_mem4k' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k/synth/hyst_mem4k.vhd:59' bound to instance 'mem4k' of component 'hyst_mem4k' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:137]
INFO: [Synth 8-638] synthesizing module 'hyst_mem4k' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k/synth/hyst_mem4k.vhd:75]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: hyst_mem4k.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     11.12115 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k/synth/hyst_mem4k.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'hyst_mem4k' (141#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k/synth/hyst_mem4k.vhd:75]
INFO: [Synth 8-3491] module 'hyst_mem8k' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k/synth/hyst_mem8k.vhd:59' bound to instance 'mem8k' of component 'hyst_mem8k' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:138]
INFO: [Synth 8-638] synthesizing module 'hyst_mem8k' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k/synth/hyst_mem8k.vhd:75]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: hyst_mem8k.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     11.12115 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k/synth/hyst_mem8k.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'hyst_mem8k' (142#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k/synth/hyst_mem8k.vhd:75]
INFO: [Synth 8-3491] module 'hyst_mem512' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512/synth/hyst_mem512.vhd:59' bound to instance 'mem512' of component 'hyst_mem512' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:139]
INFO: [Synth 8-638] synthesizing module 'hyst_mem512' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512/synth/hyst_mem512.vhd:75]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: hyst_mem512.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.9721 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512/synth/hyst_mem512.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'hyst_mem512' (143#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512/synth/hyst_mem512.vhd:75]
INFO: [Synth 8-3491] module 'hyst_mem4k' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k/synth/hyst_mem4k.vhd:59' bound to instance 'mem4k' of component 'hyst_mem4k' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:137]
INFO: [Synth 8-3491] module 'hyst_mem8k' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k/synth/hyst_mem8k.vhd:59' bound to instance 'mem8k' of component 'hyst_mem8k' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:138]
INFO: [Synth 8-3491] module 'hyst_mem512' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512/synth/hyst_mem512.vhd:59' bound to instance 'mem512' of component 'hyst_mem512' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:139]
INFO: [Synth 8-3491] module 'hyst_mem4k' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k/synth/hyst_mem4k.vhd:59' bound to instance 'mem4k' of component 'hyst_mem4k' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:137]
INFO: [Synth 8-3491] module 'hyst_mem8k' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k/synth/hyst_mem8k.vhd:59' bound to instance 'mem8k' of component 'hyst_mem8k' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:138]
INFO: [Synth 8-3491] module 'hyst_mem512' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512/synth/hyst_mem512.vhd:59' bound to instance 'mem512' of component 'hyst_mem512' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:139]
INFO: [Synth 8-3491] module 'hyst_mem4k' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k/synth/hyst_mem4k.vhd:59' bound to instance 'mem4k' of component 'hyst_mem4k' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:137]
INFO: [Synth 8-3491] module 'hyst_mem8k' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k/synth/hyst_mem8k.vhd:59' bound to instance 'mem8k' of component 'hyst_mem8k' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:138]
INFO: [Synth 8-3491] module 'hyst_mem512' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512/synth/hyst_mem512.vhd:59' bound to instance 'mem512' of component 'hyst_mem512' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:139]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'hyst' (144#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd:58]
INFO: [Synth 8-638] synthesizing module 'SENSOR' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.vhd:76]
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0000011100000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000011100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000011100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'SENSOR' (145#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Xmega_buf' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf/synth/Xmega_buf.vhd:76]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: Xmega_buf.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 64 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 64 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 64 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 64 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.1441 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'Xmega_buf' (146#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf/synth/Xmega_buf.vhd:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_wr_addr_reg' and it is trimmed from '9' to '8' bits. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:1644]
WARNING: [Synth 8-3848] Net LA0I in module/entity PM12 does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:237]
WARNING: [Synth 8-3848] Net LA1I in module/entity PM12 does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:237]
WARNING: [Synth 8-3848] Net LA2I in module/entity PM12 does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:237]
WARNING: [Synth 8-3848] Net LA3I in module/entity PM12 does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:237]
WARNING: [Synth 8-3848] Net LACK0I in module/entity PM12 does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:238]
WARNING: [Synth 8-3848] Net LACK1I in module/entity PM12 does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:238]
WARNING: [Synth 8-3848] Net LACK2I in module/entity PM12 does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:238]
WARNING: [Synth 8-3848] Net LACK3I in module/entity PM12 does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'PM12' (147#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd:204]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized8 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized8 has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized8 has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized8 has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized8 has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized8 has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized8 has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized8 has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized8 has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized81 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized81 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized81 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized81 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized81 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized81 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized81 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized81 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized8 has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized8 has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized8 has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized8 has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized8 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized8 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized8 has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized8 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized8 has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized8 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized8 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized8 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AClk
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWLEN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWLEN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWLEN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWLEN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWLEN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWLEN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWLEN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWLEN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWSIZE[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWSIZE[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWSIZE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWBURST[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWBURST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_AWVALID
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_synth__parameterized8 has unconnected port S_AXI_WLAST
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:04 ; elapsed = 00:03:12 . Memory (MB): peak = 2891.172 ; gain = 1159.668 ; free physical = 16162 ; free virtual = 54625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:06 ; elapsed = 00:03:14 . Memory (MB): peak = 2891.172 ; gain = 1159.668 ; free physical = 16216 ; free virtual = 54679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:06 ; elapsed = 00:03:14 . Memory (MB): peak = 2891.172 ; gain = 1159.668 ; free physical = 16216 ; free virtual = 54679
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2891.172 ; gain = 0.000 ; free physical = 16090 ; free virtual = 54553
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 507 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc:22]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PM12_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PM12_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xdc] for cell 'EV_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xdc] for cell 'EV_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_board.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_board.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PM12_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PM12_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/chipscope.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/chipscope.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PM12_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PM12_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_late.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_late.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PM12_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PM12_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PM12_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PM12_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2955.203 ; gain = 0.000 ; free physical = 15855 ; free virtual = 54318
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 115 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 
  FD => FDRE: 114 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2955.203 ; gain = 0.000 ; free physical = 15852 ; free virtual = 54315
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:24 ; elapsed = 00:03:33 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 16094 ; free virtual = 54557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:24 ; elapsed = 00:03:33 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 16094 ; free virtual = 54557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for spi_lock_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 51).
Applied set_property ASYNC_REG = true for spi_lock_2_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 51).
Applied set_property ASYNC_REG = true for spi_lock_3_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 51).
Applied set_property ASYNC_REG = true for spi_lock0_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 52).
Applied set_property ASYNC_REG = true for spi_lock0_2_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 52).
Applied set_property ASYNC_REG = true for spi_lock0_3_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 52).
Applied set_property ASYNC_REG = true for almclr10_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 54).
Applied set_property ASYNC_REG = true for almclr11_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 54).
Applied set_property ASYNC_REG = true for almclr20_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 54).
Applied set_property ASYNC_REG = true for almclr21_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 54).
Applied set_property ASYNC_REG = true for almclr30_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 54).
Applied set_property ASYNC_REG = true for almclr31_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 54).
Applied set_property ASYNC_REG = true for stat_clr0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 55).
Applied set_property ASYNC_REG = true for stat_clr1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 55).
Applied set_property ASYNC_REG = true for spi_lock320_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 57).
Applied set_property ASYNC_REG = true for spi_lock320_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 57).
Applied set_property ASYNC_REG = true for hspi_lock320_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 58).
Applied set_property ASYNC_REG = true for hspi_lock320_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 58).
Applied set_property ASYNC_REG = true for hclr10_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 60).
Applied set_property ASYNC_REG = true for hclr11_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 60).
Applied set_property ASYNC_REG = true for hclr20_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 60).
Applied set_property ASYNC_REG = true for hclr21_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 60).
Applied set_property ASYNC_REG = true for hclr30_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 60).
Applied set_property ASYNC_REG = true for hclr31_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 60).
Applied set_property ASYNC_REG = true for hstat_clr0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 61).
Applied set_property ASYNC_REG = true for hstat_clr1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 61).
Applied set_property ASYNC_REG = true for CHANNEL1A/TDC_rdy320_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 63).
Applied set_property ASYNC_REG = true for CHANNEL1B/TDC_rdy320_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 63).
Applied set_property ASYNC_REG = true for CHANNEL1C/TDC_rdy320_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 63).
Applied set_property ASYNC_REG = true for CHANNEL1D/TDC_rdy320_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 63).
Applied set_property ASYNC_REG = true for CHANNEL2A/TDC_rdy320_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 63).
Applied set_property ASYNC_REG = true for CHANNEL2B/TDC_rdy320_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 63).
Applied set_property ASYNC_REG = true for CHANNEL2C/TDC_rdy320_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 63).
Applied set_property ASYNC_REG = true for CHANNEL2D/TDC_rdy320_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 63).
Applied set_property ASYNC_REG = true for CHANNEL3A/TDC_rdy320_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 63).
Applied set_property ASYNC_REG = true for CHANNEL3B/TDC_rdy320_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 63).
Applied set_property ASYNC_REG = true for CHANNEL3C/TDC_rdy320_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 63).
Applied set_property ASYNC_REG = true for CHANNEL3D/TDC_rdy320_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 63).
Applied set_property ASYNC_REG = true for CHANNEL1A/TDC_rdy320_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 64).
Applied set_property ASYNC_REG = true for CHANNEL1B/TDC_rdy320_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 64).
Applied set_property ASYNC_REG = true for CHANNEL1C/TDC_rdy320_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 64).
Applied set_property ASYNC_REG = true for CHANNEL1D/TDC_rdy320_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 64).
Applied set_property ASYNC_REG = true for CHANNEL2A/TDC_rdy320_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 64).
Applied set_property ASYNC_REG = true for CHANNEL2B/TDC_rdy320_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 64).
Applied set_property ASYNC_REG = true for CHANNEL2C/TDC_rdy320_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 64).
Applied set_property ASYNC_REG = true for CHANNEL2D/TDC_rdy320_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 64).
Applied set_property ASYNC_REG = true for CHANNEL3A/TDC_rdy320_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 64).
Applied set_property ASYNC_REG = true for CHANNEL3B/TDC_rdy320_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 64).
Applied set_property ASYNC_REG = true for CHANNEL3C/TDC_rdy320_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 64).
Applied set_property ASYNC_REG = true for CHANNEL3D/TDC_rdy320_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 64).
Applied set_property ASYNC_REG = true for CHANNEL1A/EV_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 66).
Applied set_property ASYNC_REG = true for CHANNEL1B/EV_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 66).
Applied set_property ASYNC_REG = true for CHANNEL1C/EV_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 66).
Applied set_property ASYNC_REG = true for CHANNEL1D/EV_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 66).
Applied set_property ASYNC_REG = true for CHANNEL2A/EV_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 66).
Applied set_property ASYNC_REG = true for CHANNEL2B/EV_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 66).
Applied set_property ASYNC_REG = true for CHANNEL2C/EV_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 66).
Applied set_property ASYNC_REG = true for CHANNEL2D/EV_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 66).
Applied set_property ASYNC_REG = true for CHANNEL3A/EV_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 66).
Applied set_property ASYNC_REG = true for CHANNEL3B/EV_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 66).
Applied set_property ASYNC_REG = true for CHANNEL3C/EV_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 66).
Applied set_property ASYNC_REG = true for CHANNEL3D/EV_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 66).
Applied set_property ASYNC_REG = true for CHANNEL1A/EV_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 67).
Applied set_property ASYNC_REG = true for CHANNEL1B/EV_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 67).
Applied set_property ASYNC_REG = true for CHANNEL1C/EV_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 67).
Applied set_property ASYNC_REG = true for CHANNEL1D/EV_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 67).
Applied set_property ASYNC_REG = true for CHANNEL2A/EV_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 67).
Applied set_property ASYNC_REG = true for CHANNEL2B/EV_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 67).
Applied set_property ASYNC_REG = true for CHANNEL2C/EV_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 67).
Applied set_property ASYNC_REG = true for CHANNEL2D/EV_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 67).
Applied set_property ASYNC_REG = true for CHANNEL3A/EV_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 67).
Applied set_property ASYNC_REG = true for CHANNEL3B/EV_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 67).
Applied set_property ASYNC_REG = true for CHANNEL3C/EV_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 67).
Applied set_property ASYNC_REG = true for CHANNEL3D/EV_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 67).
Applied set_property ASYNC_REG = true for CHANNEL1A/CSTR_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 69).
Applied set_property ASYNC_REG = true for CHANNEL1B/CSTR_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 69).
Applied set_property ASYNC_REG = true for CHANNEL1C/CSTR_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 69).
Applied set_property ASYNC_REG = true for CHANNEL1D/CSTR_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 69).
Applied set_property ASYNC_REG = true for CHANNEL2A/CSTR_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 69).
Applied set_property ASYNC_REG = true for CHANNEL2B/CSTR_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 69).
Applied set_property ASYNC_REG = true for CHANNEL2C/CSTR_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 69).
Applied set_property ASYNC_REG = true for CHANNEL2D/CSTR_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 69).
Applied set_property ASYNC_REG = true for CHANNEL3A/CSTR_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 69).
Applied set_property ASYNC_REG = true for CHANNEL3B/CSTR_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 69).
Applied set_property ASYNC_REG = true for CHANNEL3C/CSTR_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 69).
Applied set_property ASYNC_REG = true for CHANNEL3D/CSTR_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 69).
Applied set_property ASYNC_REG = true for CHANNEL1A/CSTR_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 70).
Applied set_property ASYNC_REG = true for CHANNEL1B/CSTR_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 70).
Applied set_property ASYNC_REG = true for CHANNEL1C/CSTR_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 70).
Applied set_property ASYNC_REG = true for CHANNEL1D/CSTR_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 70).
Applied set_property ASYNC_REG = true for CHANNEL2A/CSTR_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 70).
Applied set_property ASYNC_REG = true for CHANNEL2B/CSTR_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 70).
Applied set_property ASYNC_REG = true for CHANNEL2C/CSTR_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 70).
Applied set_property ASYNC_REG = true for CHANNEL2D/CSTR_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 70).
Applied set_property ASYNC_REG = true for CHANNEL3A/CSTR_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 70).
Applied set_property ASYNC_REG = true for CHANNEL3B/CSTR_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 70).
Applied set_property ASYNC_REG = true for CHANNEL3C/CSTR_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 70).
Applied set_property ASYNC_REG = true for CHANNEL3D/CSTR_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 70).
Applied set_property ASYNC_REG = true for TDC1_CHA/rs300_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC1_CHB/rs300_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC1_CHC/rs300_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC1_CHD/rs300_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC2_CHA/rs300_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC2_CHB/rs300_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC2_CHC/rs300_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC2_CHD/rs300_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC3_CHA/rs300_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC3_CHB/rs300_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC3_CHC/rs300_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC3_CHD/rs300_0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC1_CHA/rs300_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC1_CHB/rs300_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC1_CHC/rs300_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC1_CHD/rs300_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC2_CHA/rs300_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC2_CHB/rs300_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC2_CHC/rs300_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC2_CHD/rs300_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC3_CHA/rs300_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC3_CHB/rs300_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC3_CHC/rs300_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for TDC3_CHD/rs300_1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 72).
Applied set_property ASYNC_REG = true for reg32_wr0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 73).
Applied set_property ASYNC_REG = true for reg32_wr1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 73).
Applied set_property ASYNC_REG = true for reg32_rd0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 74).
Applied set_property ASYNC_REG = true for reg32_rd1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 75).
Applied set_property ASYNC_REG = true for TCM_req0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 76).
Applied set_property ASYNC_REG = true for TCM_req1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 77).
Applied set_property ASYNC_REG = true for spi_wr0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 78).
Applied set_property ASYNC_REG = true for spi_wr1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 79).
Applied set_property ASYNC_REG = true for hspi_wr0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 80).
Applied set_property ASYNC_REG = true for hspi_wr1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 81).
Applied set_property ASYNC_REG = true for spibuf_wr0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 82).
Applied set_property ASYNC_REG = true for spibuf_wr1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 83).
Applied set_property ASYNC_REG = true for hspibuf_wr0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 84).
Applied set_property ASYNC_REG = true for hspibuf_wr1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 85).
Applied set_property ASYNC_REG = true for spibuf_rd0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 86).
Applied set_property ASYNC_REG = true for spibuf_rd1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 87).
Applied set_property ASYNC_REG = true for hspibuf_rd0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 88).
Applied set_property ASYNC_REG = true for hspibuf_rd1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 89).
Applied set_property ASYNC_REG = true for buf_lock0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 90).
Applied set_property ASYNC_REG = true for buf_lock1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 91).
Applied set_property ASYNC_REG = true for count1/rd_en0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 92).
Applied set_property ASYNC_REG = true for count1/rd_en1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 93).
Applied set_property ASYNC_REG = true for count1/hrd_en0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 94).
Applied set_property ASYNC_REG = true for count1/hrd_en1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 95).
Applied set_property ASYNC_REG = true for reg32_320_wr0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 97).
Applied set_property ASYNC_REG = true for reg32_320_wr1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 97).
Applied set_property ASYNC_REG = true for reg32_320_str0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 97).
Applied set_property ASYNC_REG = true for reg32_320_str1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 97).
Applied set_property ASYNC_REG = true for reg32_str0_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 99).
Applied set_property ASYNC_REG = true for reg32_str1_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 99).
WARNING: set_property IOB could not find object (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 101).
Applied set_property ASYNC_REG = true for FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 106).
Applied set_property ASYNC_REG = true for FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from01_reg. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc, line 107).
Applied set_property DONT_TOUCH = true for EV_FIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 80).
Applied set_property DONT_TOUCH = true for CHANNEL1A/RD_FIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for CHANNEL1B/RD_FIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for CHANNEL1C/RD_FIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for CHANNEL1D/RD_FIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for CHANNEL2A/RD_FIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for CHANNEL2B/RD_FIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for CHANNEL2C/RD_FIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for CHANNEL2D/RD_FIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for CHANNEL3A/RD_FIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for CHANNEL3B/RD_FIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for CHANNEL3C/RD_FIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for CHANNEL3D/RD_FIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for CHANNEL1A/EVENTFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for CHANNEL1B/EVENTFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for CHANNEL1C/EVENTFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for CHANNEL1D/EVENTFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for CHANNEL2A/EVENTFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for CHANNEL2B/EVENTFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for CHANNEL2C/EVENTFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for CHANNEL2D/EVENTFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for CHANNEL3A/EVENTFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for CHANNEL3B/EVENTFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for CHANNEL3C/EVENTFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for CHANNEL3D/EVENTFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for TDC1_CHA/TDCFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for TDC1_CHB/TDCFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for TDC1_CHC/TDCFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for TDC1_CHD/TDCFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for TDC2_CHA/TDCFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for TDC2_CHB/TDCFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for TDC2_CHC/TDCFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for TDC2_CHD/TDCFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for TDC3_CHA/TDCFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for TDC3_CHB/TDCFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for TDC3_CHC/TDCFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for TDC3_CHD/TDCFIFO/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for PLL4/inst. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property DONT_TOUCH = true for PLL1/inst. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 103).
Applied set_property DONT_TOUCH = true for PLL2/inst. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 103).
Applied set_property DONT_TOUCH = true for PLL3/inst. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 103).
Applied set_property DONT_TOUCH = true for FitGbtPrg/\gbt_bank_gen.gbtBankDsgn /gbtBank_rxFrmClkPhAlgnr/\latOpt_phalgnr_gen.mmcm_inst /pll/inst. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 116).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 127).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 133).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 145).
Applied set_property DONT_TOUCH = true for FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 145).
Applied set_property DONT_TOUCH = true for fl_upg/BF/U0. (constraint file  /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/dont_touch.xdc, line 148).
Applied set_property DONT_TOUCH = true for Xmegamem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SNS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[0].mem512 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[10].mem512 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[11].mem512 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[1].mem512 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[2].mem512 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[3].mem512 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[4].mem512 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[5].mem512 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[6].mem512 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[7].mem512 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[8].mem512 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[9].mem512 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[0].mem8k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[10].mem8k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[11].mem8k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[1].mem8k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[2].mem8k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[3].mem8k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[4].mem8k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[5].mem8k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[6].mem8k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[7].mem8k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[8].mem8k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[9].mem8k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[0].mem4k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[10].mem4k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[11].mem4k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[1].mem4k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[2].mem4k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[3].mem4k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[4].mem4k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[5].mem4k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[6].mem4k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[7].mem4k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[8].mem4k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for h0/\mem[9].mem4k . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for EV_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL1A/RD_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL1B/RD_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL1C/RD_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL1D/RD_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL2A/RD_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL2B/RD_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL2C/RD_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL2D/RD_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL3A/RD_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL3B/RD_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL3C/RD_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL3D/RD_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL1A/EVENTFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL1B/EVENTFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL1C/EVENTFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL1D/EVENTFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL2A/EVENTFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL2B/EVENTFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL2C/EVENTFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL2D/EVENTFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL3A/EVENTFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL3B/EVENTFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL3C/EVENTFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CHANNEL3D/EVENTFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TDC1_CHA/TDCFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TDC1_CHB/TDCFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TDC1_CHC/TDCFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TDC1_CHD/TDCFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TDC2_CHA/TDCFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TDC2_CHB/TDCFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TDC2_CHC/TDCFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TDC2_CHD/TDCFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TDC3_CHA/TDCFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TDC3_CHB/TDCFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TDC3_CHC/TDCFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TDC3_CHD/TDCFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PLL4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PLL1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PLL2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PLL3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/\gbt_bank_gen.gbtBankDsgn /gbtBank/\gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx /txGearbox/\txGearboxStd_gen.txGearboxStd /dpram/dpram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/\gbt_bank_gen.gbtBankDsgn /gbtBank_rxFrmClkPhAlgnr/\latOpt_phalgnr_gen.mmcm_inst /pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/slct_fifo_comp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/DataConverter_comp/raw_header_fifo_comp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/DataConverter_comp/raw_data_fifo_comp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fl_upg/BF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:25 ; elapsed = 00:03:34 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 16031 ; free virtual = 54495
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "fl_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fl_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'phaseShift_FSM_reg' in module 'phaligner_mmcm_controller'
INFO: [Synth 8-802] inferred FSM for state register 'phalgnr_FSM_reg' in module 'phaligner_phase_comparator'
INFO: [Synth 8-802] inferred FSM for state register 'general_state_reg' in module 'gbt_bank_reset'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gbt_bank_reset'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gbt_bank_reset'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'xlx_k7v7_mgt_ip_TX_STARTUP_FSM'
INFO: [Synth 8-5544] ROM "TXUSERRDY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CPLL_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'xlx_k7v7_mgt_ip_RX_STARTUP_FSM'
INFO: [Synth 8-5544] ROM "gtrxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmcm_reset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tx_phalign_manual_state_reg' in module 'xlx_k7v7_mgt_ip_TX_MANUAL_PHASE_ALIGN'
INFO: [Synth 8-5544] ROM "PHASE_ALIGNMENT_DONE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXPHINIT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXPHALIGN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXDLYEN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txphinitdone_clear_slave" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'phalign_state_reg' in module 'xlx_k7v7_mgt_ip_AUTO_PHASE_ALIGN'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mgt_latopt_bitslipctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gbt_rx_framealigner_pattsearch'
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'statusLatOpt_gen.state_reg' in module 'gbt_rx_status'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'autophase'
INFO: [Synth 8-5546] ROM "hspi_32l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hyst_md" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gate_time_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1A_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1B_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1C_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1D_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH2A_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH2B_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH2C_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH2D_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH3A_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH3B_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH3C_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH3D_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH2_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH2_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH3_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH3_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH4_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH4_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH5_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH5_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH6_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH6_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH7_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH7_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH8_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH8_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH9_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH9_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH10_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH10_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH11_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH11_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH12_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH12_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ampl_sat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "chans_ena_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hspi_32l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hyst_md" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gate_time_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1A_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1B_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1C_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1D_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH2A_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH2B_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH2C_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH2D_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH3A_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH3B_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH3C_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH3D_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH2_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH2_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH3_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH3_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH4_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH4_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH5_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH5_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH6_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH6_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH7_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH7_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH8_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH8_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH9_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH9_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH10_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH10_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH11_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH11_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH12_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH12_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ampl_sat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "chans_ena_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "CH_do" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    s0_waitforphaseshift |                              001 |                               00
         s1_dophaseshift |                              010 |                               01
          s3_waitfordone |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phaseShift_FSM_reg' using encoding 'one-hot' in module 'phaligner_mmcm_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     s0_waitforplllocked |                             0001 |                               00
      s1_waitforchecking |                             0010 |                               01
           s2_checkvalue |                             0100 |                               10
     s3_waitforshiftdone |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phalgnr_FSM_reg' using encoding 'one-hot' in module 'phaligner_phase_comparator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s0_idle |                             0001 |                               00
       s1_asserttxresets |                             0010 |                               01
   s2_deassertgbttxreset |                             0100 |                               10
   s3_deassertmgttxreset |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'gbt_bank_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s0_idle |                           000001 |                              000
   s1_firstresetdeassert |                           000010 |                              001
  s2_secondresetdeassert |                           000100 |                              010
   s3_thirdresetdeassert |                           001000 |                              011
  s4_fourthresetdeassert |                           010000 |                              100
                 s5_done |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'general_state_reg' using encoding 'one-hot' in module 'gbt_bank_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s0_idle |                             0001 |                               00
       s1_assertrxresets |                             0010 |                               01
   s2_deassertmgtrxreset |                             0100 |                               10
   s3_deassertgbtrxreset |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'one-hot' in module 'gbt_bank_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                       0000000001 |                             0000
       assert_all_resets |                       0000000010 |                             0001
       wait_for_pll_lock |                       0000000100 |                             0010
       release_pll_reset |                       0000001000 |                             0011
       wait_for_txoutclk |                       0000010000 |                             0100
      release_mmcm_reset |                       0000100000 |                             0101
       wait_for_txusrclk |                       0001000000 |                             0110
         wait_reset_done |                       0010000000 |                             0111
      do_phase_alignment |                       0100000000 |                             1000
          reset_fsm_done |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'xlx_k7v7_mgt_ip_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                      00000000001 |                             0000
       assert_all_resets |                      00000000010 |                             0001
       wait_for_pll_lock |                      00000000100 |                             0010
       release_pll_reset |                      00000001000 |                             0011
    verify_recclk_stable |                      00000010000 |                             0100
      release_mmcm_reset |                      00000100000 |                             0101
       wait_for_rxusrclk |                      00001000000 |                             0110
         wait_reset_done |                      00010000000 |                             0111
      do_phase_alignment |                      00100000000 |                             1000
      monitor_data_valid |                      01000000000 |                             1001
                fsm_done |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'one-hot' in module 'xlx_k7v7_mgt_ip_RX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                           000001 |                             0000
         wait_phrst_done |                           000010 |                             0001
                m_phinit |                           000100 |                             0010
               m_phalign |                           001000 |                             0011
                 m_dlyen |                           010000 |                             0100
            phalign_done |                           100000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_phalign_manual_state_reg' using encoding 'one-hot' in module 'xlx_k7v7_mgt_ip_TX_MANUAL_PHASE_ALIGN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0001 |                               00
         wait_phrst_done |                             0010 |                               01
      count_phalign_done |                             0100 |                               10
            phalign_done |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phalign_state_reg' using encoding 'one-hot' in module 'xlx_k7v7_mgt_ip_AUTO_PHASE_ALIGN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 e0_idle |                          0000001 |                              000
            e1_evenorodd |                          0000010 |                              001
           e2_gtxrxreset |                          0000100 |                              010
      e3_bitsliporfinish |                          0001000 |                              011
                  iSTATE |                          0010000 |                              111
            e4_dobitslip |                          0100000 |                              100
          e5_waitncycles |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mgt_latopt_bitslipctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                unlocked |                            00001 |                              000
          toggle_bitslip |                            00010 |                              001
              going_lock |                            00100 |                              010
                  locked |                            01000 |                              011
            going_unlock |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gbt_rx_framealigner_pattsearch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s0_idle |                              001 |                               00
       s1_rxwordclkcheck |                              010 |                               01
 s2_gbtrxreadymonitoring |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'statusLatOpt_gen.state_reg' using encoding 'one-hot' in module 'gbt_rx_status'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                         00000001 |                              000
                 iSTATE3 |                         00000010 |                              001
                  iSTATE |                         00000100 |                              010
                 iSTATE0 |                         00001000 |                              011
                 iSTATE4 |                         00010000 |                              100
                 iSTATE1 |                         00100000 |                              101
                 iSTATE6 |                         01000000 |                              111
                 iSTATE2 |                         10000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'autophase'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:36 ; elapsed = 00:03:46 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 16583 ; free virtual = 55058
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |FLASH__GC0           |           1|      3959|
|2     |FIT_GBT_project__GB0 |           1|     18736|
|3     |GBT_TX_RX            |           1|     24656|
|4     |PM12__GCB0           |           1|     31312|
|5     |PM12__GCB1           |           1|     10063|
|6     |PM12__GCB2           |           1|     10770|
|7     |PM12__GCB3           |           1|     10173|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     27 Bit       Adders := 1     
	   4 Input     26 Bit       Adders := 24    
	   2 Input     24 Bit       Adders := 1     
	   4 Input     23 Bit       Adders := 24    
	   2 Input     22 Bit       Adders := 2     
	   4 Input     22 Bit       Adders := 24    
	   2 Input     21 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 38    
	   2 Input     15 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 4     
	   3 Input     13 Bit       Adders := 24    
	   3 Input     12 Bit       Adders := 15    
	   2 Input     12 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 13    
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 5     
	   3 Input      7 Bit       Adders := 12    
	   6 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 46    
	   5 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 80    
	   2 Input      4 Bit       Adders := 89    
	   2 Input      3 Bit       Adders := 45    
	   6 Input      3 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 15    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     12 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 3440  
	   3 Input      1 Bit         XORs := 401   
	   5 Input      1 Bit         XORs := 484   
	   6 Input      1 Bit         XORs := 94    
	   4 Input      1 Bit         XORs := 231   
	   8 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 33    
+---Registers : 
	              128 Bit    Registers := 3     
	               96 Bit    Registers := 1     
	               84 Bit    Registers := 2     
	               80 Bit    Registers := 25    
	               76 Bit    Registers := 1     
	               60 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 12    
	               32 Bit    Registers := 36    
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 36    
	               25 Bit    Registers := 12    
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 24    
	               22 Bit    Registers := 26    
	               21 Bit    Registers := 13    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 134   
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 12    
	               13 Bit    Registers := 87    
	               12 Bit    Registers := 163   
	               11 Bit    Registers := 49    
	               10 Bit    Registers := 38    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 34    
	                7 Bit    Registers := 31    
	                6 Bit    Registers := 67    
	                5 Bit    Registers := 211   
	                4 Bit    Registers := 95    
	                3 Bit    Registers := 76    
	                2 Bit    Registers := 67    
	                1 Bit    Registers := 1867  
+---Muxes : 
	   2 Input     84 Bit        Muxes := 1     
	   5 Input     81 Bit        Muxes := 1     
	   4 Input     80 Bit        Muxes := 4     
	   2 Input     80 Bit        Muxes := 14    
	   3 Input     80 Bit        Muxes := 1     
	   5 Input     80 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 3     
	   2 Input     44 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 30    
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 3     
	   6 Input     27 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 5     
	   4 Input     24 Bit        Muxes := 2     
	  13 Input     24 Bit        Muxes := 1     
	   6 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 12    
	  14 Input     21 Bit        Muxes := 1     
	   6 Input     17 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 64    
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   7 Input     15 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	  43 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 36    
	   2 Input     12 Bit        Muxes := 39    
	   3 Input     12 Bit        Muxes := 1     
	  42 Input     12 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   5 Input     11 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 52    
	   5 Input      9 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 29    
	   3 Input      9 Bit        Muxes := 12    
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 18    
	   8 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   5 Input      7 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 12    
	   7 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 50    
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 59    
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  13 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 74    
	   5 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1010  
	   3 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 41    
	  13 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 17    
	  10 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 5     
	  42 Input      1 Bit        Muxes := 43    
	 138 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PM12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 2     
	   6 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               60 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 42    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 147   
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     15 Bit        Muxes := 1     
	  43 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 9     
	  42 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 95    
	  42 Input      1 Bit        Muxes := 43    
	 138 Input      1 Bit        Muxes := 1     
Module bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module compare__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module compare__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_ss 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FLASH 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 7     
	   5 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 5     
	   4 Input     24 Bit        Muxes := 2     
	  13 Input     24 Bit        Muxes := 1     
	   6 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 4     
	  14 Input     21 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	  13 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 3     
Module phaligner_mmcm_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module phaligner_phase_computing 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module phaligner_phase_comparator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_clk_wiz 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module gbt_bank_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 3     
	   6 Input     27 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 7     
Module gbt_tx_scrambler_21bit__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_std_rdwrctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_gearbox_phasemon 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module xlx_k7v7_mgt_ip_cpll_railing 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module xlx_k7v7_mgt_ip_TX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 10    
Module xlx_k7v7_mgt_ip_RX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 11    
Module xlx_k7v7_mgt_ip_sync_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module xlx_k7v7_mgt_ip_TX_MANUAL_PHASE_ALIGN 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module xlx_k7v7_mgt_ip_AUTO_PHASE_ALIGN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module xlx_k7v7_mgt_ip_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mgt_latopt_bitslipctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   7 Input     15 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 5     
Module mgt_latopt 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_wraddr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_latopt 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     80 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_syndrom__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 385   
	   4 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 7     
Module gbt_rx_decoder_gbtframe_lmbddet__1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_errlcpoly__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 32    
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 22    
	   6 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module gbt_rx_decoder_gbtframe_elpeval__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_chnsrch__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 2     
Module gbt_rx_decoder_gbtframe_rs2errcor__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 204   
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 11    
	   6 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     60 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_rsdec__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_syndrom 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 385   
	   4 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 7     
Module gbt_rx_decoder_gbtframe_lmbddet 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_errlcpoly 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 32    
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 22    
	   6 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module gbt_rx_decoder_gbtframe_elpeval__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_chnsrch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 2     
Module gbt_rx_decoder_gbtframe_rs2errcor 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 204   
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 11    
	   6 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     60 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_rsdec 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
Module gbt_rx_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module gbt_rx_descrambler_21bit__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module GBT_TX_RX 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module Reset_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
Module RXDATA_CLKSync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               84 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     84 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ltu_rx_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module bc_indicator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module bc_indicator__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Module_Data_Gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 16    
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     80 Bit        Muxes := 3     
	   4 Input     80 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module cru_ltu_emu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module compare__parameterized1__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rd_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module dc_ss_fwft 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module compare__parameterized1__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized1__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized1__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module wr_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module wr_pf_ss 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module memory__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module compare__parameterized1__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized1__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rd_status_flags_ss__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module dc_ss_fwft__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module compare__parameterized1__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized1__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized1__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module wr_status_flags_ss__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module wr_pf_ss__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module DataConverter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_cdc_sync_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
Module xpm_cdc_gray__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               12 Bit    Registers := 4     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               12 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module compare__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized1__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module rd_fwft__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module compare__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_cdc_sync_rst__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized2__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 4     
Module rd_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
Module compare__parameterized2__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module rd_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_dc_as__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module rd_fwft__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
Module compare__parameterized2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__parameterized2__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module wr_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_dc_as__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_cdc_sync_rst__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bindec__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module bindec__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_mux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     80 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     80 Bit        Muxes := 1     
Module blk_mem_gen_prim_width__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized4__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               14 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               14 Bit    Registers := 4     
Module rd_bin_cntr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module compare__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module rd_status_flags_as__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module rd_dc_fwft_ext_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
Module compare__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module compare__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module wr_status_flags_as__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_pf_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module wr_dc_fwft_ext_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
Module Event_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 3     
Module CRU_packet_Builder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     81 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     80 Bit        Muxes := 1     
	   5 Input     80 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module TX_Data_Gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module FIT_GBT_project 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pin_capt__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module shft_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module updn_cntr__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized3__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module compare__parameterized3__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_sshft__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module compare__parameterized3__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_sshft__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module logic_sshft__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TDCCHAN__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pin_capt__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module shft_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module updn_cntr__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized3__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module compare__parameterized3__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_sshft__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module compare__parameterized3__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_sshft__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module logic_sshft__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TDCCHAN__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pin_capt__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module shft_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module updn_cntr__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized3__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module compare__parameterized3__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_sshft__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module compare__parameterized3__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_sshft__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module logic_sshft__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TDCCHAN__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pin_capt__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module shft_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module updn_cntr__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized3__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module compare__parameterized3__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_sshft__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module compare__parameterized3__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_sshft__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module logic_sshft__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TDCCHAN__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pin_capt__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module shft_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module updn_cntr__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized3__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module compare__parameterized3__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_sshft__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module compare__parameterized3__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_sshft__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module logic_sshft__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TDCCHAN__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pin_capt__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module shft_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module updn_cntr__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized3__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module compare__parameterized3__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_sshft__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module compare__parameterized3__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_sshft__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module logic_sshft__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TDCCHAN 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dmem__17 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Channel__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     26 Bit       Adders := 2     
	   4 Input     23 Bit       Adders := 2     
	   4 Input     22 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
Module dmem__16 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Channel__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     26 Bit       Adders := 2     
	   4 Input     23 Bit       Adders := 2     
	   4 Input     22 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
Module dmem__15 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Channel__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     26 Bit       Adders := 2     
	   4 Input     23 Bit       Adders := 2     
	   4 Input     22 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
Module dmem__14 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Channel__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     26 Bit       Adders := 2     
	   4 Input     23 Bit       Adders := 2     
	   4 Input     22 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
Module dmem__13 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Channel__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     26 Bit       Adders := 2     
	   4 Input     23 Bit       Adders := 2     
	   4 Input     22 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
Module dmem__12 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Channel 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     26 Bit       Adders := 2     
	   4 Input     23 Bit       Adders := 2     
	   4 Input     22 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
Module trigger 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input      7 Bit       Adders := 1     
	   5 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   6 Input      3 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 24    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module bindec__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module hyst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 36    
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 12    
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 36    
	   2 Input      4 Bit        Muxes := 1     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__20 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Channel__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     26 Bit       Adders := 2     
	   4 Input     23 Bit       Adders := 2     
	   4 Input     22 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
Module dmem__19 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Channel__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     26 Bit       Adders := 2     
	   4 Input     23 Bit       Adders := 2     
	   4 Input     22 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
Module dmem__18 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Channel__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     26 Bit       Adders := 2     
	   4 Input     23 Bit       Adders := 2     
	   4 Input     22 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
Module pin_capt__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module shft_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module updn_cntr__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized2__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized3__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module compare__parameterized3__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_sshft__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module compare__parameterized3__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_sshft__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module logic_sshft__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TDCCHAN__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pin_capt__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module shft_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module updn_cntr__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized3__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module compare__parameterized3__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_sshft__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module compare__parameterized3__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_sshft__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module logic_sshft__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TDCCHAN__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pin_capt__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module shft_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module updn_cntr__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized3__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module compare__parameterized3__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_sshft__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module compare__parameterized3__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_sshft__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module logic_sshft__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TDCCHAN__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pin_capt__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module pin_capt__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module pin_capt__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module autophase__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 5     
Module autophase__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 5     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Channel__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     26 Bit       Adders := 2     
	   4 Input     23 Bit       Adders := 2     
	   4 Input     22 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
Module dmem__22 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Channel__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     26 Bit       Adders := 2     
	   4 Input     23 Bit       Adders := 2     
	   4 Input     22 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
Module dmem__21 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rd_bin_cntr__parameterized3__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized4__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized4__96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized4__95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Channel__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     26 Bit       Adders := 2     
	   4 Input     23 Bit       Adders := 2     
	   4 Input     22 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
Module pin_capt 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module shft_ram 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module updn_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module compare__parameterized3__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_sshft 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module compare__parameterized3__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_sshft 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module logic_sshft 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TDCCHAN__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pin_capt__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module shft_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module updn_cntr__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized2__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized3__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module compare__parameterized3__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_sshft__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module compare__parameterized3__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_sshft__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module logic_sshft__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TDCCHAN__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pin_capt__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module shft_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module updn_cntr__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized2__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module updn_cntr__parameterized3__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module compare__parameterized3__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_sshft__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module compare__parameterized3__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized3__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_sshft__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module logic_sshft__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TDCCHAN__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module autophase 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 5     
Module counters 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 96    
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DataConverter_comp/\header_word_reg[76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DataConverter_comp/\header_word_reg[77] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DataConverter_comp/\header_word_reg[78] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DataConverter_comp/\header_word_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Event_Selector_comp/\cntpck_fifo_din_ff_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Module_Data_Gen_comp/\datagen_report_reg[size][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Module_Data_Gen_comp/\datagen_report_reg[size][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Module_Data_Gen_comp/\datagen_report_reg[size][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ltu_rx_decoder_comp/\data_en_orbit_offset_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ltu_rx_decoder_comp/\data_en_orbit_offset_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ltu_rx_decoder_comp/\data_en_orbit_offset_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\fifo_cnt_max_o_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\fifo_cnt_max_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\fifo_cnt_max_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\errors_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataConverter_comp/\header_word_latch_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DataConverter_comp/\header_word_latch_reg[76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DataConverter_comp/\header_word_latch_reg[77] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DataConverter_comp/\header_word_latch_reg[78] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DataConverter_comp/\header_word_latch_reg[79] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_tx_state_reg[3]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_tx_state_reg[2]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_tx_state_reg[1]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_tx_state_reg[0]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_general_state_reg[5]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_rx_state_reg[3]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_rx_state_reg[2]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_rx_state_reg[1]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_rx_state_reg[0]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg2) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg3) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg4) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg5) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg6) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg2) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg3) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg4) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg5) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg6) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg3) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg4) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg5) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg6) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg3) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg4) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg5) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg6) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[5]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[4]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[3]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[2]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[1]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[0]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl/FSM_onehot_state_reg[4]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl/FSM_onehot_state_reg[2]) is unused and will be removed from module GBT_TX_RX.
DSP Report: Generating DSP Ampl_corr, operation Mode is: A*B.
DSP Report: operator Ampl_corr is absorbed into DSP Ampl_corr.
DSP Report: Generating DSP Ampl_corr, operation Mode is: A*B.
DSP Report: operator Ampl_corr is absorbed into DSP Ampl_corr.
DSP Report: Generating DSP Ampl_corr, operation Mode is: A*B.
DSP Report: operator Ampl_corr is absorbed into DSP Ampl_corr.
DSP Report: Generating DSP Ampl_corr, operation Mode is: A*B.
DSP Report: operator Ampl_corr is absorbed into DSP Ampl_corr.
DSP Report: Generating DSP Ampl_corr, operation Mode is: A*B.
DSP Report: operator Ampl_corr is absorbed into DSP Ampl_corr.
DSP Report: Generating DSP Ampl_corr, operation Mode is: A*B.
DSP Report: operator Ampl_corr is absorbed into DSP Ampl_corr.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP Ampl_corr, operation Mode is: A*B.
DSP Report: operator Ampl_corr is absorbed into DSP Ampl_corr.
DSP Report: Generating DSP Ampl_corr, operation Mode is: A*B.
DSP Report: operator Ampl_corr is absorbed into DSP Ampl_corr.
DSP Report: Generating DSP Ampl_corr, operation Mode is: A*B.
DSP Report: operator Ampl_corr is absorbed into DSP Ampl_corr.
DSP Report: Generating DSP Ampl_corr, operation Mode is: A*B.
DSP Report: operator Ampl_corr is absorbed into DSP Ampl_corr.
DSP Report: Generating DSP Ampl_corr, operation Mode is: A*B.
DSP Report: operator Ampl_corr is absorbed into DSP Ampl_corr.
DSP Report: Generating DSP Ampl_corr, operation Mode is: A*B.
DSP Report: operator Ampl_corr is absorbed into DSP Ampl_corr.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "chans_ena_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ampl_sat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH12_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH12_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH11_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH11_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH10_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH10_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH9_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH9_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH8_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH8_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH7_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH7_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH6_1_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hspi_32l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH6_0_rc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gate_time_high" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:01 ; elapsed = 00:04:35 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 13235 ; free virtual = 51876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name            | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives   | 
+-----------------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+
|CHANNEL2B/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL2B/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL2C/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL2C/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL2D/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL2D/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL3A/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL3A/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL3C/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL3C/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL3D/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL3D/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|EV_FIFO/U0             | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 56              | RAM32M x 10	 | 
|CHANNEL3B/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL3B/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL2A/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL2A/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL1A/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL1A/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL1D/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL1D/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL1C/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL1C/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL1B/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL1B/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
+-----------------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Channel     | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Channel     | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Channel     | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Channel     | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Channel     | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Channel     | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Channel     | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Channel     | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Channel     | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Channel     | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Channel     | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Channel     | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |FLASH__GC0           |           1|      1828|
|2     |FIT_GBT_project__GB0 |           1|     13010|
|3     |GBT_TX_RX            |           1|      7717|
|4     |PM12__GCB0           |           1|     28041|
|5     |PM12__GCB1           |           1|      9760|
|6     |PM12__GCB2           |           1|     10385|
|7     |PM12__GCB3           |           1|      6101|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:07 ; elapsed = 00:04:42 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 13148 ; free virtual = 51865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:12 ; elapsed = 00:04:46 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 13216 ; free virtual = 51934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name            | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives   | 
+-----------------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+
|CHANNEL2B/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL2B/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL2C/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL2C/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL2D/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL2D/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL3A/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL3A/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL3C/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL3C/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL3D/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL3D/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|EV_FIFO/U0             | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 56              | RAM32M x 10	 | 
|CHANNEL3B/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL3B/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL2A/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL2A/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL1A/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL1A/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL1D/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL1D/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL1C/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL1C/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
|CHANNEL1B/EVENTFIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 25              | RAM32M x 5	  | 
|CHANNEL1B/RD_FIFO/U0   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 33              | RAM32M x 6	  | 
+-----------------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |FLASH__GC0           |           1|      1828|
|2     |FIT_GBT_project__GB0 |           1|     12825|
|3     |GBT_TX_RX            |           1|      7713|
|4     |PM12__GCB0           |           1|     28041|
|5     |PM12__GCB1           |           1|      9755|
|6     |PM12__GCB2           |           1|     10385|
|7     |PM12__GCB3           |           1|      6095|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:21 ; elapsed = 00:05:05 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 10322 ; free virtual = 49073
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |FLASH__GC0           |           1|       894|
|2     |FIT_GBT_project__GB0 |           1|      8479|
|3     |GBT_TX_RX            |           1|      3664|
|4     |PM12__GCB0           |           1|     13760|
|5     |PM12__GCB1           |           1|      4836|
|6     |PM12__GCB2           |           1|      4835|
|7     |PM12__GCB3           |           1|      4313|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_OVERFLOW_CMD_O_reg is being inverted and renamed to FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_OVERFLOW_CMD_O_reg_inv.
INFO: [Synth 8-5777] Ignored max_fanout on net \CHANNEL2B/srst  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \FitGbtPrg/Reset_Generator_comp/Reset_SClk_O_reg_n_0  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net sreset because some of its loads are not in same hierarchy as its driver   
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:27 ; elapsed = 00:05:12 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 9323 ; free virtual = 48146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:27 ; elapsed = 00:05:12 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 9321 ; free virtual = 48144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:29 ; elapsed = 00:05:14 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 9256 ; free virtual = 48078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:29 ; elapsed = 00:05:14 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 9261 ; free virtual = 48082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:29 ; elapsed = 00:05:14 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 9324 ; free virtual = 48146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:30 ; elapsed = 00:05:14 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 9324 ; free virtual = 48146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|PM12        | FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|PM12        | FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|PM12        | FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[15][is_header]                                                                                                                             | 15     | 82    | YES          | NO                 | YES               | 82     | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     8|
|2     |BUFGCE        |     1|
|3     |BUFH          |    13|
|4     |BUFR          |     5|
|5     |CARRY4        |  1576|
|6     |DSP48E1       |    12|
|7     |GTXE2_CHANNEL |     1|
|8     |IBUFDS_GTE2   |     1|
|9     |ICAPE2        |     1|
|10    |ISERDESE2     |    15|
|11    |LUT1          |   693|
|12    |LUT2          |  3030|
|13    |LUT3          |  3846|
|14    |LUT4          |  3351|
|15    |LUT5          |  2427|
|16    |LUT6          |  5988|
|17    |MMCME2_ADV    |     4|
|18    |MUXCY         |   142|
|19    |MUXF7         |   814|
|20    |MUXF8         |   267|
|21    |PLLE2_ADV     |     1|
|22    |RAM32M        |   142|
|23    |RAMB18E1      |     1|
|24    |RAMB18E1_1    |     1|
|25    |RAMB18E1_2    |     1|
|26    |RAMB36E1      |    16|
|27    |RAMB36E1_1    |     2|
|28    |RAMB36E1_2    |    62|
|29    |RAMB36E1_3    |     2|
|30    |RAMB36E1_4    |    72|
|31    |RAMB36E1_5    |    12|
|32    |SRL16E        |    82|
|33    |SRLC16E       |    72|
|34    |SRLC32E       |     7|
|35    |STARTUPE2     |     1|
|36    |USR_ACCESSE2  |     1|
|37    |XADC          |     1|
|38    |FD            |    90|
|39    |FDCE          |   726|
|40    |FDPE          |    55|
|41    |FDRE          | 16906|
|42    |FDSE          |   434|
|43    |IBUF          |   178|
|44    |IBUFDS        |    42|
|45    |OBUF          |    74|
|46    |OBUFDS        |     4|
|47    |OBUFT         |     4|
+------+--------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                                                                  |Module                                           |Cells |
+------+------------------------------------------------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                                                       |                                                 | 41184|
|2     |  Xmegamem                                                                                |Xmega_buf                                        |     1|
|3     |    U0                                                                                    |blk_mem_gen_v8_4_4__parameterized17              |     1|
|4     |      inst_blk_mem_gen                                                                    |blk_mem_gen_v8_4_4_synth__parameterized8         |     1|
|5     |        \gnbram.gnativebmg.native_blk_mem_gen                                             |blk_mem_gen_top__parameterized8                  |     1|
|6     |          \valid.cstr                                                                     |blk_mem_gen_generic_cstr__parameterized8         |     1|
|7     |            \ramloop[0].ram.r                                                             |blk_mem_gen_prim_width__parameterized81          |     1|
|8     |              \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized81        |     1|
|9     |  EV_FIFO                                                                                 |EVENTID_FIFO                                     |   113|
|10    |    U0                                                                                    |fifo_generator_v13_2_5__parameterized15          |   113|
|11    |      inst_fifo_gen                                                                       |fifo_generator_v13_2_5_synth__parameterized7     |   113|
|12    |        \gconvfifo.rf                                                                     |fifo_generator_top__parameterized7               |   113|
|13    |          \grf.rf                                                                         |fifo_generator_ramfifo__parameterized7           |   113|
|14    |            \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic__parameterized4_789                     |    18|
|15    |              \grss.rsts                                                                  |rd_status_flags_ss__parameterized1_794           |     3|
|16    |              rpntr                                                                       |rd_bin_cntr__parameterized3_795                  |    15|
|17    |            \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic__parameterized4_790                     |    28|
|18    |              \gwss.wsts                                                                  |wr_status_flags_ss__parameterized1_792           |     5|
|19    |              wpntr                                                                       |wr_bin_cntr__parameterized4_793                  |    23|
|20    |            \gntv_or_sync_fifo.mem                                                        |memory__parameterized7                           |    66|
|21    |              \gdm.dm_gen.dm                                                              |dmem__parameterized1                             |    66|
|22    |            rstblk                                                                        |reset_blk_ramfifo__parameterized2_791            |     1|
|23    |  PLL4                                                                                    |PLL320                                           |     4|
|24    |    inst                                                                                  |PLL320_clk_wiz                                   |     4|
|25    |  PLL3                                                                                    |CLK600_pll                                       |     4|
|26    |    inst                                                                                  |CLK600_pll_clk_wiz__4                            |     4|
|27    |  PLL2                                                                                    |CLK600_pll__xdcDup__2                            |     4|
|28    |    inst                                                                                  |CLK600_pll_clk_wiz__3                            |     4|
|29    |  SNS                                                                                     |SENSOR                                           |     1|
|30    |  PLL1                                                                                    |CLK600_pll__xdcDup__1                            |     4|
|31    |    inst                                                                                  |CLK600_pll_clk_wiz                               |     4|
|32    |  CHANNEL1A                                                                               |Channel__xdcDup__1                               |  1319|
|33    |    EVENTFIFO                                                                             |EVENT_FIFO__xdcDup__1                            |    77|
|34    |      U0                                                                                  |fifo_generator_v13_2_5__parameterized11__18      |    77|
|35    |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized5_777 |    77|
|36    |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized5_778           |    77|
|37    |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized5_779       |    77|
|38    |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_780                     |    18|
|39    |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_787           |     3|
|40    |                rpntr                                                                     |rd_bin_cntr__parameterized3_788                  |    15|
|41    |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_781                     |    28|
|42    |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_785           |     5|
|43    |                wpntr                                                                     |wr_bin_cntr__parameterized4_786                  |    23|
|44    |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized5_782                       |    30|
|45    |                \gdm.dm_gen.dm                                                            |dmem_784                                         |    30|
|46    |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_783            |     1|
|47    |    RD_FIFO                                                                               |CHAN_RD_FIFO__xdcDup__1                          |    86|
|48    |      U0                                                                                  |fifo_generator_v13_2_5__parameterized13__18      |    86|
|49    |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized6_765 |    86|
|50    |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized6_766           |    86|
|51    |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized6_767       |    86|
|52    |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_768                     |    18|
|53    |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_775           |     3|
|54    |                rpntr                                                                     |rd_bin_cntr__parameterized3_776                  |    15|
|55    |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_769                     |    28|
|56    |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_773           |     5|
|57    |                wpntr                                                                     |wr_bin_cntr__parameterized4_774                  |    23|
|58    |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized6_770                       |    39|
|59    |                \gdm.dm_gen.dm                                                            |dmem__parameterized0_772                         |    39|
|60    |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_771            |     1|
|61    |  CHANNEL1B                                                                               |Channel__xdcDup__2                               |  1304|
|62    |    EVENTFIFO                                                                             |EVENT_FIFO__xdcDup__2                            |    77|
|63    |      U0                                                                                  |fifo_generator_v13_2_5__parameterized11__21      |    77|
|64    |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized5_753 |    77|
|65    |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized5_754           |    77|
|66    |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized5_755       |    77|
|67    |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_756                     |    18|
|68    |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_763           |     3|
|69    |                rpntr                                                                     |rd_bin_cntr__parameterized3_764                  |    15|
|70    |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_757                     |    28|
|71    |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_761           |     5|
|72    |                wpntr                                                                     |wr_bin_cntr__parameterized4_762                  |    23|
|73    |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized5_758                       |    30|
|74    |                \gdm.dm_gen.dm                                                            |dmem_760                                         |    30|
|75    |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_759            |     1|
|76    |    RD_FIFO                                                                               |CHAN_RD_FIFO__xdcDup__2                          |    86|
|77    |      U0                                                                                  |fifo_generator_v13_2_5__parameterized13__21      |    86|
|78    |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized6_741 |    86|
|79    |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized6_742           |    86|
|80    |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized6_743       |    86|
|81    |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_744                     |    18|
|82    |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_751           |     3|
|83    |                rpntr                                                                     |rd_bin_cntr__parameterized3_752                  |    15|
|84    |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_745                     |    28|
|85    |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_749           |     5|
|86    |                wpntr                                                                     |wr_bin_cntr__parameterized4_750                  |    23|
|87    |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized6_746                       |    39|
|88    |                \gdm.dm_gen.dm                                                            |dmem__parameterized0_748                         |    39|
|89    |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_747            |     1|
|90    |  CHANNEL1C                                                                               |Channel__xdcDup__3                               |  1359|
|91    |    EVENTFIFO                                                                             |EVENT_FIFO__xdcDup__3                            |    77|
|92    |      U0                                                                                  |fifo_generator_v13_2_5__parameterized11__22      |    77|
|93    |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized5_729 |    77|
|94    |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized5_730           |    77|
|95    |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized5_731       |    77|
|96    |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_732                     |    18|
|97    |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_739           |     3|
|98    |                rpntr                                                                     |rd_bin_cntr__parameterized3_740                  |    15|
|99    |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_733                     |    28|
|100   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_737           |     5|
|101   |                wpntr                                                                     |wr_bin_cntr__parameterized4_738                  |    23|
|102   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized5_734                       |    30|
|103   |                \gdm.dm_gen.dm                                                            |dmem_736                                         |    30|
|104   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_735            |     1|
|105   |    RD_FIFO                                                                               |CHAN_RD_FIFO__xdcDup__3                          |    86|
|106   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized13__22      |    86|
|107   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized6_717 |    86|
|108   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized6_718           |    86|
|109   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized6_719       |    86|
|110   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_720                     |    18|
|111   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_727           |     3|
|112   |                rpntr                                                                     |rd_bin_cntr__parameterized3_728                  |    15|
|113   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_721                     |    28|
|114   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_725           |     5|
|115   |                wpntr                                                                     |wr_bin_cntr__parameterized4_726                  |    23|
|116   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized6_722                       |    39|
|117   |                \gdm.dm_gen.dm                                                            |dmem__parameterized0_724                         |    39|
|118   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_723            |     1|
|119   |  CHANNEL1D                                                                               |Channel__xdcDup__4                               |  1440|
|120   |    EVENTFIFO                                                                             |EVENT_FIFO__xdcDup__4                            |    77|
|121   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized11          |    77|
|122   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized5_705 |    77|
|123   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized5_706           |    77|
|124   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized5_707       |    77|
|125   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_708                     |    18|
|126   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_715           |     3|
|127   |                rpntr                                                                     |rd_bin_cntr__parameterized3_716                  |    15|
|128   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_709                     |    28|
|129   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_713           |     5|
|130   |                wpntr                                                                     |wr_bin_cntr__parameterized4_714                  |    23|
|131   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized5_710                       |    30|
|132   |                \gdm.dm_gen.dm                                                            |dmem_712                                         |    30|
|133   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_711            |     1|
|134   |    RD_FIFO                                                                               |CHAN_RD_FIFO__xdcDup__4                          |    86|
|135   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized13          |    86|
|136   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized6_693 |    86|
|137   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized6_694           |    86|
|138   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized6_695       |    86|
|139   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_696                     |    18|
|140   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_703           |     3|
|141   |                rpntr                                                                     |rd_bin_cntr__parameterized3_704                  |    15|
|142   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_697                     |    28|
|143   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_701           |     5|
|144   |                wpntr                                                                     |wr_bin_cntr__parameterized4_702                  |    23|
|145   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized6_698                       |    39|
|146   |                \gdm.dm_gen.dm                                                            |dmem__parameterized0_700                         |    39|
|147   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_699            |     1|
|148   |  CHANNEL2A                                                                               |Channel__xdcDup__5                               |  1271|
|149   |    EVENTFIFO                                                                             |EVENT_FIFO__xdcDup__5                            |    77|
|150   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized11__19      |    77|
|151   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized5_681 |    77|
|152   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized5_682           |    77|
|153   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized5_683       |    77|
|154   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_684                     |    18|
|155   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_691           |     3|
|156   |                rpntr                                                                     |rd_bin_cntr__parameterized3_692                  |    15|
|157   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_685                     |    28|
|158   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_689           |     5|
|159   |                wpntr                                                                     |wr_bin_cntr__parameterized4_690                  |    23|
|160   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized5_686                       |    30|
|161   |                \gdm.dm_gen.dm                                                            |dmem_688                                         |    30|
|162   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_687            |     1|
|163   |    RD_FIFO                                                                               |CHAN_RD_FIFO__xdcDup__5                          |    86|
|164   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized13__19      |    86|
|165   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized6_669 |    86|
|166   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized6_670           |    86|
|167   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized6_671       |    86|
|168   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_672                     |    18|
|169   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_679           |     3|
|170   |                rpntr                                                                     |rd_bin_cntr__parameterized3_680                  |    15|
|171   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_673                     |    28|
|172   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_677           |     5|
|173   |                wpntr                                                                     |wr_bin_cntr__parameterized4_678                  |    23|
|174   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized6_674                       |    39|
|175   |                \gdm.dm_gen.dm                                                            |dmem__parameterized0_676                         |    39|
|176   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_675            |     1|
|177   |  CHANNEL2B                                                                               |Channel__xdcDup__6                               |  1288|
|178   |    EVENTFIFO                                                                             |EVENT_FIFO__xdcDup__6                            |    77|
|179   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized11__17      |    77|
|180   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized5_657 |    77|
|181   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized5_658           |    77|
|182   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized5_659       |    77|
|183   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_660                     |    18|
|184   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_667           |     3|
|185   |                rpntr                                                                     |rd_bin_cntr__parameterized3_668                  |    15|
|186   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_661                     |    28|
|187   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_665           |     5|
|188   |                wpntr                                                                     |wr_bin_cntr__parameterized4_666                  |    23|
|189   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized5_662                       |    30|
|190   |                \gdm.dm_gen.dm                                                            |dmem_664                                         |    30|
|191   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_663            |     1|
|192   |    RD_FIFO                                                                               |CHAN_RD_FIFO__xdcDup__6                          |    86|
|193   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized13__17      |    86|
|194   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized6_645 |    86|
|195   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized6_646           |    86|
|196   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized6_647       |    86|
|197   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_648                     |    18|
|198   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_655           |     3|
|199   |                rpntr                                                                     |rd_bin_cntr__parameterized3_656                  |    15|
|200   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_649                     |    28|
|201   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_653           |     5|
|202   |                wpntr                                                                     |wr_bin_cntr__parameterized4_654                  |    23|
|203   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized6_650                       |    39|
|204   |                \gdm.dm_gen.dm                                                            |dmem__parameterized0_652                         |    39|
|205   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_651            |     1|
|206   |  CHANNEL2C                                                                               |Channel__xdcDup__7                               |  1415|
|207   |    EVENTFIFO                                                                             |EVENT_FIFO__xdcDup__7                            |    77|
|208   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized11__16      |    77|
|209   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized5_633 |    77|
|210   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized5_634           |    77|
|211   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized5_635       |    77|
|212   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_636                     |    18|
|213   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_643           |     3|
|214   |                rpntr                                                                     |rd_bin_cntr__parameterized3_644                  |    15|
|215   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_637                     |    28|
|216   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_641           |     5|
|217   |                wpntr                                                                     |wr_bin_cntr__parameterized4_642                  |    23|
|218   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized5_638                       |    30|
|219   |                \gdm.dm_gen.dm                                                            |dmem_640                                         |    30|
|220   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_639            |     1|
|221   |    RD_FIFO                                                                               |CHAN_RD_FIFO__xdcDup__7                          |    86|
|222   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized13__16      |    86|
|223   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized6_621 |    86|
|224   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized6_622           |    86|
|225   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized6_623       |    86|
|226   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_624                     |    18|
|227   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_631           |     3|
|228   |                rpntr                                                                     |rd_bin_cntr__parameterized3_632                  |    15|
|229   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_625                     |    28|
|230   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_629           |     5|
|231   |                wpntr                                                                     |wr_bin_cntr__parameterized4_630                  |    23|
|232   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized6_626                       |    39|
|233   |                \gdm.dm_gen.dm                                                            |dmem__parameterized0_628                         |    39|
|234   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_627            |     1|
|235   |  CHANNEL2D                                                                               |Channel__xdcDup__8                               |  1389|
|236   |    EVENTFIFO                                                                             |EVENT_FIFO__xdcDup__8                            |    77|
|237   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized11__15      |    77|
|238   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized5_609 |    77|
|239   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized5_610           |    77|
|240   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized5_611       |    77|
|241   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_612                     |    18|
|242   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_619           |     3|
|243   |                rpntr                                                                     |rd_bin_cntr__parameterized3_620                  |    15|
|244   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_613                     |    28|
|245   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_617           |     5|
|246   |                wpntr                                                                     |wr_bin_cntr__parameterized4_618                  |    23|
|247   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized5_614                       |    30|
|248   |                \gdm.dm_gen.dm                                                            |dmem_616                                         |    30|
|249   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_615            |     1|
|250   |    RD_FIFO                                                                               |CHAN_RD_FIFO__xdcDup__8                          |    86|
|251   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized13__15      |    86|
|252   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized6_597 |    86|
|253   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized6_598           |    86|
|254   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized6_599       |    86|
|255   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_600                     |    18|
|256   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_607           |     3|
|257   |                rpntr                                                                     |rd_bin_cntr__parameterized3_608                  |    15|
|258   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_601                     |    28|
|259   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_605           |     5|
|260   |                wpntr                                                                     |wr_bin_cntr__parameterized4_606                  |    23|
|261   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized6_602                       |    39|
|262   |                \gdm.dm_gen.dm                                                            |dmem__parameterized0_604                         |    39|
|263   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_603            |     1|
|264   |  CHANNEL3A                                                                               |Channel__xdcDup__9                               |  1256|
|265   |    EVENTFIFO                                                                             |EVENT_FIFO__xdcDup__9                            |    77|
|266   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized11__14      |    77|
|267   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized5_585 |    77|
|268   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized5_586           |    77|
|269   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized5_587       |    77|
|270   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_588                     |    18|
|271   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_595           |     3|
|272   |                rpntr                                                                     |rd_bin_cntr__parameterized3_596                  |    15|
|273   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_589                     |    28|
|274   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_593           |     5|
|275   |                wpntr                                                                     |wr_bin_cntr__parameterized4_594                  |    23|
|276   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized5_590                       |    30|
|277   |                \gdm.dm_gen.dm                                                            |dmem_592                                         |    30|
|278   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_591            |     1|
|279   |    RD_FIFO                                                                               |CHAN_RD_FIFO__xdcDup__9                          |    86|
|280   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized13__14      |    86|
|281   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized6_573 |    86|
|282   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized6_574           |    86|
|283   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized6_575       |    86|
|284   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_576                     |    18|
|285   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_583           |     3|
|286   |                rpntr                                                                     |rd_bin_cntr__parameterized3_584                  |    15|
|287   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_577                     |    28|
|288   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_581           |     5|
|289   |                wpntr                                                                     |wr_bin_cntr__parameterized4_582                  |    23|
|290   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized6_578                       |    39|
|291   |                \gdm.dm_gen.dm                                                            |dmem__parameterized0_580                         |    39|
|292   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_579            |     1|
|293   |  CHANNEL3B                                                                               |Channel__xdcDup__10                              |  1310|
|294   |    EVENTFIFO                                                                             |EVENT_FIFO__xdcDup__10                           |    77|
|295   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized11__20      |    77|
|296   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized5_561 |    77|
|297   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized5_562           |    77|
|298   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized5_563       |    77|
|299   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_564                     |    18|
|300   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_571           |     3|
|301   |                rpntr                                                                     |rd_bin_cntr__parameterized3_572                  |    15|
|302   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_565                     |    28|
|303   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_569           |     5|
|304   |                wpntr                                                                     |wr_bin_cntr__parameterized4_570                  |    23|
|305   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized5_566                       |    30|
|306   |                \gdm.dm_gen.dm                                                            |dmem_568                                         |    30|
|307   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_567            |     1|
|308   |    RD_FIFO                                                                               |CHAN_RD_FIFO__xdcDup__10                         |    86|
|309   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized13__20      |    86|
|310   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized6_549 |    86|
|311   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized6_550           |    86|
|312   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized6_551       |    86|
|313   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_552                     |    18|
|314   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_559           |     3|
|315   |                rpntr                                                                     |rd_bin_cntr__parameterized3_560                  |    15|
|316   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_553                     |    28|
|317   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_557           |     5|
|318   |                wpntr                                                                     |wr_bin_cntr__parameterized4_558                  |    23|
|319   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized6_554                       |    39|
|320   |                \gdm.dm_gen.dm                                                            |dmem__parameterized0_556                         |    39|
|321   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_555            |     1|
|322   |  CHANNEL3C                                                                               |Channel__xdcDup__11                              |  1476|
|323   |    EVENTFIFO                                                                             |EVENT_FIFO__xdcDup__11                           |    77|
|324   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized11__13      |    77|
|325   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized5_537 |    77|
|326   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized5_538           |    77|
|327   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized5_539       |    77|
|328   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_540                     |    18|
|329   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_547           |     3|
|330   |                rpntr                                                                     |rd_bin_cntr__parameterized3_548                  |    15|
|331   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_541                     |    28|
|332   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_545           |     5|
|333   |                wpntr                                                                     |wr_bin_cntr__parameterized4_546                  |    23|
|334   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized5_542                       |    30|
|335   |                \gdm.dm_gen.dm                                                            |dmem_544                                         |    30|
|336   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_543            |     1|
|337   |    RD_FIFO                                                                               |CHAN_RD_FIFO__xdcDup__11                         |    86|
|338   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized13__13      |    86|
|339   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized6_525 |    86|
|340   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized6_526           |    86|
|341   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized6_527       |    86|
|342   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_528                     |    18|
|343   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_535           |     3|
|344   |                rpntr                                                                     |rd_bin_cntr__parameterized3_536                  |    15|
|345   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_529                     |    28|
|346   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_533           |     5|
|347   |                wpntr                                                                     |wr_bin_cntr__parameterized4_534                  |    23|
|348   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized6_530                       |    39|
|349   |                \gdm.dm_gen.dm                                                            |dmem__parameterized0_532                         |    39|
|350   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_531            |     1|
|351   |  CHANNEL3D                                                                               |Channel                                          |  1486|
|352   |    EVENTFIFO                                                                             |EVENT_FIFO                                       |    77|
|353   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized11__12      |    77|
|354   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized5     |    77|
|355   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized5               |    77|
|356   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized5           |    77|
|357   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4_518                     |    18|
|358   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1_523           |     3|
|359   |                rpntr                                                                     |rd_bin_cntr__parameterized3_524                  |    15|
|360   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4_519                     |    28|
|361   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1_521           |     5|
|362   |                wpntr                                                                     |wr_bin_cntr__parameterized4_522                  |    23|
|363   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized5                           |    30|
|364   |                \gdm.dm_gen.dm                                                            |dmem                                             |    30|
|365   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2_520            |     1|
|366   |    RD_FIFO                                                                               |CHAN_RD_FIFO                                     |    86|
|367   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized13__12      |    86|
|368   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized6     |    86|
|369   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized6               |    86|
|370   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized6           |    86|
|371   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized4                         |    18|
|372   |                \grss.rsts                                                                |rd_status_flags_ss__parameterized1               |     3|
|373   |                rpntr                                                                     |rd_bin_cntr__parameterized3                      |    15|
|374   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized4                         |    28|
|375   |                \gwss.wsts                                                                |wr_status_flags_ss__parameterized1               |     5|
|376   |                wpntr                                                                     |wr_bin_cntr__parameterized4                      |    23|
|377   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized6                           |    39|
|378   |                \gdm.dm_gen.dm                                                            |dmem__parameterized0                             |    39|
|379   |              rstblk                                                                      |reset_blk_ramfifo__parameterized2                |     1|
|380   |  FitGbtPrg                                                                               |FIT_GBT_project                                  | 11331|
|381   |    CRU_packet_Builder_comp                                                               |CRU_packet_Builder                               |   264|
|382   |    DataConverter_comp                                                                    |DataConverter                                    |  1121|
|383   |      raw_header_fifo_comp                                                                |raw_data_fifo                                    |   311|
|384   |        U0                                                                                |fifo_generator_v13_2_5__parameterized1           |   311|
|385   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth__parameterized0_476 |   311|
|386   |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized0_477           |   311|
|387   |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized0_478       |   311|
|388   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized0_479                     |   121|
|389   |                  \gr1.gdcf.dc                                                            |dc_ss_fwft_511                                   |    13|
|390   |                    dc                                                                    |updn_cntr_517                                    |    13|
|391   |                  \gr1.gr1_int.rfwft                                                      |rd_fwft_512                                      |    35|
|392   |                  \grss.rsts                                                              |rd_status_flags_ss__parameterized0_513           |    15|
|393   |                    c1                                                                    |compare__parameterized1_515                      |     6|
|394   |                    c2                                                                    |compare__parameterized1_516                      |     7|
|395   |                  rpntr                                                                   |rd_bin_cntr__parameterized0_514                  |    58|
|396   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized0_480                     |   100|
|397   |                  \gwss.gpf.wrpf                                                          |wr_pf_ss_505                                     |    22|
|398   |                  \gwss.wsts                                                              |wr_status_flags_ss__parameterized0_506           |    26|
|399   |                    c0                                                                    |compare__parameterized1_508                      |     6|
|400   |                    c1                                                                    |compare__parameterized1_509                      |     7|
|401   |                    \gaf.c2                                                               |compare__parameterized1_510                      |     7|
|402   |                  wpntr                                                                   |wr_bin_cntr__parameterized0_507                  |    52|
|403   |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized0_481                       |    89|
|404   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_4__parameterized1_483           |     9|
|405   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_4_synth__parameterized0_484     |     9|
|406   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized0_485              |     9|
|407   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized0_486     |     9|
|408   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized15_487      |     1|
|409   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized15_504    |     1|
|410   |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized16_488      |     1|
|411   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized16_503    |     1|
|412   |                          \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized17_489      |     1|
|413   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized17_502    |     1|
|414   |                          \ramloop[3].ram.r                                               |blk_mem_gen_prim_width__parameterized18_490      |     1|
|415   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized18_501    |     1|
|416   |                          \ramloop[4].ram.r                                               |blk_mem_gen_prim_width__parameterized19_491      |     1|
|417   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized19_500    |     1|
|418   |                          \ramloop[5].ram.r                                               |blk_mem_gen_prim_width__parameterized20_492      |     1|
|419   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized20_499    |     1|
|420   |                          \ramloop[6].ram.r                                               |blk_mem_gen_prim_width__parameterized21_493      |     1|
|421   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized21_498    |     1|
|422   |                          \ramloop[7].ram.r                                               |blk_mem_gen_prim_width__parameterized22_494      |     1|
|423   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized22_497    |     1|
|424   |                          \ramloop[8].ram.r                                               |blk_mem_gen_prim_width__parameterized23_495      |     1|
|425   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized23_496    |     1|
|426   |                rstblk                                                                    |reset_blk_ramfifo_482                            |     1|
|427   |      raw_data_fifo_comp                                                                  |raw_data_fifo__xdcDup__1                         |   311|
|428   |        U0                                                                                |fifo_generator_v13_2_5__parameterized1__2        |   311|
|429   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth__parameterized0     |   311|
|430   |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized0               |   311|
|431   |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized0           |   311|
|432   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized0                         |   121|
|433   |                  \gr1.gdcf.dc                                                            |dc_ss_fwft                                       |    13|
|434   |                    dc                                                                    |updn_cntr                                        |    13|
|435   |                  \gr1.gr1_int.rfwft                                                      |rd_fwft_472                                      |    35|
|436   |                  \grss.rsts                                                              |rd_status_flags_ss__parameterized0               |    15|
|437   |                    c1                                                                    |compare__parameterized1_474                      |     6|
|438   |                    c2                                                                    |compare__parameterized1_475                      |     7|
|439   |                  rpntr                                                                   |rd_bin_cntr__parameterized0_473                  |    58|
|440   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized0                         |   100|
|441   |                  \gwss.gpf.wrpf                                                          |wr_pf_ss                                         |    22|
|442   |                  \gwss.wsts                                                              |wr_status_flags_ss__parameterized0               |    26|
|443   |                    c0                                                                    |compare__parameterized1_469                      |     6|
|444   |                    c1                                                                    |compare__parameterized1_470                      |     7|
|445   |                    \gaf.c2                                                               |compare__parameterized1_471                      |     7|
|446   |                  wpntr                                                                   |wr_bin_cntr__parameterized0                      |    52|
|447   |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized0                           |    89|
|448   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_4__parameterized1               |     9|
|449   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_4_synth__parameterized0         |     9|
|450   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized0                  |     9|
|451   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized0         |     9|
|452   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized15          |     1|
|453   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized15        |     1|
|454   |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized16          |     1|
|455   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized16        |     1|
|456   |                          \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized17          |     1|
|457   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized17        |     1|
|458   |                          \ramloop[3].ram.r                                               |blk_mem_gen_prim_width__parameterized18          |     1|
|459   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized18        |     1|
|460   |                          \ramloop[4].ram.r                                               |blk_mem_gen_prim_width__parameterized19          |     1|
|461   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized19        |     1|
|462   |                          \ramloop[5].ram.r                                               |blk_mem_gen_prim_width__parameterized20          |     1|
|463   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized20        |     1|
|464   |                          \ramloop[6].ram.r                                               |blk_mem_gen_prim_width__parameterized21          |     1|
|465   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized21        |     1|
|466   |                          \ramloop[7].ram.r                                               |blk_mem_gen_prim_width__parameterized22          |     1|
|467   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized22        |     1|
|468   |                          \ramloop[8].ram.r                                               |blk_mem_gen_prim_width__parameterized23          |     1|
|469   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized23        |     1|
|470   |                rstblk                                                                    |reset_blk_ramfifo_468                            |     1|
|471   |    Event_Selector_comp                                                                   |Event_selector                                   |  3572|
|472   |      trg_fifo_comp_c                                                                     |trg_fifo_comp                                    |   657|
|473   |        U0                                                                                |fifo_generator_v13_2_5__parameterized3           |   657|
|474   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth__parameterized1     |   657|
|475   |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized1               |   657|
|476   |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized1           |   657|
|477   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs                                      |   152|
|478   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__2                                  |    70|
|479   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray                                     |    70|
|480   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized1                         |    94|
|481   |                  \gr1.gr1_int.rfwft                                                      |rd_fwft_465                                      |    24|
|482   |                  \gras.grdc1.rdc                                                         |rd_dc_as                                         |    15|
|483   |                  \gras.rsts                                                              |rd_status_flags_as                               |    15|
|484   |                    c0                                                                    |compare__parameterized1_466                      |     7|
|485   |                    c1                                                                    |compare__parameterized1_467                      |     6|
|486   |                  rpntr                                                                   |rd_bin_cntr__parameterized0                      |    40|
|487   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized1                         |    95|
|488   |                  \gwas.gwdc0.wdc                                                         |wr_dc_as                                         |    15|
|489   |                  \gwas.wsts                                                              |wr_status_flags_as                               |    28|
|490   |                    c1                                                                    |compare__parameterized1                          |    12|
|491   |                    c2                                                                    |compare__parameterized1_464                      |    12|
|492   |                  wpntr                                                                   |wr_bin_cntr__parameterized1                      |    52|
|493   |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized1                           |   256|
|494   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_4__parameterized3               |   180|
|495   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_4_synth__parameterized1         |   180|
|496   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized1                  |   180|
|497   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized1         |   180|
|498   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized24          |    20|
|499   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized24        |     2|
|500   |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized25          |    20|
|501   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized25        |     2|
|502   |                          \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized26          |    20|
|503   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized26        |     2|
|504   |                          \ramloop[3].ram.r                                               |blk_mem_gen_prim_width__parameterized27          |    20|
|505   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized27        |     2|
|506   |                          \ramloop[4].ram.r                                               |blk_mem_gen_prim_width__parameterized28          |    20|
|507   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized28        |     2|
|508   |                          \ramloop[5].ram.r                                               |blk_mem_gen_prim_width__parameterized29          |    20|
|509   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized29        |     2|
|510   |                          \ramloop[6].ram.r                                               |blk_mem_gen_prim_width__parameterized30          |    20|
|511   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized30        |     2|
|512   |                          \ramloop[7].ram.r                                               |blk_mem_gen_prim_width__parameterized31          |    20|
|513   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized31        |     2|
|514   |                          \ramloop[8].ram.r                                               |blk_mem_gen_prim_width__parameterized32          |    20|
|515   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized32        |     2|
|516   |                rstblk                                                                    |reset_blk_ramfifo__parameterized0__xdcDup__1     |    60|
|517   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__10                             |     5|
|518   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst                                 |     5|
|519   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__10                               |     5|
|520   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single                                   |     5|
|521   |      cntpck_fifo_comp_c                                                                  |cntpck_fifo_comp                                 |   447|
|522   |        U0                                                                                |fifo_generator_v13_2_5__parameterized5           |   447|
|523   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth__parameterized2     |   447|
|524   |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized2               |   447|
|525   |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized2           |   447|
|526   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs__parameterized0                      |   109|
|527   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__parameterized2__2                  |    46|
|528   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__parameterized2                     |    46|
|529   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized2                         |    63|
|530   |                  \gr1.gr1_int.rfwft                                                      |rd_fwft_463                                      |    17|
|531   |                  \gras.grdc1.rdc                                                         |rd_dc_as__parameterized0                         |    10|
|532   |                  \gras.rsts                                                              |rd_status_flags_as__parameterized0               |     2|
|533   |                  rpntr                                                                   |rd_bin_cntr__parameterized1                      |    34|
|534   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized2                         |    54|
|535   |                  \gwas.gwdc0.wdc                                                         |wr_dc_as__parameterized0                         |    10|
|536   |                  \gwas.wsts                                                              |wr_status_flags_as__parameterized0               |     3|
|537   |                  wpntr                                                                   |wr_bin_cntr__parameterized2                      |    41|
|538   |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized2                           |   168|
|539   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_4__parameterized5               |    40|
|540   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_4_synth__parameterized2         |    40|
|541   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized2                  |    40|
|542   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized2         |    40|
|543   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized33          |    20|
|544   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized33        |     2|
|545   |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized34          |    20|
|546   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized34        |     2|
|547   |                rstblk                                                                    |reset_blk_ramfifo__parameterized0__xdcDup__2     |    53|
|548   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__8                              |     5|
|549   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst__9                              |     5|
|550   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__8                                |     5|
|551   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__9                                |     5|
|552   |      slct_fifo_comp                                                                      |slct_data_fifo                                   |  1480|
|553   |        U0                                                                                |fifo_generator_v13_2_5__parameterized7           |  1480|
|554   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth__parameterized3     |  1480|
|555   |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized3               |  1480|
|556   |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized3           |  1480|
|557   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs__parameterized1                      |   196|
|558   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__parameterized4__2                  |    82|
|559   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__parameterized4                     |    82|
|560   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized3                         |   148|
|561   |                  \gr1.gr1_int.rfwft                                                      |rd_fwft_460                                      |    18|
|562   |                  \gr1.grdc2.rdc                                                          |rd_dc_fwft_ext_as                                |    24|
|563   |                  \gras.rsts                                                              |rd_status_flags_as__parameterized1               |    17|
|564   |                    c0                                                                    |compare__parameterized0_461                      |     8|
|565   |                    c1                                                                    |compare__parameterized0_462                      |     7|
|566   |                  rpntr                                                                   |rd_bin_cntr__parameterized2                      |    89|
|567   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized3                         |   201|
|568   |                  \gwas.gpf.wrpf                                                          |wr_pf_as                                         |    22|
|569   |                  \gwas.gwdc1.wdcext                                                      |wr_dc_fwft_ext_as                                |    24|
|570   |                  \gwas.wsts                                                              |wr_status_flags_as__parameterized1               |    34|
|571   |                    c1                                                                    |compare__parameterized0_458                      |    14|
|572   |                    c2                                                                    |compare__parameterized0_459                      |    14|
|573   |                  wpntr                                                                   |wr_bin_cntr__parameterized3                      |   121|
|574   |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized3                           |   848|
|575   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_4__parameterized7               |   768|
|576   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_4_synth__parameterized3         |   768|
|577   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized3                  |   768|
|578   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized3         |   768|
|579   |                          \has_mux_b.B                                                    |blk_mem_gen_mux__parameterized2                  |    84|
|580   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized35          |    19|
|581   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized35        |     1|
|582   |                          \ramloop[10].ram.r                                              |blk_mem_gen_prim_width__parameterized45          |    19|
|583   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized45        |     1|
|584   |                          \ramloop[11].ram.r                                              |blk_mem_gen_prim_width__parameterized46          |    19|
|585   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized46        |     1|
|586   |                          \ramloop[12].ram.r                                              |blk_mem_gen_prim_width__parameterized47          |    19|
|587   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized47        |     1|
|588   |                          \ramloop[13].ram.r                                              |blk_mem_gen_prim_width__parameterized48          |    19|
|589   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized48        |     1|
|590   |                          \ramloop[14].ram.r                                              |blk_mem_gen_prim_width__parameterized49          |    19|
|591   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized49        |     1|
|592   |                          \ramloop[15].ram.r                                              |blk_mem_gen_prim_width__parameterized50          |    19|
|593   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized50        |     1|
|594   |                          \ramloop[16].ram.r                                              |blk_mem_gen_prim_width__parameterized51          |    19|
|595   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized51        |     1|
|596   |                          \ramloop[17].ram.r                                              |blk_mem_gen_prim_width__parameterized52          |    19|
|597   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized52        |     1|
|598   |                          \ramloop[18].ram.r                                              |blk_mem_gen_prim_width__parameterized53          |    19|
|599   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized53        |     1|
|600   |                          \ramloop[19].ram.r                                              |blk_mem_gen_prim_width__parameterized54          |    19|
|601   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized54        |     1|
|602   |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized36          |    19|
|603   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized36        |     1|
|604   |                          \ramloop[20].ram.r                                              |blk_mem_gen_prim_width__parameterized55          |    19|
|605   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized55        |     1|
|606   |                          \ramloop[21].ram.r                                              |blk_mem_gen_prim_width__parameterized56          |    19|
|607   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized56        |     1|
|608   |                          \ramloop[22].ram.r                                              |blk_mem_gen_prim_width__parameterized57          |    19|
|609   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized57        |     1|
|610   |                          \ramloop[23].ram.r                                              |blk_mem_gen_prim_width__parameterized58          |    19|
|611   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized58        |     1|
|612   |                          \ramloop[24].ram.r                                              |blk_mem_gen_prim_width__parameterized59          |    19|
|613   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized59        |     1|
|614   |                          \ramloop[25].ram.r                                              |blk_mem_gen_prim_width__parameterized60          |    19|
|615   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized60        |     1|
|616   |                          \ramloop[26].ram.r                                              |blk_mem_gen_prim_width__parameterized61          |    19|
|617   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized61        |     1|
|618   |                          \ramloop[27].ram.r                                              |blk_mem_gen_prim_width__parameterized62          |    19|
|619   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized62        |     1|
|620   |                          \ramloop[28].ram.r                                              |blk_mem_gen_prim_width__parameterized63          |    19|
|621   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized63        |     1|
|622   |                          \ramloop[29].ram.r                                              |blk_mem_gen_prim_width__parameterized64          |    19|
|623   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized64        |     1|
|624   |                          \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized37          |    19|
|625   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized37        |     1|
|626   |                          \ramloop[30].ram.r                                              |blk_mem_gen_prim_width__parameterized65          |    19|
|627   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized65        |     1|
|628   |                          \ramloop[31].ram.r                                              |blk_mem_gen_prim_width__parameterized66          |    19|
|629   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized66        |     1|
|630   |                          \ramloop[32].ram.r                                              |blk_mem_gen_prim_width__parameterized67          |    19|
|631   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized67        |     1|
|632   |                          \ramloop[33].ram.r                                              |blk_mem_gen_prim_width__parameterized68          |    19|
|633   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized68        |     1|
|634   |                          \ramloop[34].ram.r                                              |blk_mem_gen_prim_width__parameterized69          |    19|
|635   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized69        |     1|
|636   |                          \ramloop[35].ram.r                                              |blk_mem_gen_prim_width__parameterized70          |    19|
|637   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized70        |     1|
|638   |                          \ramloop[3].ram.r                                               |blk_mem_gen_prim_width__parameterized38          |    19|
|639   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized38        |     1|
|640   |                          \ramloop[4].ram.r                                               |blk_mem_gen_prim_width__parameterized39          |    19|
|641   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized39        |     1|
|642   |                          \ramloop[5].ram.r                                               |blk_mem_gen_prim_width__parameterized40          |    19|
|643   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized40        |     1|
|644   |                          \ramloop[6].ram.r                                               |blk_mem_gen_prim_width__parameterized41          |    19|
|645   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized41        |     1|
|646   |                          \ramloop[7].ram.r                                               |blk_mem_gen_prim_width__parameterized42          |    19|
|647   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized42        |     1|
|648   |                          \ramloop[8].ram.r                                               |blk_mem_gen_prim_width__parameterized43          |    19|
|649   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized43        |     1|
|650   |                          \ramloop[9].ram.r                                               |blk_mem_gen_prim_width__parameterized44          |    19|
|651   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized44        |     1|
|652   |                rstblk                                                                    |reset_blk_ramfifo__parameterized0                |    87|
|653   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__6                              |     5|
|654   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst__7                              |     5|
|655   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__6                                |     5|
|656   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__7                                |     5|
|657   |    Module_Data_Gen_comp                                                                  |Module_Data_Gen                                  |   844|
|658   |    Reset_Generator_comp                                                                  |Reset_Generator                                  |    58|
|659   |    RxData_ClkSync_comp                                                                   |RXDATA_CLKSync                                   |   329|
|660   |    TX_Data_Gen_comp                                                                      |TX_Data_Gen                                      |   271|
|661   |    bc_indicator_data_comp                                                                |bc_indicator                                     |   136|
|662   |    bc_indicator_trg_comp                                                                 |bc_indicator__parameterized0                     |   128|
|663   |    cru_ltu_emu_comp                                                                      |cru_ltu_emu                                      |   297|
|664   |    \gbt_bank_gen.gbtBankDsgn                                                             |GBT_TX_RX                                        |  3531|
|665   |      gbtBank                                                                             |gbt_bank                                         |  2908|
|666   |        \gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx                                   |gbt_rx                                           |  1946|
|667   |          decoder                                                                         |gbt_rx_decoder                                   |   210|
|668   |            \gbtFrame_gen.reedSolomonDecoder0to50                                         |gbt_rx_decoder_gbtframe_rsdec                    |   105|
|669   |              syndromes                                                                   |gbt_rx_decoder_gbtframe_syndrom_457              |   103|
|670   |            \gbtFrame_gen.reedSolomonDecoder60to119                                       |gbt_rx_decoder_gbtframe_rsdec_456                |   104|
|671   |              syndromes                                                                   |gbt_rx_decoder_gbtframe_syndrom                  |   103|
|672   |          descrambler                                                                     |gbt_rx_descrambler                               |   245|
|673   |            \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit     |gbt_rx_descrambler_21bit                         |    61|
|674   |            \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit     |gbt_rx_descrambler_21bit_453                     |    61|
|675   |            \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit     |gbt_rx_descrambler_21bit_454                     |    60|
|676   |            \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit     |gbt_rx_descrambler_21bit_455                     |    61|
|677   |          frameAligner                                                                    |gbt_rx_framealigner                              |   433|
|678   |            patternSearch                                                                 |gbt_rx_framealigner_pattsearch                   |    56|
|679   |            rightShifter                                                                  |gbt_rx_framealigner_rightshift                   |   329|
|680   |            rxBitSlipCounter                                                              |gbt_rx_framealigner_bscounter                    |    20|
|681   |            writeAddressCtrl                                                              |gbt_rx_framealigner_wraddr                       |    28|
|682   |          rxGearbox                                                                       |gbt_rx_gearbox                                   |  1029|
|683   |            \rxGearboxLatOpt_gen.rxGearboxLatOpt                                          |gbt_rx_gearbox_latopt                            |  1029|
|684   |          status                                                                          |gbt_rx_status                                    |    29|
|685   |        \gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx                                   |gbt_tx                                           |   356|
|686   |          scrambler                                                                       |gbt_tx_scrambler                                 |   336|
|687   |            \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit         |gbt_tx_scrambler_21bit                           |    83|
|688   |            \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit         |gbt_tx_scrambler_21bit_450                       |    83|
|689   |            \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit         |gbt_tx_scrambler_21bit_451                       |    83|
|690   |            \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit         |gbt_tx_scrambler_21bit_452                       |    84|
|691   |          txGearbox                                                                       |gbt_tx_gearbox                                   |    20|
|692   |            \txGearboxStd_gen.txGearboxStd                                                |gbt_tx_gearbox_std                               |    20|
|693   |              dpram                                                                       |gbt_tx_gearbox_std_dpram                         |     3|
|694   |                dpram                                                                     |xlx_k7v7_tx_dpram                                |     3|
|695   |                  U0                                                                      |blk_mem_gen_v8_4_4__parameterized9               |     3|
|696   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_4_synth__parameterized4         |     3|
|697   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized4                  |     3|
|698   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized4         |     3|
|699   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized71          |     1|
|700   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized71        |     1|
|701   |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized72          |     1|
|702   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized72        |     1|
|703   |                          \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized73          |     1|
|704   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized73        |     1|
|705   |              readWriteControl                                                            |gbt_tx_gearbox_std_rdwrctrl                      |    17|
|706   |        \mgt_param_package_src_gen.mgt                                                    |multi_gigabit_transceivers                       |   605|
|707   |          \mgtLatOpt_gen.mgtLatOpt                                                        |mgt_latopt                                       |   605|
|708   |            \gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl                           |mgt_latopt_bitslipctrl                           |    75|
|709   |            \gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i                                          |xlx_k7v7_mgt_ip                                  |   523|
|710   |              U0                                                                          |xlx_k7v7_mgt_ip_init                             |   523|
|711   |                gt0_rx_auto_phase_align_i                                                 |xlx_k7v7_mgt_ip_AUTO_PHASE_ALIGN                 |    27|
|712   |                  sync_DLYSRESETDONE                                                      |xlx_k7v7_mgt_ip_sync_block_448                   |     6|
|713   |                  sync_PHALIGNDONE                                                        |xlx_k7v7_mgt_ip_sync_block_449                   |     6|
|714   |                gt0_rxresetfsm_i                                                          |xlx_k7v7_mgt_ip_RX_STARTUP_FSM                   |   247|
|715   |                  sync_CPLLLOCK                                                           |xlx_k7v7_mgt_ip_sync_block_441                   |    10|
|716   |                  sync_RXRESETDONE                                                        |xlx_k7v7_mgt_ip_sync_block_442                   |     6|
|717   |                  sync_data_valid                                                         |xlx_k7v7_mgt_ip_sync_block_443                   |     9|
|718   |                  sync_mmcm_lock_reclocked                                                |xlx_k7v7_mgt_ip_sync_block_444                   |     8|
|719   |                  sync_run_phase_alignment_int                                            |xlx_k7v7_mgt_ip_sync_block_445                   |     6|
|720   |                  sync_rx_fsm_reset_done_int                                              |xlx_k7v7_mgt_ip_sync_block_446                   |     6|
|721   |                  sync_time_out_wait_bypass                                               |xlx_k7v7_mgt_ip_sync_block_447                   |     6|
|722   |                gt0_tx_manual_phase_i                                                     |xlx_k7v7_mgt_ip_TX_MANUAL_PHASE_ALIGN            |     9|
|723   |                  \cdc[0].sync_TXPHINITDONE                                               |xlx_k7v7_mgt_ip_sync_pulse                       |     9|
|724   |                gt0_txresetfsm_i                                                          |xlx_k7v7_mgt_ip_TX_STARTUP_FSM                   |   197|
|725   |                  sync_CPLLLOCK                                                           |xlx_k7v7_mgt_ip_sync_block                       |    13|
|726   |                  sync_TXRESETDONE                                                        |xlx_k7v7_mgt_ip_sync_block_436                   |     6|
|727   |                  sync_mmcm_lock_reclocked                                                |xlx_k7v7_mgt_ip_sync_block_437                   |     8|
|728   |                  sync_run_phase_alignment_int                                            |xlx_k7v7_mgt_ip_sync_block_438                   |     6|
|729   |                  sync_time_out_wait_bypass                                               |xlx_k7v7_mgt_ip_sync_block_439                   |     6|
|730   |                  sync_tx_fsm_reset_done_int                                              |xlx_k7v7_mgt_ip_sync_block_440                   |     6|
|731   |                xlx_k7v7_mgt_ip_i                                                         |xlx_k7v7_mgt_ip_multi_gt                         |    14|
|732   |                  cpll_railing0_i                                                         |xlx_k7v7_mgt_ip_cpll_railing                     |    11|
|733   |                  gt0_xlx_k7v7_mgt_ip_i                                                   |xlx_k7v7_mgt_ip_GT                               |     3|
|734   |      gbtBank_gbtBankRst                                                                  |gbt_bank_reset                                   |   108|
|735   |      gbtBank_rxFrmClkPhAlgnr                                                             |gbt_rx_frameclk_phalgnr                          |   143|
|736   |        \latOpt_phalgnr_gen.mmc_ctrl_inst                                                 |phaligner_mmcm_controller                        |   102|
|737   |        \latOpt_phalgnr_gen.mmcm_inst                                                     |phaligner_std_pll                                |    12|
|738   |          pll                                                                             |xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm            |    12|
|739   |            inst                                                                          |xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_clk_wiz    |    12|
|740   |        \latOpt_phalgnr_gen.phase_comp_inst                                               |phaligner_phase_comparator                       |    13|
|741   |        \latOpt_phalgnr_gen.phase_computing_inst                                          |phaligner_phase_computing                        |    16|
|742   |    ltu_rx_decoder_comp                                                                   |ltu_rx_decoder                                   |   776|
|743   |  PINCAPT_M40_1                                                                           |pin_capt                                         |    21|
|744   |  PINCAPT_M40_2                                                                           |pin_capt_0                                       |    20|
|745   |  PINCAPT_M40_3                                                                           |pin_capt_1                                       |    20|
|746   |  TDC1_CHA                                                                                |TDCCHAN__xdcDup__1                               |   187|
|747   |    TDCFIFO                                                                               |TDC_FIFO__xdcDup__1                              |    52|
|748   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized9__18       |    52|
|749   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized4_423 |    52|
|750   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized4_424           |    52|
|751   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized4_425       |    52|
|752   |              \gntv_or_sync_fifo.gl1.lsshft                                               |logic_sshft_426                                  |    39|
|753   |                c0                                                                        |updn_cntr__parameterized1_431                    |    13|
|754   |                c1                                                                        |updn_cntr__parameterized2_432                    |     9|
|755   |                crd                                                                       |updn_cntr__parameterized0_433                    |     8|
|756   |                rsts                                                                      |rd_status_flags_sshft_434                        |     3|
|757   |                wsts                                                                      |wr_status_flags_sshft_435                        |     6|
|758   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized4_427                       |    12|
|759   |                \gsm.sm                                                                   |shft_ram_429                                     |    12|
|760   |                  \gsm1.sm1                                                               |shft_wrapper_430                                 |     6|
|761   |              rstblk                                                                      |reset_blk_ramfifo__parameterized1_428            |     1|
|762   |    PINCAPT                                                                               |pin_capt_422                                     |    21|
|763   |  TDC1_CHB                                                                                |TDCCHAN__xdcDup__2                               |   191|
|764   |    TDCFIFO                                                                               |TDC_FIFO__xdcDup__2                              |    52|
|765   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized9__21       |    52|
|766   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized4_409 |    52|
|767   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized4_410           |    52|
|768   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized4_411       |    52|
|769   |              \gntv_or_sync_fifo.gl1.lsshft                                               |logic_sshft_412                                  |    39|
|770   |                c0                                                                        |updn_cntr__parameterized1_417                    |    13|
|771   |                c1                                                                        |updn_cntr__parameterized2_418                    |     9|
|772   |                crd                                                                       |updn_cntr__parameterized0_419                    |     8|
|773   |                rsts                                                                      |rd_status_flags_sshft_420                        |     3|
|774   |                wsts                                                                      |wr_status_flags_sshft_421                        |     6|
|775   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized4_413                       |    12|
|776   |                \gsm.sm                                                                   |shft_ram_415                                     |    12|
|777   |                  \gsm1.sm1                                                               |shft_wrapper_416                                 |     6|
|778   |              rstblk                                                                      |reset_blk_ramfifo__parameterized1_414            |     1|
|779   |    PINCAPT                                                                               |pin_capt_408                                     |    21|
|780   |  TDC1_CHC                                                                                |TDCCHAN__xdcDup__3                               |   191|
|781   |    TDCFIFO                                                                               |TDC_FIFO__xdcDup__3                              |    52|
|782   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized9__22       |    52|
|783   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized4_395 |    52|
|784   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized4_396           |    52|
|785   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized4_397       |    52|
|786   |              \gntv_or_sync_fifo.gl1.lsshft                                               |logic_sshft_398                                  |    39|
|787   |                c0                                                                        |updn_cntr__parameterized1_403                    |    13|
|788   |                c1                                                                        |updn_cntr__parameterized2_404                    |     9|
|789   |                crd                                                                       |updn_cntr__parameterized0_405                    |     8|
|790   |                rsts                                                                      |rd_status_flags_sshft_406                        |     3|
|791   |                wsts                                                                      |wr_status_flags_sshft_407                        |     6|
|792   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized4_399                       |    12|
|793   |                \gsm.sm                                                                   |shft_ram_401                                     |    12|
|794   |                  \gsm1.sm1                                                               |shft_wrapper_402                                 |     6|
|795   |              rstblk                                                                      |reset_blk_ramfifo__parameterized1_400            |     1|
|796   |    PINCAPT                                                                               |pin_capt_394                                     |    21|
|797   |  TDC1_CHD                                                                                |TDCCHAN__xdcDup__4                               |   268|
|798   |    TDCFIFO                                                                               |TDC_FIFO__xdcDup__4                              |    52|
|799   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized9           |    52|
|800   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized4_381 |    52|
|801   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized4_382           |    52|
|802   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized4_383       |    52|
|803   |              \gntv_or_sync_fifo.gl1.lsshft                                               |logic_sshft_384                                  |    39|
|804   |                c0                                                                        |updn_cntr__parameterized1_389                    |    13|
|805   |                c1                                                                        |updn_cntr__parameterized2_390                    |     9|
|806   |                crd                                                                       |updn_cntr__parameterized0_391                    |     8|
|807   |                rsts                                                                      |rd_status_flags_sshft_392                        |     3|
|808   |                wsts                                                                      |wr_status_flags_sshft_393                        |     6|
|809   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized4_385                       |    12|
|810   |                \gsm.sm                                                                   |shft_ram_387                                     |    12|
|811   |                  \gsm1.sm1                                                               |shft_wrapper_388                                 |     6|
|812   |              rstblk                                                                      |reset_blk_ramfifo__parameterized1_386            |     1|
|813   |    PINCAPT                                                                               |pin_capt_380                                     |    21|
|814   |  TDC2_CHA                                                                                |TDCCHAN__xdcDup__5                               |   187|
|815   |    TDCFIFO                                                                               |TDC_FIFO__xdcDup__5                              |    52|
|816   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized9__19       |    52|
|817   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized4_367 |    52|
|818   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized4_368           |    52|
|819   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized4_369       |    52|
|820   |              \gntv_or_sync_fifo.gl1.lsshft                                               |logic_sshft_370                                  |    39|
|821   |                c0                                                                        |updn_cntr__parameterized1_375                    |    13|
|822   |                c1                                                                        |updn_cntr__parameterized2_376                    |     9|
|823   |                crd                                                                       |updn_cntr__parameterized0_377                    |     8|
|824   |                rsts                                                                      |rd_status_flags_sshft_378                        |     3|
|825   |                wsts                                                                      |wr_status_flags_sshft_379                        |     6|
|826   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized4_371                       |    12|
|827   |                \gsm.sm                                                                   |shft_ram_373                                     |    12|
|828   |                  \gsm1.sm1                                                               |shft_wrapper_374                                 |     6|
|829   |              rstblk                                                                      |reset_blk_ramfifo__parameterized1_372            |     1|
|830   |    PINCAPT                                                                               |pin_capt_366                                     |    21|
|831   |  TDC2_CHB                                                                                |TDCCHAN__xdcDup__6                               |   175|
|832   |    TDCFIFO                                                                               |TDC_FIFO__xdcDup__6                              |    52|
|833   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized9__17       |    52|
|834   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized4_353 |    52|
|835   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized4_354           |    52|
|836   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized4_355       |    52|
|837   |              \gntv_or_sync_fifo.gl1.lsshft                                               |logic_sshft_356                                  |    39|
|838   |                c0                                                                        |updn_cntr__parameterized1_361                    |    13|
|839   |                c1                                                                        |updn_cntr__parameterized2_362                    |     9|
|840   |                crd                                                                       |updn_cntr__parameterized0_363                    |     8|
|841   |                rsts                                                                      |rd_status_flags_sshft_364                        |     3|
|842   |                wsts                                                                      |wr_status_flags_sshft_365                        |     6|
|843   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized4_357                       |    12|
|844   |                \gsm.sm                                                                   |shft_ram_359                                     |    12|
|845   |                  \gsm1.sm1                                                               |shft_wrapper_360                                 |     6|
|846   |              rstblk                                                                      |reset_blk_ramfifo__parameterized1_358            |     1|
|847   |    PINCAPT                                                                               |pin_capt_352                                     |    21|
|848   |  TDC2_CHC                                                                                |TDCCHAN__xdcDup__7                               |   175|
|849   |    TDCFIFO                                                                               |TDC_FIFO__xdcDup__7                              |    52|
|850   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized9__16       |    52|
|851   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized4_339 |    52|
|852   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized4_340           |    52|
|853   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized4_341       |    52|
|854   |              \gntv_or_sync_fifo.gl1.lsshft                                               |logic_sshft_342                                  |    39|
|855   |                c0                                                                        |updn_cntr__parameterized1_347                    |    13|
|856   |                c1                                                                        |updn_cntr__parameterized2_348                    |     9|
|857   |                crd                                                                       |updn_cntr__parameterized0_349                    |     8|
|858   |                rsts                                                                      |rd_status_flags_sshft_350                        |     3|
|859   |                wsts                                                                      |wr_status_flags_sshft_351                        |     6|
|860   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized4_343                       |    12|
|861   |                \gsm.sm                                                                   |shft_ram_345                                     |    12|
|862   |                  \gsm1.sm1                                                               |shft_wrapper_346                                 |     6|
|863   |              rstblk                                                                      |reset_blk_ramfifo__parameterized1_344            |     1|
|864   |    PINCAPT                                                                               |pin_capt_338                                     |    21|
|865   |  TDC2_CHD                                                                                |TDCCHAN__xdcDup__8                               |   202|
|866   |    TDCFIFO                                                                               |TDC_FIFO__xdcDup__8                              |    52|
|867   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized9__15       |    52|
|868   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized4_325 |    52|
|869   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized4_326           |    52|
|870   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized4_327       |    52|
|871   |              \gntv_or_sync_fifo.gl1.lsshft                                               |logic_sshft_328                                  |    39|
|872   |                c0                                                                        |updn_cntr__parameterized1_333                    |    13|
|873   |                c1                                                                        |updn_cntr__parameterized2_334                    |     9|
|874   |                crd                                                                       |updn_cntr__parameterized0_335                    |     8|
|875   |                rsts                                                                      |rd_status_flags_sshft_336                        |     3|
|876   |                wsts                                                                      |wr_status_flags_sshft_337                        |     6|
|877   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized4_329                       |    12|
|878   |                \gsm.sm                                                                   |shft_ram_331                                     |    12|
|879   |                  \gsm1.sm1                                                               |shft_wrapper_332                                 |     6|
|880   |              rstblk                                                                      |reset_blk_ramfifo__parameterized1_330            |     1|
|881   |    PINCAPT                                                                               |pin_capt_324                                     |    22|
|882   |  TDC3_CHA                                                                                |TDCCHAN__xdcDup__9                               |   175|
|883   |    TDCFIFO                                                                               |TDC_FIFO__xdcDup__9                              |    52|
|884   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized9__14       |    52|
|885   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized4_311 |    52|
|886   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized4_312           |    52|
|887   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized4_313       |    52|
|888   |              \gntv_or_sync_fifo.gl1.lsshft                                               |logic_sshft_314                                  |    39|
|889   |                c0                                                                        |updn_cntr__parameterized1_319                    |    13|
|890   |                c1                                                                        |updn_cntr__parameterized2_320                    |     9|
|891   |                crd                                                                       |updn_cntr__parameterized0_321                    |     8|
|892   |                rsts                                                                      |rd_status_flags_sshft_322                        |     3|
|893   |                wsts                                                                      |wr_status_flags_sshft_323                        |     6|
|894   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized4_315                       |    12|
|895   |                \gsm.sm                                                                   |shft_ram_317                                     |    12|
|896   |                  \gsm1.sm1                                                               |shft_wrapper_318                                 |     6|
|897   |              rstblk                                                                      |reset_blk_ramfifo__parameterized1_316            |     1|
|898   |    PINCAPT                                                                               |pin_capt_310                                     |    21|
|899   |  TDC3_CHB                                                                                |TDCCHAN__xdcDup__10                              |   187|
|900   |    TDCFIFO                                                                               |TDC_FIFO__xdcDup__10                             |    52|
|901   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized9__20       |    52|
|902   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized4_297 |    52|
|903   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized4_298           |    52|
|904   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized4_299       |    52|
|905   |              \gntv_or_sync_fifo.gl1.lsshft                                               |logic_sshft_300                                  |    39|
|906   |                c0                                                                        |updn_cntr__parameterized1_305                    |    13|
|907   |                c1                                                                        |updn_cntr__parameterized2_306                    |     9|
|908   |                crd                                                                       |updn_cntr__parameterized0_307                    |     8|
|909   |                rsts                                                                      |rd_status_flags_sshft_308                        |     3|
|910   |                wsts                                                                      |wr_status_flags_sshft_309                        |     6|
|911   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized4_301                       |    12|
|912   |                \gsm.sm                                                                   |shft_ram_303                                     |    12|
|913   |                  \gsm1.sm1                                                               |shft_wrapper_304                                 |     6|
|914   |              rstblk                                                                      |reset_blk_ramfifo__parameterized1_302            |     1|
|915   |    PINCAPT                                                                               |pin_capt_296                                     |    21|
|916   |  TDC3_CHC                                                                                |TDCCHAN__xdcDup__11                              |   175|
|917   |    TDCFIFO                                                                               |TDC_FIFO__xdcDup__11                             |    52|
|918   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized9__13       |    52|
|919   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized4_283 |    52|
|920   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized4_284           |    52|
|921   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized4_285       |    52|
|922   |              \gntv_or_sync_fifo.gl1.lsshft                                               |logic_sshft_286                                  |    39|
|923   |                c0                                                                        |updn_cntr__parameterized1_291                    |    13|
|924   |                c1                                                                        |updn_cntr__parameterized2_292                    |     9|
|925   |                crd                                                                       |updn_cntr__parameterized0_293                    |     8|
|926   |                rsts                                                                      |rd_status_flags_sshft_294                        |     3|
|927   |                wsts                                                                      |wr_status_flags_sshft_295                        |     6|
|928   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized4_287                       |    12|
|929   |                \gsm.sm                                                                   |shft_ram_289                                     |    12|
|930   |                  \gsm1.sm1                                                               |shft_wrapper_290                                 |     6|
|931   |              rstblk                                                                      |reset_blk_ramfifo__parameterized1_288            |     1|
|932   |    PINCAPT                                                                               |pin_capt_282                                     |    21|
|933   |  TDC3_CHD                                                                                |TDCCHAN                                          |   228|
|934   |    TDCFIFO                                                                               |TDC_FIFO                                         |    52|
|935   |      U0                                                                                  |fifo_generator_v13_2_5__parameterized9__12       |    52|
|936   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth__parameterized4     |    52|
|937   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized4               |    52|
|938   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized4           |    52|
|939   |              \gntv_or_sync_fifo.gl1.lsshft                                               |logic_sshft                                      |    39|
|940   |                c0                                                                        |updn_cntr__parameterized1                        |    13|
|941   |                c1                                                                        |updn_cntr__parameterized2                        |     9|
|942   |                crd                                                                       |updn_cntr__parameterized0                        |     8|
|943   |                rsts                                                                      |rd_status_flags_sshft                            |     3|
|944   |                wsts                                                                      |wr_status_flags_sshft                            |     6|
|945   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized4                           |    12|
|946   |                \gsm.sm                                                                   |shft_ram                                         |    12|
|947   |                  \gsm1.sm1                                                               |shft_wrapper                                     |     6|
|948   |              rstblk                                                                      |reset_blk_ramfifo__parameterized1                |     1|
|949   |    PINCAPT                                                                               |pin_capt_281                                     |    22|
|950   |  TRG0                                                                                    |trigger                                          |   397|
|951   |  af1                                                                                     |autophase                                        |   131|
|952   |  af2                                                                                     |autophase_2                                      |   181|
|953   |  af3                                                                                     |autophase_3                                      |   197|
|954   |  count1                                                                                  |counters                                         |  3250|
|955   |  fl_upg                                                                                  |FLASH                                            |   903|
|956   |    BF                                                                                    |FLASH_FIFO                                       |   334|
|957   |      U0                                                                                  |fifo_generator_v13_2_5                           |   334|
|958   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_5_synth                     |   334|
|959   |          \gconvfifo.rf                                                                   |fifo_generator_top                               |   334|
|960   |            \grf.rf                                                                       |fifo_generator_ramfifo                           |   334|
|961   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic                                         |   120|
|962   |                \gr1.gr1_int.rfwft                                                        |rd_fwft                                          |    18|
|963   |                \grss.rsts                                                                |rd_status_flags_ss                               |    19|
|964   |                  c1                                                                      |compare                                          |     8|
|965   |                  c2                                                                      |compare_280                                      |     9|
|966   |                rpntr                                                                     |rd_bin_cntr                                      |    83|
|967   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic                                         |   129|
|968   |                \gwss.gwdc1.wdcext                                                        |dc_ss                                            |    56|
|969   |                \gwss.wsts                                                                |wr_status_flags_ss                               |    24|
|970   |                  c0                                                                      |compare__parameterized0                          |     7|
|971   |                  c1                                                                      |compare__parameterized0_279                      |     8|
|972   |                wpntr                                                                     |wr_bin_cntr                                      |    49|
|973   |              \gntv_or_sync_fifo.mem                                                      |memory                                           |    84|
|974   |                \gbm.gbmg.gbmga.ngecc.bmg                                                 |blk_mem_gen_v8_4_4                               |    76|
|975   |                  inst_blk_mem_gen                                                        |blk_mem_gen_v8_4_4_synth                         |    76|
|976   |                    \gnbram.gnativebmg.native_blk_mem_gen                                 |blk_mem_gen_top                                  |    76|
|977   |                      \valid.cstr                                                         |blk_mem_gen_generic_cstr                         |    76|
|978   |                        \has_mux_b.B                                                      |blk_mem_gen_mux__parameterized0                  |    60|
|979   |                        \ramloop[0].ram.r                                                 |blk_mem_gen_prim_width                           |     1|
|980   |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper                         |     1|
|981   |                        \ramloop[10].ram.r                                                |blk_mem_gen_prim_width__parameterized9           |     1|
|982   |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized9         |     1|
|983   |                        \ramloop[11].ram.r                                                |blk_mem_gen_prim_width__parameterized10          |     1|
|984   |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized10        |     1|
|985   |                        \ramloop[12].ram.r                                                |blk_mem_gen_prim_width__parameterized11          |     1|
|986   |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized11        |     1|
|987   |                        \ramloop[13].ram.r                                                |blk_mem_gen_prim_width__parameterized12          |     1|
|988   |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized12        |     1|
|989   |                        \ramloop[14].ram.r                                                |blk_mem_gen_prim_width__parameterized13          |     1|
|990   |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized13        |     1|
|991   |                        \ramloop[15].ram.r                                                |blk_mem_gen_prim_width__parameterized14          |     1|
|992   |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized14        |     1|
|993   |                        \ramloop[1].ram.r                                                 |blk_mem_gen_prim_width__parameterized0           |     1|
|994   |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized0         |     1|
|995   |                        \ramloop[2].ram.r                                                 |blk_mem_gen_prim_width__parameterized1           |     1|
|996   |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized1         |     1|
|997   |                        \ramloop[3].ram.r                                                 |blk_mem_gen_prim_width__parameterized2           |     1|
|998   |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized2         |     1|
|999   |                        \ramloop[4].ram.r                                                 |blk_mem_gen_prim_width__parameterized3           |     1|
|1000  |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized3         |     1|
|1001  |                        \ramloop[5].ram.r                                                 |blk_mem_gen_prim_width__parameterized4           |     1|
|1002  |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized4         |     1|
|1003  |                        \ramloop[6].ram.r                                                 |blk_mem_gen_prim_width__parameterized5           |     1|
|1004  |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized5         |     1|
|1005  |                        \ramloop[7].ram.r                                                 |blk_mem_gen_prim_width__parameterized6           |     1|
|1006  |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized6         |     1|
|1007  |                        \ramloop[8].ram.r                                                 |blk_mem_gen_prim_width__parameterized7           |     1|
|1008  |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized7         |     1|
|1009  |                        \ramloop[9].ram.r                                                 |blk_mem_gen_prim_width__parameterized8           |     1|
|1010  |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized8         |     1|
|1011  |              rstblk                                                                      |reset_blk_ramfifo                                |     1|
|1012  |  h0                                                                                      |hyst                                             |  2832|
|1013  |    \mem[0].mem4k                                                                         |hyst_mem4k__1                                    |     2|
|1014  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized11__1           |     2|
|1015  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized5_272     |     2|
|1016  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized5_273              |     2|
|1017  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized5_274     |     2|
|1018  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized74_275      |     1|
|1019  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized74_278    |     1|
|1020  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized75_276      |     1|
|1021  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized75_277    |     1|
|1022  |    \mem[0].mem8k                                                                         |hyst_mem8k__1                                    |    59|
|1023  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized13__1           |    59|
|1024  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized6_259     |    59|
|1025  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized6_260              |    59|
|1026  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized6_261     |    59|
|1027  |              \has_mux_a.A                                                                |blk_mem_gen_mux__parameterized3_262              |    18|
|1028  |              \has_mux_b.B                                                                |blk_mem_gen_mux__parameterized4_263              |    35|
|1029  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized76_264      |     1|
|1030  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized76_271    |     1|
|1031  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized77_265      |     1|
|1032  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized77_270    |     1|
|1033  |              \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized78_266      |     3|
|1034  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized78_269    |     3|
|1035  |              \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized79_267      |     1|
|1036  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized79_268    |     1|
|1037  |    \mem[0].mem512                                                                        |hyst_mem512__1                                   |     1|
|1038  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized15__1           |     1|
|1039  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized7_254     |     1|
|1040  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized7_255              |     1|
|1041  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized7_256     |     1|
|1042  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized80_257      |     1|
|1043  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized80_258    |     1|
|1044  |    \mem[1].mem4k                                                                         |hyst_mem4k__2                                    |     2|
|1045  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized11__2           |     2|
|1046  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized5_247     |     2|
|1047  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized5_248              |     2|
|1048  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized5_249     |     2|
|1049  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized74_250      |     1|
|1050  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized74_253    |     1|
|1051  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized75_251      |     1|
|1052  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized75_252    |     1|
|1053  |    \mem[1].mem8k                                                                         |hyst_mem8k__2                                    |    59|
|1054  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized13__2           |    59|
|1055  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized6_234     |    59|
|1056  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized6_235              |    59|
|1057  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized6_236     |    59|
|1058  |              \has_mux_a.A                                                                |blk_mem_gen_mux__parameterized3_237              |    18|
|1059  |              \has_mux_b.B                                                                |blk_mem_gen_mux__parameterized4_238              |    35|
|1060  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized76_239      |     1|
|1061  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized76_246    |     1|
|1062  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized77_240      |     1|
|1063  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized77_245    |     1|
|1064  |              \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized78_241      |     3|
|1065  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized78_244    |     3|
|1066  |              \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized79_242      |     1|
|1067  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized79_243    |     1|
|1068  |    \mem[1].mem512                                                                        |hyst_mem512__2                                   |     1|
|1069  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized15__2           |     1|
|1070  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized7_229     |     1|
|1071  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized7_230              |     1|
|1072  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized7_231     |     1|
|1073  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized80_232      |     1|
|1074  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized80_233    |     1|
|1075  |    \mem[2].mem4k                                                                         |hyst_mem4k__3                                    |     2|
|1076  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized11__3           |     2|
|1077  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized5_222     |     2|
|1078  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized5_223              |     2|
|1079  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized5_224     |     2|
|1080  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized74_225      |     1|
|1081  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized74_228    |     1|
|1082  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized75_226      |     1|
|1083  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized75_227    |     1|
|1084  |    \mem[2].mem8k                                                                         |hyst_mem8k__3                                    |    59|
|1085  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized13__3           |    59|
|1086  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized6_209     |    59|
|1087  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized6_210              |    59|
|1088  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized6_211     |    59|
|1089  |              \has_mux_a.A                                                                |blk_mem_gen_mux__parameterized3_212              |    18|
|1090  |              \has_mux_b.B                                                                |blk_mem_gen_mux__parameterized4_213              |    35|
|1091  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized76_214      |     1|
|1092  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized76_221    |     1|
|1093  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized77_215      |     1|
|1094  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized77_220    |     1|
|1095  |              \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized78_216      |     3|
|1096  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized78_219    |     3|
|1097  |              \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized79_217      |     1|
|1098  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized79_218    |     1|
|1099  |    \mem[2].mem512                                                                        |hyst_mem512__3                                   |     1|
|1100  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized15__3           |     1|
|1101  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized7_204     |     1|
|1102  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized7_205              |     1|
|1103  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized7_206     |     1|
|1104  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized80_207      |     1|
|1105  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized80_208    |     1|
|1106  |    \mem[3].mem4k                                                                         |hyst_mem4k__4                                    |     2|
|1107  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized11__4           |     2|
|1108  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized5_197     |     2|
|1109  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized5_198              |     2|
|1110  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized5_199     |     2|
|1111  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized74_200      |     1|
|1112  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized74_203    |     1|
|1113  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized75_201      |     1|
|1114  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized75_202    |     1|
|1115  |    \mem[3].mem8k                                                                         |hyst_mem8k__4                                    |    59|
|1116  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized13__4           |    59|
|1117  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized6_184     |    59|
|1118  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized6_185              |    59|
|1119  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized6_186     |    59|
|1120  |              \has_mux_a.A                                                                |blk_mem_gen_mux__parameterized3_187              |    18|
|1121  |              \has_mux_b.B                                                                |blk_mem_gen_mux__parameterized4_188              |    35|
|1122  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized76_189      |     1|
|1123  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized76_196    |     1|
|1124  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized77_190      |     1|
|1125  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized77_195    |     1|
|1126  |              \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized78_191      |     3|
|1127  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized78_194    |     3|
|1128  |              \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized79_192      |     1|
|1129  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized79_193    |     1|
|1130  |    \mem[3].mem512                                                                        |hyst_mem512__4                                   |     1|
|1131  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized15__4           |     1|
|1132  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized7_179     |     1|
|1133  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized7_180              |     1|
|1134  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized7_181     |     1|
|1135  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized80_182      |     1|
|1136  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized80_183    |     1|
|1137  |    \mem[4].mem4k                                                                         |hyst_mem4k__5                                    |     2|
|1138  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized11__5           |     2|
|1139  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized5_172     |     2|
|1140  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized5_173              |     2|
|1141  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized5_174     |     2|
|1142  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized74_175      |     1|
|1143  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized74_178    |     1|
|1144  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized75_176      |     1|
|1145  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized75_177    |     1|
|1146  |    \mem[4].mem8k                                                                         |hyst_mem8k__5                                    |    59|
|1147  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized13__5           |    59|
|1148  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized6_159     |    59|
|1149  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized6_160              |    59|
|1150  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized6_161     |    59|
|1151  |              \has_mux_a.A                                                                |blk_mem_gen_mux__parameterized3_162              |    18|
|1152  |              \has_mux_b.B                                                                |blk_mem_gen_mux__parameterized4_163              |    35|
|1153  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized76_164      |     1|
|1154  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized76_171    |     1|
|1155  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized77_165      |     1|
|1156  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized77_170    |     1|
|1157  |              \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized78_166      |     3|
|1158  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized78_169    |     3|
|1159  |              \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized79_167      |     1|
|1160  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized79_168    |     1|
|1161  |    \mem[4].mem512                                                                        |hyst_mem512__5                                   |     1|
|1162  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized15__5           |     1|
|1163  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized7_154     |     1|
|1164  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized7_155              |     1|
|1165  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized7_156     |     1|
|1166  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized80_157      |     1|
|1167  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized80_158    |     1|
|1168  |    \mem[5].mem4k                                                                         |hyst_mem4k__6                                    |     2|
|1169  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized11__6           |     2|
|1170  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized5_147     |     2|
|1171  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized5_148              |     2|
|1172  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized5_149     |     2|
|1173  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized74_150      |     1|
|1174  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized74_153    |     1|
|1175  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized75_151      |     1|
|1176  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized75_152    |     1|
|1177  |    \mem[5].mem8k                                                                         |hyst_mem8k__6                                    |    59|
|1178  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized13__6           |    59|
|1179  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized6_134     |    59|
|1180  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized6_135              |    59|
|1181  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized6_136     |    59|
|1182  |              \has_mux_a.A                                                                |blk_mem_gen_mux__parameterized3_137              |    18|
|1183  |              \has_mux_b.B                                                                |blk_mem_gen_mux__parameterized4_138              |    35|
|1184  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized76_139      |     1|
|1185  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized76_146    |     1|
|1186  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized77_140      |     1|
|1187  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized77_145    |     1|
|1188  |              \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized78_141      |     3|
|1189  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized78_144    |     3|
|1190  |              \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized79_142      |     1|
|1191  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized79_143    |     1|
|1192  |    \mem[5].mem512                                                                        |hyst_mem512__6                                   |     1|
|1193  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized15__6           |     1|
|1194  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized7_129     |     1|
|1195  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized7_130              |     1|
|1196  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized7_131     |     1|
|1197  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized80_132      |     1|
|1198  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized80_133    |     1|
|1199  |    \mem[6].mem4k                                                                         |hyst_mem4k__7                                    |     2|
|1200  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized11__7           |     2|
|1201  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized5_122     |     2|
|1202  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized5_123              |     2|
|1203  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized5_124     |     2|
|1204  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized74_125      |     1|
|1205  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized74_128    |     1|
|1206  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized75_126      |     1|
|1207  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized75_127    |     1|
|1208  |    \mem[6].mem8k                                                                         |hyst_mem8k__7                                    |    59|
|1209  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized13__7           |    59|
|1210  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized6_109     |    59|
|1211  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized6_110              |    59|
|1212  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized6_111     |    59|
|1213  |              \has_mux_a.A                                                                |blk_mem_gen_mux__parameterized3_112              |    18|
|1214  |              \has_mux_b.B                                                                |blk_mem_gen_mux__parameterized4_113              |    35|
|1215  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized76_114      |     1|
|1216  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized76_121    |     1|
|1217  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized77_115      |     1|
|1218  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized77_120    |     1|
|1219  |              \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized78_116      |     3|
|1220  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized78_119    |     3|
|1221  |              \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized79_117      |     1|
|1222  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized79_118    |     1|
|1223  |    \mem[6].mem512                                                                        |hyst_mem512__7                                   |     1|
|1224  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized15__7           |     1|
|1225  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized7_104     |     1|
|1226  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized7_105              |     1|
|1227  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized7_106     |     1|
|1228  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized80_107      |     1|
|1229  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized80_108    |     1|
|1230  |    \mem[7].mem4k                                                                         |hyst_mem4k__8                                    |     2|
|1231  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized11__8           |     2|
|1232  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized5_97      |     2|
|1233  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized5_98               |     2|
|1234  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized5_99      |     2|
|1235  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized74_100      |     1|
|1236  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized74_103    |     1|
|1237  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized75_101      |     1|
|1238  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized75_102    |     1|
|1239  |    \mem[7].mem8k                                                                         |hyst_mem8k__8                                    |    59|
|1240  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized13__8           |    59|
|1241  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized6_84      |    59|
|1242  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized6_85               |    59|
|1243  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized6_86      |    59|
|1244  |              \has_mux_a.A                                                                |blk_mem_gen_mux__parameterized3_87               |    18|
|1245  |              \has_mux_b.B                                                                |blk_mem_gen_mux__parameterized4_88               |    35|
|1246  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized76_89       |     1|
|1247  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized76_96     |     1|
|1248  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized77_90       |     1|
|1249  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized77_95     |     1|
|1250  |              \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized78_91       |     3|
|1251  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized78_94     |     3|
|1252  |              \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized79_92       |     1|
|1253  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized79_93     |     1|
|1254  |    \mem[7].mem512                                                                        |hyst_mem512__8                                   |     1|
|1255  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized15__8           |     1|
|1256  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized7_79      |     1|
|1257  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized7_80               |     1|
|1258  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized7_81      |     1|
|1259  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized80_82       |     1|
|1260  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized80_83     |     1|
|1261  |    \mem[8].mem4k                                                                         |hyst_mem4k__9                                    |     2|
|1262  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized11__9           |     2|
|1263  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized5_72      |     2|
|1264  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized5_73               |     2|
|1265  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized5_74      |     2|
|1266  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized74_75       |     1|
|1267  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized74_78     |     1|
|1268  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized75_76       |     1|
|1269  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized75_77     |     1|
|1270  |    \mem[8].mem8k                                                                         |hyst_mem8k__9                                    |    59|
|1271  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized13__9           |    59|
|1272  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized6_59      |    59|
|1273  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized6_60               |    59|
|1274  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized6_61      |    59|
|1275  |              \has_mux_a.A                                                                |blk_mem_gen_mux__parameterized3_62               |    18|
|1276  |              \has_mux_b.B                                                                |blk_mem_gen_mux__parameterized4_63               |    35|
|1277  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized76_64       |     1|
|1278  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized76_71     |     1|
|1279  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized77_65       |     1|
|1280  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized77_70     |     1|
|1281  |              \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized78_66       |     3|
|1282  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized78_69     |     3|
|1283  |              \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized79_67       |     1|
|1284  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized79_68     |     1|
|1285  |    \mem[8].mem512                                                                        |hyst_mem512__9                                   |     1|
|1286  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized15__9           |     1|
|1287  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized7_54      |     1|
|1288  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized7_55               |     1|
|1289  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized7_56      |     1|
|1290  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized80_57       |     1|
|1291  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized80_58     |     1|
|1292  |    \mem[9].mem4k                                                                         |hyst_mem4k__10                                   |     2|
|1293  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized11__10          |     2|
|1294  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized5_47      |     2|
|1295  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized5_48               |     2|
|1296  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized5_49      |     2|
|1297  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized74_50       |     1|
|1298  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized74_53     |     1|
|1299  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized75_51       |     1|
|1300  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized75_52     |     1|
|1301  |    \mem[9].mem8k                                                                         |hyst_mem8k__10                                   |    59|
|1302  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized13__10          |    59|
|1303  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized6_34      |    59|
|1304  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized6_35               |    59|
|1305  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized6_36      |    59|
|1306  |              \has_mux_a.A                                                                |blk_mem_gen_mux__parameterized3_37               |    18|
|1307  |              \has_mux_b.B                                                                |blk_mem_gen_mux__parameterized4_38               |    35|
|1308  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized76_39       |     1|
|1309  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized76_46     |     1|
|1310  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized77_40       |     1|
|1311  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized77_45     |     1|
|1312  |              \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized78_41       |     3|
|1313  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized78_44     |     3|
|1314  |              \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized79_42       |     1|
|1315  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized79_43     |     1|
|1316  |    \mem[9].mem512                                                                        |hyst_mem512__10                                  |     1|
|1317  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized15__10          |     1|
|1318  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized7_29      |     1|
|1319  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized7_30               |     1|
|1320  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized7_31      |     1|
|1321  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized80_32       |     1|
|1322  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized80_33     |     1|
|1323  |    \mem[10].mem4k                                                                        |hyst_mem4k__11                                   |     2|
|1324  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized11__11          |     2|
|1325  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized5_22      |     2|
|1326  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized5_23               |     2|
|1327  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized5_24      |     2|
|1328  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized74_25       |     1|
|1329  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized74_28     |     1|
|1330  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized75_26       |     1|
|1331  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized75_27     |     1|
|1332  |    \mem[10].mem8k                                                                        |hyst_mem8k__11                                   |    59|
|1333  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized13__11          |    59|
|1334  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized6_9       |    59|
|1335  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized6_10               |    59|
|1336  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized6_11      |    59|
|1337  |              \has_mux_a.A                                                                |blk_mem_gen_mux__parameterized3_12               |    18|
|1338  |              \has_mux_b.B                                                                |blk_mem_gen_mux__parameterized4_13               |    35|
|1339  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized76_14       |     1|
|1340  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized76_21     |     1|
|1341  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized77_15       |     1|
|1342  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized77_20     |     1|
|1343  |              \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized78_16       |     3|
|1344  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized78_19     |     3|
|1345  |              \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized79_17       |     1|
|1346  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized79_18     |     1|
|1347  |    \mem[10].mem512                                                                       |hyst_mem512__11                                  |     1|
|1348  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized15__11          |     1|
|1349  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized7_4       |     1|
|1350  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized7_5                |     1|
|1351  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized7_6       |     1|
|1352  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized80_7        |     1|
|1353  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized80_8      |     1|
|1354  |    \mem[11].mem4k                                                                        |hyst_mem4k                                       |     2|
|1355  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized11              |     2|
|1356  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized5         |     2|
|1357  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized5                  |     2|
|1358  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized5         |     2|
|1359  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized74          |     1|
|1360  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized74        |     1|
|1361  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized75          |     1|
|1362  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized75        |     1|
|1363  |    \mem[11].mem8k                                                                        |hyst_mem8k                                       |    59|
|1364  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized13              |    59|
|1365  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized6         |    59|
|1366  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized6                  |    59|
|1367  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized6         |    59|
|1368  |              \has_mux_a.A                                                                |blk_mem_gen_mux__parameterized3                  |    18|
|1369  |              \has_mux_b.B                                                                |blk_mem_gen_mux__parameterized4                  |    35|
|1370  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized76          |     1|
|1371  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized76        |     1|
|1372  |              \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized77          |     1|
|1373  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized77        |     1|
|1374  |              \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized78          |     3|
|1375  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized78        |     3|
|1376  |              \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized79          |     1|
|1377  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized79        |     1|
|1378  |    \mem[11].mem512                                                                       |hyst_mem512                                      |     1|
|1379  |      U0                                                                                  |blk_mem_gen_v8_4_4__parameterized15              |     1|
|1380  |        inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized7         |     1|
|1381  |          \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top__parameterized7                  |     1|
|1382  |            \valid.cstr                                                                   |blk_mem_gen_generic_cstr__parameterized7         |     1|
|1383  |              \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width__parameterized80          |     1|
|1384  |                \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized80        |     1|
+------+------------------------------------------------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:30 ; elapsed = 00:05:14 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 9326 ; free virtual = 48149
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 441 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:17 ; elapsed = 00:05:04 . Memory (MB): peak = 2955.203 ; gain = 1159.668 ; free physical = 12938 ; free virtual = 51958
Synthesis Optimization Complete : Time (s): cpu = 00:04:32 ; elapsed = 00:05:19 . Memory (MB): peak = 2955.203 ; gain = 1223.699 ; free physical = 12979 ; free virtual = 51960
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2955.203 ; gain = 0.000 ; free physical = 12927 ; free virtual = 51908
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 3286 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 6 inverter(s) to 30 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2995.223 ; gain = 0.000 ; free physical = 12688 ; free virtual = 51669
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 277 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 44 instances
  BUFGCE => BUFGCTRL: 1 instance 
  FD => FDRE: 90 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 142 instances

INFO: [Common 17-83] Releasing license: Synthesis
723 Infos, 253 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:44 ; elapsed = 00:05:42 . Memory (MB): peak = 2995.223 ; gain = 1525.789 ; free physical = 12865 ; free virtual = 51846
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2995.223 ; gain = 0.000 ; free physical = 12850 ; free virtual = 51831
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/PM12.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3019.234 ; gain = 24.012 ; free physical = 12788 ; free virtual = 51762
INFO: [Common 17-206] Exiting Vivado at Wed Oct 27 15:23:11 2021...
