$date
	Sun Oct 23 04:47:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#497328
b11001 !
1"
#497330
b11001 &
b11001 %
1$
#497331
0"
#497334
b1001100 &
b1001100 %
#497338
b100110 &
b100110 %
#497342
b10011 &
b10011 %
#497346
b111010 &
b111010 %
#497350
b11101 &
b11101 %
#497354
b1011000 &
b1011000 %
#497358
b101100 &
b101100 %
#497362
b10110 &
b10110 %
#497366
b1011 &
b1011 %
#497370
b100010 &
b100010 %
#497374
b10001 &
b10001 %
#497378
b110100 &
b110100 %
#497382
b11010 &
b11010 %
#497386
b1101 &
b1101 %
#497390
b101000 &
b101000 %
#497394
b10100 &
b10100 %
#497398
b1010 &
b1010 %
#497402
b101 &
b101 %
#497406
b10000 &
b10000 %
#497410
b1000 &
b1000 %
#497414
b100 &
b100 %
#497418
b10 &
b10 %
#497422
b1 &
1#
b1 %
#497426
b0 &
b0 %
0#
0$
#1497452
b100 !
1"
#1497454
b100 &
b100 %
1$
#1497455
0"
#1497458
b10 &
b10 %
#1497462
b1 &
1#
b1 %
#1497466
b0 &
b0 %
0#
0$
#2432605
b11000 !
1"
#2432606
b11000 &
b11000 %
1$
#2432607
0"
#2432610
b1100 &
b1100 %
#2432614
b110 &
b110 %
#2432618
b11 &
b11 %
#2432622
b1010 &
b1010 %
#2432626
b101 &
b101 %
#2432630
b10000 &
b10000 %
#2432634
b1000 &
b1000 %
#2432638
b100 &
b100 %
#2432642
b10 &
b10 %
#2432646
b1 &
1#
b1 %
#2432650
b0 &
b0 %
0#
0$
#4500012
