{
  "module_name": "dsi_phy_20nm.xml.h",
  "hash_id": "41ef0570f094221970cc5105644807cb01d1182105e61dbe6a2adfc55d383f99",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/dsi/dsi_phy_20nm.xml.h",
  "human_readable_source": "#ifndef DSI_PHY_20NM_XML\n#define DSI_PHY_20NM_XML\n\n \n\n\nstatic inline uint32_t REG_DSI_20nm_PHY_LN(uint32_t i0) { return 0x00000000 + 0x40*i0; }\n\nstatic inline uint32_t REG_DSI_20nm_PHY_LN_CFG_0(uint32_t i0) { return 0x00000000 + 0x40*i0; }\n\nstatic inline uint32_t REG_DSI_20nm_PHY_LN_CFG_1(uint32_t i0) { return 0x00000004 + 0x40*i0; }\n\nstatic inline uint32_t REG_DSI_20nm_PHY_LN_CFG_2(uint32_t i0) { return 0x00000008 + 0x40*i0; }\n\nstatic inline uint32_t REG_DSI_20nm_PHY_LN_CFG_3(uint32_t i0) { return 0x0000000c + 0x40*i0; }\n\nstatic inline uint32_t REG_DSI_20nm_PHY_LN_CFG_4(uint32_t i0) { return 0x00000010 + 0x40*i0; }\n\nstatic inline uint32_t REG_DSI_20nm_PHY_LN_TEST_DATAPATH(uint32_t i0) { return 0x00000014 + 0x40*i0; }\n\nstatic inline uint32_t REG_DSI_20nm_PHY_LN_DEBUG_SEL(uint32_t i0) { return 0x00000018 + 0x40*i0; }\n\nstatic inline uint32_t REG_DSI_20nm_PHY_LN_TEST_STR_0(uint32_t i0) { return 0x0000001c + 0x40*i0; }\n\nstatic inline uint32_t REG_DSI_20nm_PHY_LN_TEST_STR_1(uint32_t i0) { return 0x00000020 + 0x40*i0; }\n\n#define REG_DSI_20nm_PHY_LNCK_CFG_0\t\t\t\t0x00000100\n\n#define REG_DSI_20nm_PHY_LNCK_CFG_1\t\t\t\t0x00000104\n\n#define REG_DSI_20nm_PHY_LNCK_CFG_2\t\t\t\t0x00000108\n\n#define REG_DSI_20nm_PHY_LNCK_CFG_3\t\t\t\t0x0000010c\n\n#define REG_DSI_20nm_PHY_LNCK_CFG_4\t\t\t\t0x00000110\n\n#define REG_DSI_20nm_PHY_LNCK_TEST_DATAPATH\t\t\t0x00000114\n\n#define REG_DSI_20nm_PHY_LNCK_DEBUG_SEL\t\t\t\t0x00000118\n\n#define REG_DSI_20nm_PHY_LNCK_TEST_STR0\t\t\t\t0x0000011c\n\n#define REG_DSI_20nm_PHY_LNCK_TEST_STR1\t\t\t\t0x00000120\n\n#define REG_DSI_20nm_PHY_TIMING_CTRL_0\t\t\t\t0x00000140\n#define DSI_20nm_PHY_TIMING_CTRL_0_CLK_ZERO__MASK\t\t0x000000ff\n#define DSI_20nm_PHY_TIMING_CTRL_0_CLK_ZERO__SHIFT\t\t0\nstatic inline uint32_t DSI_20nm_PHY_TIMING_CTRL_0_CLK_ZERO(uint32_t val)\n{\n\treturn ((val) << DSI_20nm_PHY_TIMING_CTRL_0_CLK_ZERO__SHIFT) & DSI_20nm_PHY_TIMING_CTRL_0_CLK_ZERO__MASK;\n}\n\n#define REG_DSI_20nm_PHY_TIMING_CTRL_1\t\t\t\t0x00000144\n#define DSI_20nm_PHY_TIMING_CTRL_1_CLK_TRAIL__MASK\t\t0x000000ff\n#define DSI_20nm_PHY_TIMING_CTRL_1_CLK_TRAIL__SHIFT\t\t0\nstatic inline uint32_t DSI_20nm_PHY_TIMING_CTRL_1_CLK_TRAIL(uint32_t val)\n{\n\treturn ((val) << DSI_20nm_PHY_TIMING_CTRL_1_CLK_TRAIL__SHIFT) & DSI_20nm_PHY_TIMING_CTRL_1_CLK_TRAIL__MASK;\n}\n\n#define REG_DSI_20nm_PHY_TIMING_CTRL_2\t\t\t\t0x00000148\n#define DSI_20nm_PHY_TIMING_CTRL_2_CLK_PREPARE__MASK\t\t0x000000ff\n#define DSI_20nm_PHY_TIMING_CTRL_2_CLK_PREPARE__SHIFT\t\t0\nstatic inline uint32_t DSI_20nm_PHY_TIMING_CTRL_2_CLK_PREPARE(uint32_t val)\n{\n\treturn ((val) << DSI_20nm_PHY_TIMING_CTRL_2_CLK_PREPARE__SHIFT) & DSI_20nm_PHY_TIMING_CTRL_2_CLK_PREPARE__MASK;\n}\n\n#define REG_DSI_20nm_PHY_TIMING_CTRL_3\t\t\t\t0x0000014c\n#define DSI_20nm_PHY_TIMING_CTRL_3_CLK_ZERO_8\t\t\t0x00000001\n\n#define REG_DSI_20nm_PHY_TIMING_CTRL_4\t\t\t\t0x00000150\n#define DSI_20nm_PHY_TIMING_CTRL_4_HS_EXIT__MASK\t\t0x000000ff\n#define DSI_20nm_PHY_TIMING_CTRL_4_HS_EXIT__SHIFT\t\t0\nstatic inline uint32_t DSI_20nm_PHY_TIMING_CTRL_4_HS_EXIT(uint32_t val)\n{\n\treturn ((val) << DSI_20nm_PHY_TIMING_CTRL_4_HS_EXIT__SHIFT) & DSI_20nm_PHY_TIMING_CTRL_4_HS_EXIT__MASK;\n}\n\n#define REG_DSI_20nm_PHY_TIMING_CTRL_5\t\t\t\t0x00000154\n#define DSI_20nm_PHY_TIMING_CTRL_5_HS_ZERO__MASK\t\t0x000000ff\n#define DSI_20nm_PHY_TIMING_CTRL_5_HS_ZERO__SHIFT\t\t0\nstatic inline uint32_t DSI_20nm_PHY_TIMING_CTRL_5_HS_ZERO(uint32_t val)\n{\n\treturn ((val) << DSI_20nm_PHY_TIMING_CTRL_5_HS_ZERO__SHIFT) & DSI_20nm_PHY_TIMING_CTRL_5_HS_ZERO__MASK;\n}\n\n#define REG_DSI_20nm_PHY_TIMING_CTRL_6\t\t\t\t0x00000158\n#define DSI_20nm_PHY_TIMING_CTRL_6_HS_PREPARE__MASK\t\t0x000000ff\n#define DSI_20nm_PHY_TIMING_CTRL_6_HS_PREPARE__SHIFT\t\t0\nstatic inline uint32_t DSI_20nm_PHY_TIMING_CTRL_6_HS_PREPARE(uint32_t val)\n{\n\treturn ((val) << DSI_20nm_PHY_TIMING_CTRL_6_HS_PREPARE__SHIFT) & DSI_20nm_PHY_TIMING_CTRL_6_HS_PREPARE__MASK;\n}\n\n#define REG_DSI_20nm_PHY_TIMING_CTRL_7\t\t\t\t0x0000015c\n#define DSI_20nm_PHY_TIMING_CTRL_7_HS_TRAIL__MASK\t\t0x000000ff\n#define DSI_20nm_PHY_TIMING_CTRL_7_HS_TRAIL__SHIFT\t\t0\nstatic inline uint32_t DSI_20nm_PHY_TIMING_CTRL_7_HS_TRAIL(uint32_t val)\n{\n\treturn ((val) << DSI_20nm_PHY_TIMING_CTRL_7_HS_TRAIL__SHIFT) & DSI_20nm_PHY_TIMING_CTRL_7_HS_TRAIL__MASK;\n}\n\n#define REG_DSI_20nm_PHY_TIMING_CTRL_8\t\t\t\t0x00000160\n#define DSI_20nm_PHY_TIMING_CTRL_8_HS_RQST__MASK\t\t0x000000ff\n#define DSI_20nm_PHY_TIMING_CTRL_8_HS_RQST__SHIFT\t\t0\nstatic inline uint32_t DSI_20nm_PHY_TIMING_CTRL_8_HS_RQST(uint32_t val)\n{\n\treturn ((val) << DSI_20nm_PHY_TIMING_CTRL_8_HS_RQST__SHIFT) & DSI_20nm_PHY_TIMING_CTRL_8_HS_RQST__MASK;\n}\n\n#define REG_DSI_20nm_PHY_TIMING_CTRL_9\t\t\t\t0x00000164\n#define DSI_20nm_PHY_TIMING_CTRL_9_TA_GO__MASK\t\t\t0x00000007\n#define DSI_20nm_PHY_TIMING_CTRL_9_TA_GO__SHIFT\t\t\t0\nstatic inline uint32_t DSI_20nm_PHY_TIMING_CTRL_9_TA_GO(uint32_t val)\n{\n\treturn ((val) << DSI_20nm_PHY_TIMING_CTRL_9_TA_GO__SHIFT) & DSI_20nm_PHY_TIMING_CTRL_9_TA_GO__MASK;\n}\n#define DSI_20nm_PHY_TIMING_CTRL_9_TA_SURE__MASK\t\t0x00000070\n#define DSI_20nm_PHY_TIMING_CTRL_9_TA_SURE__SHIFT\t\t4\nstatic inline uint32_t DSI_20nm_PHY_TIMING_CTRL_9_TA_SURE(uint32_t val)\n{\n\treturn ((val) << DSI_20nm_PHY_TIMING_CTRL_9_TA_SURE__SHIFT) & DSI_20nm_PHY_TIMING_CTRL_9_TA_SURE__MASK;\n}\n\n#define REG_DSI_20nm_PHY_TIMING_CTRL_10\t\t\t\t0x00000168\n#define DSI_20nm_PHY_TIMING_CTRL_10_TA_GET__MASK\t\t0x00000007\n#define DSI_20nm_PHY_TIMING_CTRL_10_TA_GET__SHIFT\t\t0\nstatic inline uint32_t DSI_20nm_PHY_TIMING_CTRL_10_TA_GET(uint32_t val)\n{\n\treturn ((val) << DSI_20nm_PHY_TIMING_CTRL_10_TA_GET__SHIFT) & DSI_20nm_PHY_TIMING_CTRL_10_TA_GET__MASK;\n}\n\n#define REG_DSI_20nm_PHY_TIMING_CTRL_11\t\t\t\t0x0000016c\n#define DSI_20nm_PHY_TIMING_CTRL_11_TRIG3_CMD__MASK\t\t0x000000ff\n#define DSI_20nm_PHY_TIMING_CTRL_11_TRIG3_CMD__SHIFT\t\t0\nstatic inline uint32_t DSI_20nm_PHY_TIMING_CTRL_11_TRIG3_CMD(uint32_t val)\n{\n\treturn ((val) << DSI_20nm_PHY_TIMING_CTRL_11_TRIG3_CMD__SHIFT) & DSI_20nm_PHY_TIMING_CTRL_11_TRIG3_CMD__MASK;\n}\n\n#define REG_DSI_20nm_PHY_CTRL_0\t\t\t\t\t0x00000170\n\n#define REG_DSI_20nm_PHY_CTRL_1\t\t\t\t\t0x00000174\n\n#define REG_DSI_20nm_PHY_CTRL_2\t\t\t\t\t0x00000178\n\n#define REG_DSI_20nm_PHY_CTRL_3\t\t\t\t\t0x0000017c\n\n#define REG_DSI_20nm_PHY_CTRL_4\t\t\t\t\t0x00000180\n\n#define REG_DSI_20nm_PHY_STRENGTH_0\t\t\t\t0x00000184\n\n#define REG_DSI_20nm_PHY_STRENGTH_1\t\t\t\t0x00000188\n\n#define REG_DSI_20nm_PHY_BIST_CTRL_0\t\t\t\t0x000001b4\n\n#define REG_DSI_20nm_PHY_BIST_CTRL_1\t\t\t\t0x000001b8\n\n#define REG_DSI_20nm_PHY_BIST_CTRL_2\t\t\t\t0x000001bc\n\n#define REG_DSI_20nm_PHY_BIST_CTRL_3\t\t\t\t0x000001c0\n\n#define REG_DSI_20nm_PHY_BIST_CTRL_4\t\t\t\t0x000001c4\n\n#define REG_DSI_20nm_PHY_BIST_CTRL_5\t\t\t\t0x000001c8\n\n#define REG_DSI_20nm_PHY_GLBL_TEST_CTRL\t\t\t\t0x000001d4\n#define DSI_20nm_PHY_GLBL_TEST_CTRL_BITCLK_HS_SEL\t\t0x00000001\n\n#define REG_DSI_20nm_PHY_LDO_CNTRL\t\t\t\t0x000001dc\n\n#define REG_DSI_20nm_PHY_REGULATOR_CTRL_0\t\t\t0x00000000\n\n#define REG_DSI_20nm_PHY_REGULATOR_CTRL_1\t\t\t0x00000004\n\n#define REG_DSI_20nm_PHY_REGULATOR_CTRL_2\t\t\t0x00000008\n\n#define REG_DSI_20nm_PHY_REGULATOR_CTRL_3\t\t\t0x0000000c\n\n#define REG_DSI_20nm_PHY_REGULATOR_CTRL_4\t\t\t0x00000010\n\n#define REG_DSI_20nm_PHY_REGULATOR_CTRL_5\t\t\t0x00000014\n\n#define REG_DSI_20nm_PHY_REGULATOR_CAL_PWR_CFG\t\t\t0x00000018\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}