---
author: kevbroch
comments: false
date: 2012-05-18 18:32:00+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/2000s/hc13/
slug: hc13
title: "\n\t\t\t\tHC13 (2001)\t\t"
wordpress_id: 288
---


				<table style="width: 100%;" >
<tbody >
<tr >

<td width="20%" >**Date**
</td>

<td >August 19-21, 2001
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Memorial Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Program**
</td>

<td >Final Program [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/1_Sun/Flyer01j.pdf)
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >[Organizing and Program Committees](/wp-content/uploads/hc_archives/hc13/1_Sun/HotChips13Committees.htm)
</td>
</tr>
</tbody>
</table>



### Tutorials


<table style="width: 100%;" >
<tbody >
<tr >
Tutorials
Sunday, August 19, 2001
</tr>
<tr valign="top" >

<td width="20%" >**Morning Tutorial**
08:30-12:00
</td>

<td >**Silicon Platforms for the Next-Generation Wireless Systems**
**Chair:** Jan Rabaey
**Speakers:** Jan Rabaey, University of California at Berkeley
Part 1[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/1_Sun/t1a-rabaey.pdf), Part 2[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/1_Sun/t1b-rabaey.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Afternoon Tutorial**
13:30-17:00
</td>

<td >**Design at the Leading Edge of Mixed-Signal ICs**
**Chair:** Alan Smith (UC Berkeley)
**Speakers:** Rob A. Rutenbar (Carnegie Mellon University/Neolinear), Ramesh Harjani (University of Minnesota)
Part 1[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/1_Sun/t2a-rutenbar.pdf), Part 2 [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/1_Sun/t2b-harjani.pdf)
</td>
</tr>
</tbody>
</table>



### Conference Day One


<table style="width: 100%;" >
<tbody >
<tr >
Session
Monday, August 20, 2001
</tr>
<tr valign="top" >

<td >**Opening Remarks**
08:45-09:00
</td>

<td >**General Chair: **Lily Jow (Compaq)
**Program Co-Chairs: **John Kubiatowicz (UC Berkeley), Andy Wolfe (SONICBlue)
</td>
</tr>
<tr valign="top" >

<td >**Session 1**
09:00-10:30
</td>

<td >**Microprocessors 1**
**Chair: **Chuck Moore (Chicory Systems)
_R18000™, The latest SGI™ Superscalar Microprocessor_, Kenneth Yeager, Mahdi Seddighnezhad (SGI) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/2_Mon/01sgi.pdf)

_The ARM10 family of Advanced Embedded Microprocessor Cores_, Stephen Hill (ARM Inc.) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/2_Mon/02arm.pdf)

_Power4 System Design for High Reliability_, Douglas Bossen, Joel Tendler, Kevin Reick (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/2_Mon/03ibm-pwr4.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 2**
11:00-12:30
</td>

<td >**Embedded Solutions**
**Chair:** Andrew Wolfe (SONIC|blue)
_Rapid Application Optimization Using Configurable Processor Extensions_, Michael Carchia, Albert Wang (Tensilica) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/2_Mon/04tensilica.pdf)

_SH-5: A First 64-bit SuperH Core with Multimedia Extension_, Fumio Arakawa (Hitachi Ltd.) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/2_Mon/05hitachi.pdf)

_Gekko: A PowerPC compatible processor supporting high-performance 3D Graphics_, Peter Sandon, Jay Heaslip, GeorgeRohrbaugh, BruceSinger, Tim Von Reyn (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/2_Mon/06ibm-gekko.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 1**
13:40-14:40
</td>

<td >**Keynote 1****Silicon for a 10 Gigabit-per-second connected world**, Atiq Raza, Raza Foundries [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/2_Mon/atiqraza.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 3**
15:00-16:30
</td>

<td >**Integrated Communications & Networking**
**Chair: **Forest Baskett_A Mobile Station Modem Chip for WCDMA_, David Hansquine (Qualcomm) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/2_Mon/07qualcomm.pdf)

_nFlex: A Broadband Wireless Communications Processor_, Sanjay Vishin, Srinivas Lingam (nBand Communications) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/2_Mon/08nband.pdf)

_Mellanox InfiniBridge: An InfiniBand Switch and 10Gbs Channel Adapter_, Chris Eddington (Mellanox Technologies) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/2_Mon/09mellanox.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 4**
17:00-18:30
</td>

<td >**High Speed Communications**
**Chair:**Jan Rabaey_A 2.5Tb/s switch core with LCS interface_, Nick McKeown, Costas Calamvokis, Shang-tse Chuang (PMC-Sierra) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/2_Mon/10pmc-sierra.pdf)

_A 5 GB/s Adaptively Equalized Multilevel Transceiver Enabling Multi-terabit Backplane Connectivity_, Jim Gorecki, Paul Nahi (Accelerant Networks) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/2_Mon/11accelerant.pdf)

_A Single-Chip Terabit Switch_, Fred Heaton, Bill Dally, WayneDettloff, John Eyles, Trey Greer, John Poulton, Teva Store, Steve Tell (Velio Communications) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/2_Mon/12velio.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Panel Discussion**
19:45-21:00
</td>

<td >**My network processor is better than your network processor!**
**Moderator: **Linley Gwennap (The Linley Group)
**Panelists:**
Anthony Gallo (Silicon Access)
Andy Gottlieb (AMCC)
David Kramer (Agere)
Ravi Sabhikhi (IBM)
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
Session
Tuesday, August 21, 2001
</tr>
<tr valign="top" >

<td >**Session 5**
08:30-10:30
</td>

<td >**Network Switch Technology**
**Chair: **John Wawrzynek_Payload+: Fast Pattern Matching & Routing for OC-48_, David Kramer, Roger Bailey, David Brown, Sean Mcgee, JimGreene, Robert Corley, David Sonnier, (Agere Systems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/3_Tue/13agere.pdf)

_Fabr-IC: Single-Chip Gigabit Ethernet Switch w/Integrated Memory_, Dave Brown, Chris Holmes (MOSAID) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/3_Tue/14mosaid.pdf)

_Ultra high performance network memory_, David Sherman (Alpine Microsystems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/3_Tue/15alpine.pdf)

_Tyrant: A High Performance Storage over IP Switch Engine_, Stuart Oberman, R. Mullendore, K. Malik, A. Mehta, K. Schakel, M. Ogrinc, D. Mrazek (Nishan Systems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/3_Tue/16nishan.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 6**
11:00-12:30
</td>

<td >**Storage**
**Chair: **Howard Sachs_1.8-inch Super Small Slim HDD_, Yasuichi Hashimoto (Toshiba) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/3_Tue/17toshiba.pdf)

_Microdrive: High Capacity Storage for the Handheld Revolution_, Thomas Albrecht (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/3_Tue/18ibm-microdrive.pdf)

_DataPlay, a New Technology for Information Distribution_, David Davies (DataPlay Inc.) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/3_Tue/19dataplay.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 2**
13:40-14:40
</td>

<td >**Keynote 2****Trends Impacting Computing Systems Design and the IT Industry**, Mark Dean, IBM Fellow, VP of Systems Research (IBM)
</td>
</tr>
<tr valign="top" >

<td >**Session 7**
15:00-16:30
</td>

<td >**Chip Multiprocessors **
**Chair: **John Kubiatowicz_53 GOPS Programmable Vision Processor For Processing, Coding-Decoding and Synthesizing of Images_, Ulrich Ramacher, W. Raab, N. Bruels, U. Hachmann, C. Sauer, A. Schackow, J. Gliese, J. Harnisch, M. Richter, E. Sicheneder (Infineon) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/3_Tue/20infineon2.pdf)

_A MIMD-based Multi Threaded Processor_, Falk Lesser, J. deCuveland, V. Lindenstruth, C. Reichling, R. Schneider, M.W. Schulz, (Kirchoff Institute for Physics) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/3_Tue/21kirchhoffpresentation.pdf)

_The Raw Processor: A Composeable 32-Bit Fabric for Embedded and General Purpose Computing_, Michael Taylor, J. Kim, J. Miller, F. Ghodrat, B. Greenwald, P. Johnson, W. Lee, A. Ma, N. Schnidman, D. Wentzlaff, M. Frank, S. Amarasinghe, A. Agarwal (MIT) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/3_Tue/22mit.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 8**
17:00-18:30
</td>

<td >**Microprocessors II**
**Chair: **John Shen_Itanium Processor Performance Insights from the IMPACT Compiler_, John Sias, M. Merten, E. Nystrom, R. Barnes, J. Matarazzo, C. Shanno Wen-mei Hu (University of Illinois at Urbana-Champaign) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/3_Tue/23univ-ill.pdf)

_The Intel® 870 Family of Enterprise Chipsets_, Faye Briggs, M. Cekleov, K. Creta, M. Khare, A. Kumar, S. Kulick, L. Looi, C. Natarajan, L. Rankin (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/3_Tue/24intel870.pdf)

_The Pentium® 4 Processor_, Doug Carmean, Mike Upton, Glenn Hinton, Dave Sager, Darrell Boggs, Patrice Roussel (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc13/3_Tue/25intel-p4.pdf)
</td>
</tr>
</tbody>
</table>		
