#
# Vivado (TM) v2015.4 (64-bit)
#
# build_rfnoc_gpr_project.tcl: Tcl script for re-creating project 'project_rfnoc_gpr'
#
# Generated by Vivado on Thu Oct 27 23:25:14 PDT 2016
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (build_rfnoc_gpr_project.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    <none>
#
# 3. The following remote source files that were added to the original project:-
#
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/x300.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/x300_pcie_int.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/x300_core.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/x300_gpr.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/x300_gpr_core.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/x300_sfpp_io_core.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/x300_zpu_config.vhd"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/soft_ctrl.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/capture_ddrlvds.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/gen_ddrlvds.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/bus_int.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_mux4.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_mux8.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_demux4.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_demux8.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_mux.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_mux_select.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_demux.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_short.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_flop.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_flop2.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_bram.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_packet_gate.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_cascade.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo64_to_fifo32.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo32_to_fifo64.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_2clk.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_2clk_cascade.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_loopback.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/fifo/axi_filter_mux4.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/reset_sync.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/por_gen.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/gpio_atr.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/gpio_atr_io.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/simple_spi_core.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/simple_i2c_core.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/setting_reg.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/axi_setting_reg.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/settings_bus_crossclock.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/settings_bus_mux.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/settings_bus_mux_crossclock.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/settings_bus_timed_fifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/radio_ctrl_proc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/ram_2port.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/axi_crossbar.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/axi_slave_mux.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/axi_fifo_header.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/arb_qualify_master.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/axi_forwarding_cam.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/axi_test_vfifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/dram_2port.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/cvita_uart.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/serial_to_settings.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/filter_bad_sid.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/synchronizer_impl.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/synchronizer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/binary_encoder.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/priority_encoder.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/priority_encoder_one_hot.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/ad5662_auto_spi.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/s7_icap_wb.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/bin2gray.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/gray2bin.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/control/user_settings.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/simple_gemac_wrapper.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/simple_gemac.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/simple_gemac_tx.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/simple_gemac_rx.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/crc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/delay_line.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/flow_ctrl_tx.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/flow_ctrl_rx.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/address_filter.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/address_filter_promisc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/ll8_to_txmac.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/rxmac_to_ll8.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/ll8_to_axi64.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/axi64_to_ll8.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/simple_gemac/mdio.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/timing/time_compare.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/timing/timekeeper.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/timing/pps_generator.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/timing/pps_synchronizer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec1.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec1.ngc"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec2.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec2.ngc"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec3.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec3.ngc"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint1.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint1.ngc"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint2.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint2.ngc"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint3.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint3.ngc"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/zpu/zpu_top_pkg.vhd"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/zpu/zpu_wb_top.vhd"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/zpu/wishbone/wishbone_pkg.vhd"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/zpu/wishbone/zpu_system.vhd"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/zpu/wishbone/zpu_wb_bridge.vhd"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/zpu/core/zpu_core.vhd"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/zpu/core/zpupkg.vhd"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/zpu/zpu_bootram.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/wishbone/simple_uart_rx.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/wishbone/simple_uart_tx.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/wishbone/simple_uart.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/wishbone/wb_1master.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/wishbone/settings_bus.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/wishbone/settings_readback.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/wishbone/i2c_master_top.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/wishbone/i2c_master_bit_ctrl.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/wishbone/i2c_master_byte_ctrl.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/wishbone/axi_stream_to_wb.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/fault_sm.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_fifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_fifo_ctrl.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_mem_xilinx_block.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_mem_medium.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_mem_small.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/meta_sync.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/meta_sync_single.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_checker.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_data_fifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_dequeue.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_enqueue.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_hold_fifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/sync_clk_core.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/sync_clk_wb.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/sync_clk_xgmii_tx.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_checker.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_data_fifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_dequeue.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_enqueue.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_hold_fifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/wishbone_if.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/xge_mac.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge_interface/axi64_to_xge64.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge_interface/axi_count_packets_in_fifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge_interface/xge64_to_axi64.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge_interface/xge_handshake.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/xge_interface/xge_mac_wrapper.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/ip/ten_gig_eth_pcs_pma/ten_gige_phy_clk_gen.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/ip/ten_gig_eth_pcs_pma/ten_gige_phy.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/ten_gig_eth_pcs_pma_example_design.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/ten_gig_eth_pcs_pma_ff_synchronizer_rst2.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/ten_gig_eth_pcs_pma_gt_common.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/ten_gig_eth_pcs_pma_shared_clock_and_reset.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/ten_gig_eth_pcs_pma_support.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma/ten_gig_eth_pcs_pma.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/ip/one_gig_eth_pcs_pma/one_gige_phy_clk_gen.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/ip/one_gig_eth_pcs_pma/one_gige_phy.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/one_gig_eth_pcs_pma_example_design.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/one_gig_eth_pcs_pma_reset_sync_ex.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/one_gig_eth_pcs_pma_sync_block_ex.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/one_gig_eth_pcs_pma_tx_elastic_buffer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/one_gig_eth_pcs_pma_clocking.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/one_gig_eth_pcs_pma_gt_common.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/one_gig_eth_pcs_pma_resets.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/one_gig_eth_pcs_pma_support.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma/one_gig_eth_pcs_pma.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/io_port2/LvFpga_Chinch_Interface.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/io_port2/LvFpga_Chinch_Interface.ngc"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/io_port2/ioport2_msg_codec.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_pkt_route_specifier.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_axi_wb_conv.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_wb_reg_core.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_iop2_msg_arbiter.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_basic_regs.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_dma_ctrl.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/io_port2/data_swapper_64.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_lossy_samp_gate.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/eth_dispatch.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/ip_hdr_checksum.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/vrlp_eth_framer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/chdr_eth_framer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/eth_interface.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/vrlp_to_compressed_vita.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/compressed_vita_to_vrlp.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/source_flow_control.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_insert_tlast.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_dest_lookup.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_chunker.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_dechunker.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/axis_packet_debug.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_packet_debug.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/packet_proc/fix_short_packet.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/flow_control_responder.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/packet_error_responder.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/new_tx_control.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/new_tx_deframer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/tx_responder.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/trigger_context_pkt.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/context_packet_gen.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/new_rx_control.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/new_rx_framer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16sc_to_xxxx_chain.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/chdr_xxxx_to_16sc_chain.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16sc_to_12sc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/chdr_12sc_to_16sc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16sc_to_8sc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/chdr_8sc_to_16sc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16sc_to_32f.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/chdr_32f_to_16sc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/chdr_32f_to_16s.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/xxf_to_xxs.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16s_to_32f.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/xxs_to_xxf.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/float_to_iq.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/vita/iq_to_float.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/ddc_chain_x300.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/ddc_chain.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/duc_chain.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/sign_extend.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/cordic_z24.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/clip_reg.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/cordic_stage.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/clip.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/cic_strober.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/cic_decim.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/cic_interp.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/cic_dec_shifter.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/cic_int_shifter.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/small_hb_dec.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/small_hb_int.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/hb_dec.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/hb_interp.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/add_then_mac.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/hb47_int.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/round_sd.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/add2_and_clip_reg.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/add2_and_clip.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/add2.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/add2_reg.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/add2_and_round_reg.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/add2_and_round.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/round_reg.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/round.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/srl.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/acc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/rx_frontend.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/tx_frontend.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/dsp/rx_dcoffset.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_intercon_2x64_128/axi_intercon_2x64_128.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ddr3_32bit/ddr3_32bit.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ddr3_32bit/mig_a.prj"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/axi/axi_dma_master.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/axi/axi_dma_fifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/axi/axi_embed_tlast.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/axi/axi_extract_tlast.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/axi/axi_chdr_test_pattern.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/axi/axi_fast_fifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/axi/axi_fast_extract_tlast.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/axi/axi_chdr_header_trigger.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/axi/axi_to_strobed.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/axi/strobed_to_axi.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/radio/radio.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/radio/radio_core.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/radio/db_control.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/radio/rx_frontend_gen3.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/radio/tx_frontend_gen3.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/radio/rx_control_gen3.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/radio/tx_control_gen3.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/radio/noc_block_radio_core.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/io_cap_gen/cap_pattern_verifier.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi4_dualport_sram/axi4_dualport_sram.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi64_4k_2clk_fifo/axi64_4k_2clk_fifo.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi64_8k_2clk_fifo/axi64_8k_2clk_fifo.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/bootram/bootram.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/bootram/bootram.coe"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/bus_clk_gen/bus_clk_gen.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/fifo_4k_2clk/fifo_4k_2clk.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/fifo_short_2clk/fifo_short_2clk.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/pcie_clk_gen/pcie_clk_gen.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/radio_clk_gen/radio_clk_gen.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/cmd_pkt_proc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/chdr_fifo_large.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/chdr_framer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/chdr_deframer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_shell.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_packet_mux.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_wrapper.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_bit_reduce.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_axi_fifo_loopback.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_axi_dma_fifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_fir_filter.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_fft.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_null_source_sink.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_schmidl_cox.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_packet_resizer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_split_stream.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_vector_iir.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_addsub.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_window.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_keep_one_in_n.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_pfb.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_export_io.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_conv_encoder_qpsk.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_siggen.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_digital_gain.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/pfb.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/pfb_stage.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/null_source.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/schmidl_cox.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/split_stream.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/split_stream_fifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/conj.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/delay.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/delay_type2.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/delay_type3.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/complex_to_magsq.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/phase_accum.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/periodic_framer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/threshold_scaled.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/moving_sum.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/peak_finder.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/window.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/counter.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/ram_to_fifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/const.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/const_sreg.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/cmul.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/cadd.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_input_port.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_output_port.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_responder.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/keep_one_in_n.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/vector_iir.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/addsub.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/packet_resizer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_pipe.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/mult.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/mult_add.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/mult_rc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/mult_add_rc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fft_shift.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_pipe_join.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_pipe_mac.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_round_and_clip_complex.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_round_complex.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_clip_complex.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_join.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_sync.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/split_complex.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_round_and_clip.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/join_complex.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_round.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_clip.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_serializer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_deserializer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/complex_to_mag_approx.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/delay.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/fifo_srl.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/rng.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_avg.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_binmap.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_core.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_eoseq.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_histo_mem.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_line_mem.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_logpwr.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_maxhold.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_packetizer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_rise_decay.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_wf_agg.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/axi_logpwr.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_logpwr.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_fosphor.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_moving_avg.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_ddc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_duc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/cvita_hdr_parser.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/cvita_hdr_encoder.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/cvita_hdr_decoder.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/cvita_hdr_modify.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_async_stream.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_rate_change.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_tag_time.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_drop_packet.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_drop_partial_packet.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/cordic.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/cordic_timed.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/ddc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/duc.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/cic_decimate.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/cic_interpolate.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/sine_tone.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/lib/rfnoc/addsub.vhd"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_fir/axi_fir.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_fft/axi_fft.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_hb31/axi_hb31.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_hb47/axi_hb47.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/complex_to_magphase/complex_to_magphase.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/complex_multiplier/complex_multiplier.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/cordic_rotator/cordic_rotator.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/cordic_rotator24/cordic_rotator24.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_int16/divide_int16.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_int24/divide_int24.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_int32/divide_int32.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_uint32/divide_uint32.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_int16_int32/divide_int16_int32.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_waveform_bram_ctrl/axi_waveform_bram_ctrl.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_waveform_datamover/axi_waveform_datamover.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axis_data_fifo_0/axis_data_fifo_0.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/fifo_generator_adc/fifo_generator_adc.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/SP_DDS/SP_DDS.xci"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/radar/radar_block.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/radar/radar_core.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/radar/radar_tx_controller.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/radar/radar_rx_controller.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/radar/radar_pulse_controller.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/radar/rx_command_gen.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/radar/radar_sample_synchronizer.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/radar/adc_data_axis_wrapper.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/radar/axi_delay_fifo.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/wavegen/bram_stream_wrapper.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/wavegen/waveform_dds.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/wavegen/waveform_formatter.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/wavegen/waveform_stream.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/wavegen/wavegen_block.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/source/wavegen/chirpgen.v"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/x300.xdc"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/timing.xdc"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/x300_10ge.xdc"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/x300_1ge.xdc"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/x300_10ge_port1.xdc"
#    "/home/sprager/Projects/x300_GPR/Firmware/submodules/fpga/usrp3_rfnoc/top/x300/x300_dram.xdc"
#
#*****************************************************************************************

# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

variable script_file
set script_file "build_rfnoc_gpr_project.tcl"

# Help information for this script
proc help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < [llength $::argc]} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
      "--help"       { help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"

# Create project
create_project project_rfnoc_gpr ./project_rfnoc_gpr

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [get_projects project_rfnoc_gpr]
set_property "board_part" "" $obj
set_property "compxlib.activehdl_compiled_library_dir" "$proj_dir/project_rfnoc_gpr.cache/compile_simlib/activehdl" $obj
set_property "compxlib.funcsim" "1" $obj
set_property "compxlib.ies_compiled_library_dir" "$proj_dir/project_rfnoc_gpr.cache/compile_simlib/ies" $obj
set_property "compxlib.modelsim_compiled_library_dir" "$proj_dir/project_rfnoc_gpr.cache/compile_simlib/modelsim" $obj
set_property "compxlib.overwrite_libs" "0" $obj
set_property "compxlib.questa_compiled_library_dir" "$proj_dir/project_rfnoc_gpr.cache/compile_simlib/questa" $obj
set_property "compxlib.riviera_compiled_library_dir" "$proj_dir/project_rfnoc_gpr.cache/compile_simlib/riviera" $obj
set_property "compxlib.timesim" "1" $obj
set_property "compxlib.vcs_compiled_library_dir" "$proj_dir/project_rfnoc_gpr.cache/compile_simlib/vcs" $obj
set_property "corecontainer.enable" "0" $obj
set_property "default_lib" "xil_defaultlib" $obj
set_property "enable_optional_runs_sta" "0" $obj
set_property "ip_cache_permissions" "" $obj
set_property "ip_output_repo" "" $obj
set_property "managed_ip" "0" $obj
set_property "part" "xc7k325tffg900-2" $obj
set_property "sim.ip.auto_export_scripts" "1" $obj
set_property "simulator_language" "Mixed" $obj
set_property "source_mgmt_mode" "None" $obj
set_property "target_language" "Verilog" $obj
set_property "target_simulator" "XSim" $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_pcie_int.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_core.v"]"\
 "[file normalize "$origin_dir/../../source/x300_gpr.v"]"\
 "[file normalize "$origin_dir/../../source/x300_gpr_core.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_sfpp_io_core.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_zpu_config.vhd"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/soft_ctrl.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/capture_ddrlvds.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/gen_ddrlvds.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/bus_int.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_mux4.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_mux8.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_demux4.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_demux8.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_mux.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_mux_select.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_demux.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_short.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_flop.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_flop2.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_bram.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_packet_gate.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_cascade.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo64_to_fifo32.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo32_to_fifo64.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_2clk.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_2clk_cascade.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_loopback.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_filter_mux4.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/reset_sync.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/por_gen.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/gpio_atr.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/gpio_atr_io.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/simple_spi_core.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/simple_i2c_core.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/setting_reg.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/axi_setting_reg.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/settings_bus_crossclock.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/settings_bus_mux.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/settings_bus_mux_crossclock.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/settings_bus_timed_fifo.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/radio_ctrl_proc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/ram_2port.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/axi_crossbar.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/axi_slave_mux.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/axi_fifo_header.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/arb_qualify_master.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/axi_forwarding_cam.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/axi_test_vfifo.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/dram_2port.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/cvita_uart.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/serial_to_settings.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/filter_bad_sid.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/synchronizer_impl.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/synchronizer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/binary_encoder.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/priority_encoder.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/priority_encoder_one_hot.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/ad5662_auto_spi.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/s7_icap_wb.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/bin2gray.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/gray2bin.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/user_settings.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/simple_gemac_wrapper.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/simple_gemac.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/simple_gemac_tx.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/simple_gemac_rx.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/crc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/delay_line.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/flow_ctrl_tx.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/flow_ctrl_rx.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/address_filter.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/address_filter_promisc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/ll8_to_txmac.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/rxmac_to_ll8.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/ll8_to_axi64.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/axi64_to_ll8.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/mdio.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/timing/time_compare.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/timing/timekeeper.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/timing/pps_generator.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/timing/pps_synchronizer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec1.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec1.ngc"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec2.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec2.ngc"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec3.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec3.ngc"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint1.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint1.ngc"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint2.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint2.ngc"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint3.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint3.ngc"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/zpu_top_pkg.vhd"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/zpu_wb_top.vhd"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/wishbone/wishbone_pkg.vhd"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/wishbone/zpu_system.vhd"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/wishbone/zpu_wb_bridge.vhd"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/core/zpu_core.vhd"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/core/zpupkg.vhd"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/zpu_bootram.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/simple_uart_rx.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/simple_uart_tx.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/simple_uart.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/wb_1master.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/settings_bus.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/settings_readback.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/i2c_master_top.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/i2c_master_bit_ctrl.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/i2c_master_byte_ctrl.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/axi_stream_to_wb.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/fault_sm.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_fifo.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_fifo_ctrl.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_mem_xilinx_block.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_mem_medium.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_mem_small.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/meta_sync.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/meta_sync_single.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_checker.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_data_fifo.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_dequeue.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_enqueue.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_hold_fifo.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/sync_clk_core.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/sync_clk_wb.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/sync_clk_xgmii_tx.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_checker.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_data_fifo.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_dequeue.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_enqueue.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_hold_fifo.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/wishbone_if.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/xge_mac.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge_interface/axi64_to_xge64.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge_interface/axi_count_packets_in_fifo.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge_interface/xge64_to_axi64.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge_interface/xge_handshake.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge_interface/xge_mac_wrapper.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/ip/ten_gig_eth_pcs_pma/ten_gige_phy_clk_gen.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/ip/ten_gig_eth_pcs_pma/ten_gige_phy.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/ten_gig_eth_pcs_pma_example_design.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/ten_gig_eth_pcs_pma_ff_synchronizer_rst2.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/ten_gig_eth_pcs_pma_gt_common.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/ten_gig_eth_pcs_pma_shared_clock_and_reset.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/ten_gig_eth_pcs_pma_support.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma/ten_gig_eth_pcs_pma.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/ip/one_gig_eth_pcs_pma/one_gige_phy_clk_gen.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/ip/one_gig_eth_pcs_pma/one_gige_phy.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/one_gig_eth_pcs_pma_example_design.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/one_gig_eth_pcs_pma_reset_sync_ex.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/one_gig_eth_pcs_pma_sync_block_ex.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/one_gig_eth_pcs_pma_tx_elastic_buffer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/one_gig_eth_pcs_pma_clocking.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/one_gig_eth_pcs_pma_gt_common.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/one_gig_eth_pcs_pma_resets.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/one_gig_eth_pcs_pma_support.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma/one_gig_eth_pcs_pma.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/LvFpga_Chinch_Interface.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/LvFpga_Chinch_Interface.ngc"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/ioport2_msg_codec.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_pkt_route_specifier.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_axi_wb_conv.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_wb_reg_core.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_iop2_msg_arbiter.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_basic_regs.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_dma_ctrl.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/data_swapper_64.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_lossy_samp_gate.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/eth_dispatch.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/ip_hdr_checksum.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/vrlp_eth_framer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/chdr_eth_framer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/eth_interface.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/vrlp_to_compressed_vita.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/compressed_vita_to_vrlp.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/source_flow_control.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_insert_tlast.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_dest_lookup.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_chunker.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_dechunker.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/axis_packet_debug.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_packet_debug.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/fix_short_packet.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/flow_control_responder.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/packet_error_responder.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/new_tx_control.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/new_tx_deframer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/tx_responder.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/trigger_context_pkt.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/context_packet_gen.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/new_rx_control.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/new_rx_framer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16sc_to_xxxx_chain.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_xxxx_to_16sc_chain.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16sc_to_12sc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_12sc_to_16sc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16sc_to_8sc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_8sc_to_16sc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16sc_to_32f.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_32f_to_16sc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_32f_to_16s.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/xxf_to_xxs.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16s_to_32f.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/xxs_to_xxf.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/float_to_iq.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/iq_to_float.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/ddc_chain_x300.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/ddc_chain.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/duc_chain.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/sign_extend.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/cordic_z24.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/clip_reg.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/cordic_stage.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/clip.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/cic_strober.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/cic_decim.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/cic_interp.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/cic_dec_shifter.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/cic_int_shifter.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/small_hb_dec.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/small_hb_int.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/hb_dec.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/hb_interp.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/add_then_mac.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/hb47_int.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/round_sd.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/add2_and_clip_reg.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/add2_and_clip.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/add2.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/add2_reg.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/add2_and_round_reg.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/add2_and_round.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/round_reg.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/round.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/srl.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/acc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/rx_frontend.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/tx_frontend.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/rx_dcoffset.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_intercon_2x64_128/axi_intercon_2x64_128.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ddr3_32bit/ddr3_32bit.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ddr3_32bit/mig_a.prj"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_dma_master.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_dma_fifo.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_embed_tlast.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_extract_tlast.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_chdr_test_pattern.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_fast_fifo.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_fast_extract_tlast.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_chdr_header_trigger.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_to_strobed.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/strobed_to_axi.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/radio.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/radio_core.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/db_control.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/rx_frontend_gen3.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/tx_frontend_gen3.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/rx_control_gen3.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/tx_control_gen3.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/noc_block_radio_core.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_cap_gen/cap_pattern_verifier.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi4_dualport_sram/axi4_dualport_sram.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi64_4k_2clk_fifo/axi64_4k_2clk_fifo.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi64_8k_2clk_fifo/axi64_8k_2clk_fifo.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/bootram/bootram.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/bootram/bootram.coe"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/bus_clk_gen/bus_clk_gen.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/fifo_4k_2clk/fifo_4k_2clk.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/fifo_short_2clk/fifo_short_2clk.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/pcie_clk_gen/pcie_clk_gen.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/radio_clk_gen/radio_clk_gen.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cmd_pkt_proc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/chdr_fifo_large.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/chdr_framer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/chdr_deframer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_shell.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_packet_mux.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_wrapper.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_bit_reduce.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_axi_fifo_loopback.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_axi_dma_fifo.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_fir_filter.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_fft.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_null_source_sink.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_schmidl_cox.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_packet_resizer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_split_stream.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_vector_iir.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_addsub.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_window.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_keep_one_in_n.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_pfb.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_export_io.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_conv_encoder_qpsk.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_siggen.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_digital_gain.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/pfb.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/pfb_stage.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/null_source.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/schmidl_cox.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/split_stream.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/split_stream_fifo.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/conj.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/delay.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/delay_type2.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/delay_type3.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/complex_to_magsq.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/phase_accum.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/periodic_framer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/threshold_scaled.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/moving_sum.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/peak_finder.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/window.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/counter.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/ram_to_fifo.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/const.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/const_sreg.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cmul.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cadd.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_input_port.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_output_port.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_responder.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/keep_one_in_n.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/vector_iir.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/addsub.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/packet_resizer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_pipe.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/mult.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/mult_add.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/mult_rc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/mult_add_rc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fft_shift.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_pipe_join.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_pipe_mac.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_round_and_clip_complex.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_round_complex.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_clip_complex.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_join.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_sync.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/split_complex.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_round_and_clip.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/join_complex.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_round.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_clip.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_serializer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_deserializer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/complex_to_mag_approx.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/delay.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/fifo_srl.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/rng.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_avg.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_binmap.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_core.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_eoseq.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_histo_mem.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_line_mem.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_logpwr.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_maxhold.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_packetizer.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_rise_decay.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_wf_agg.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/axi_logpwr.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_logpwr.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_fosphor.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_moving_avg.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_ddc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_duc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cvita_hdr_parser.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cvita_hdr_encoder.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cvita_hdr_decoder.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cvita_hdr_modify.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_async_stream.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_rate_change.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_tag_time.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_drop_packet.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_drop_partial_packet.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cordic.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cordic_timed.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/ddc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/duc.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cic_decimate.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cic_interpolate.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/sine_tone.v"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/addsub.vhd"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_fir/axi_fir.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_fft/axi_fft.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_hb31/axi_hb31.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_hb47/axi_hb47.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/complex_to_magphase/complex_to_magphase.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/complex_multiplier/complex_multiplier.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/cordic_rotator/cordic_rotator.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/cordic_rotator24/cordic_rotator24.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_int16/divide_int16.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_int24/divide_int24.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_int32/divide_int32.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_uint32/divide_uint32.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_int16_int32/divide_int16_int32.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_waveform_bram_ctrl/axi_waveform_bram_ctrl.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_waveform_datamover/axi_waveform_datamover.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axis_data_fifo_0/axis_data_fifo_0.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/fifo_generator_adc/fifo_generator_adc.xci"]"\
 "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/SP_DDS/SP_DDS.xci"]"\
 "[file normalize "$origin_dir/../../source/radar/radar_block.v"]"\
 "[file normalize "$origin_dir/../../source/radar/radar_core.v"]"\
 "[file normalize "$origin_dir/../../source/radar/radar_tx_controller.v"]"\
 "[file normalize "$origin_dir/../../source/radar/radar_rx_controller.v"]"\
 "[file normalize "$origin_dir/../../source/radar/radar_pulse_controller.v"]"\
 "[file normalize "$origin_dir/../../source/radar/rx_command_gen.v"]"\
 "[file normalize "$origin_dir/../../source/radar/radar_sample_synchronizer.v"]"\
 "[file normalize "$origin_dir/../../source/radar/adc_data_axis_wrapper.v"]"\
 "[file normalize "$origin_dir/../../source/radar/axi_delay_fifo.v"]"\
 "[file normalize "$origin_dir/../../source/wavegen/bram_stream_wrapper.v"]"\
 "[file normalize "$origin_dir/../../source/wavegen/waveform_dds.v"]"\
 "[file normalize "$origin_dir/../../source/wavegen/waveform_formatter.v"]"\
 "[file normalize "$origin_dir/../../source/wavegen/waveform_stream.v"]"\
 "[file normalize "$origin_dir/../../source/wavegen/wavegen_block.v"]"\
 "[file normalize "$origin_dir/../../source/wavegen/chirpgen.v"]"\
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_pcie_int.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_core.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/x300_gpr.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/x300_gpr_core.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_sfpp_io_core.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_zpu_config.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "VHDL" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "work" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/soft_ctrl.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/capture_ddrlvds.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/gen_ddrlvds.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/bus_int.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_mux4.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_mux8.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_demux4.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_demux8.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_mux.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_mux_select.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_demux.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_short.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_flop.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_flop2.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_bram.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_packet_gate.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_cascade.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo64_to_fifo32.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo32_to_fifo64.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_2clk.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_fifo_2clk_cascade.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_loopback.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/fifo/axi_filter_mux4.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/reset_sync.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/por_gen.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/gpio_atr.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/gpio_atr_io.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/simple_spi_core.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/simple_i2c_core.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/setting_reg.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/axi_setting_reg.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/settings_bus_crossclock.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/settings_bus_mux.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/settings_bus_mux_crossclock.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/settings_bus_timed_fifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/radio_ctrl_proc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/ram_2port.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/axi_crossbar.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/axi_slave_mux.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/axi_fifo_header.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/arb_qualify_master.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/axi_forwarding_cam.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/axi_test_vfifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/dram_2port.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/cvita_uart.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/serial_to_settings.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/filter_bad_sid.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/synchronizer_impl.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/synchronizer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/binary_encoder.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/priority_encoder.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/priority_encoder_one_hot.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/ad5662_auto_spi.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/s7_icap_wb.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/bin2gray.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/gray2bin.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/control/user_settings.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/simple_gemac_wrapper.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/simple_gemac.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/simple_gemac_tx.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/simple_gemac_rx.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/crc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/delay_line.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/flow_ctrl_tx.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/flow_ctrl_rx.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/address_filter.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/address_filter_promisc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/ll8_to_txmac.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/rxmac_to_ll8.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/ll8_to_axi64.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/axi64_to_ll8.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/simple_gemac/mdio.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/timing/time_compare.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/timing/timekeeper.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/timing/pps_generator.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/timing/pps_synchronizer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec1.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec1.ngc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "NGC" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec2.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec2.ngc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "NGC" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec3.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbdec3.ngc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "NGC" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint1.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint1.ngc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "NGC" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint2.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint2.ngc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "NGC" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint3.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/coregen_dsp/hbint3.ngc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "NGC" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/zpu_top_pkg.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "VHDL" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "work" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/zpu_wb_top.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "VHDL" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "work" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/wishbone/wishbone_pkg.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "VHDL" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "work" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/wishbone/zpu_system.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "VHDL" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "work" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/wishbone/zpu_wb_bridge.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "VHDL" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "work" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/core/zpu_core.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "VHDL" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "work" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/core/zpupkg.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "VHDL" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "work" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/zpu/zpu_bootram.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/simple_uart_rx.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/simple_uart_tx.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/simple_uart.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/wb_1master.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/settings_bus.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/settings_readback.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/i2c_master_top.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/i2c_master_bit_ctrl.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/i2c_master_byte_ctrl.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/wishbone/axi_stream_to_wb.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/fault_sm.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_fifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_fifo_ctrl.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_mem_xilinx_block.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_mem_medium.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/generic_mem_small.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/meta_sync.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/meta_sync_single.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_checker.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_data_fifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_dequeue.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_enqueue.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/rx_hold_fifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/sync_clk_core.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/sync_clk_wb.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/sync_clk_xgmii_tx.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_checker.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_data_fifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_dequeue.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_enqueue.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/tx_hold_fifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/wishbone_if.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge/rtl/verilog/xge_mac.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge_interface/axi64_to_xge64.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge_interface/axi_count_packets_in_fifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge_interface/xge64_to_axi64.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge_interface/xge_handshake.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/xge_interface/xge_mac_wrapper.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/ip/ten_gig_eth_pcs_pma/ten_gige_phy_clk_gen.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/ip/ten_gig_eth_pcs_pma/ten_gige_phy.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/ten_gig_eth_pcs_pma_example_design.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/ten_gig_eth_pcs_pma_ff_synchronizer_rst2.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/ten_gig_eth_pcs_pma_gt_common.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/ten_gig_eth_pcs_pma_shared_clock_and_reset.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma_example/ten_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/ten_gig_eth_pcs_pma_support.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ten_gig_eth_pcs_pma/ten_gig_eth_pcs_pma.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/ip/one_gig_eth_pcs_pma/one_gige_phy_clk_gen.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/ip/one_gig_eth_pcs_pma/one_gige_phy.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/one_gig_eth_pcs_pma_example_design.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/one_gig_eth_pcs_pma_reset_sync_ex.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/one_gig_eth_pcs_pma_sync_block_ex.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/one_gig_eth_pcs_pma_tx_elastic_buffer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/one_gig_eth_pcs_pma_clocking.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/one_gig_eth_pcs_pma_gt_common.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/one_gig_eth_pcs_pma_resets.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma_example/one_gig_eth_pcs_pma_example.srcs/sources_1/imports/example_design/support/one_gig_eth_pcs_pma_support.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/one_gig_eth_pcs_pma/one_gig_eth_pcs_pma.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/LvFpga_Chinch_Interface.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/LvFpga_Chinch_Interface.ngc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "NGC" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/ioport2_msg_codec.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_pkt_route_specifier.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_axi_wb_conv.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_wb_reg_core.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_iop2_msg_arbiter.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_basic_regs.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_dma_ctrl.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/data_swapper_64.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_port2/pcie_lossy_samp_gate.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/eth_dispatch.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/ip_hdr_checksum.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/vrlp_eth_framer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/chdr_eth_framer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/eth_interface.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/vrlp_to_compressed_vita.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/compressed_vita_to_vrlp.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/source_flow_control.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_insert_tlast.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_dest_lookup.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_chunker.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_dechunker.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/axis_packet_debug.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/cvita_packet_debug.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/packet_proc/fix_short_packet.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/flow_control_responder.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/packet_error_responder.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/new_tx_control.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/new_tx_deframer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/tx_responder.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/trigger_context_pkt.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/context_packet_gen.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/new_rx_control.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/new_rx_framer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16sc_to_xxxx_chain.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_xxxx_to_16sc_chain.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16sc_to_12sc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_12sc_to_16sc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16sc_to_8sc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_8sc_to_16sc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16sc_to_32f.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_32f_to_16sc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_32f_to_16s.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/xxf_to_xxs.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/chdr_16s_to_32f.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/xxs_to_xxf.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/float_to_iq.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/vita/iq_to_float.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/ddc_chain_x300.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/ddc_chain.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/duc_chain.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/sign_extend.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/cordic_z24.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/clip_reg.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/cordic_stage.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/clip.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/cic_strober.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/cic_decim.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/cic_interp.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/cic_dec_shifter.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/cic_int_shifter.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/small_hb_dec.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/small_hb_int.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/hb_dec.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/hb_interp.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/add_then_mac.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/hb47_int.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/round_sd.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/add2_and_clip_reg.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/add2_and_clip.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/add2.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/add2_reg.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/add2_and_round_reg.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/add2_and_round.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/round_reg.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/round.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/srl.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/acc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/rx_frontend.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/tx_frontend.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/dsp/rx_dcoffset.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_intercon_2x64_128/axi_intercon_2x64_128.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ddr3_32bit/ddr3_32bit.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/ddr3_32bit/mig_a.prj"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "scoped_to_cells" "" $file_obj
set_property "scoped_to_ref" "" $file_obj
set_property "used_in" "synthesis" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_dma_master.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_dma_fifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_embed_tlast.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_extract_tlast.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_chdr_test_pattern.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_fast_fifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_fast_extract_tlast.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_chdr_header_trigger.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/axi_to_strobed.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/axi/strobed_to_axi.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/radio.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/radio_core.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/db_control.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/rx_frontend_gen3.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/tx_frontend_gen3.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/rx_control_gen3.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/tx_control_gen3.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/radio/noc_block_radio_core.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/io_cap_gen/cap_pattern_verifier.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi4_dualport_sram/axi4_dualport_sram.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi64_4k_2clk_fifo/axi64_4k_2clk_fifo.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi64_8k_2clk_fifo/axi64_8k_2clk_fifo.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/bootram/bootram.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/bootram/bootram.coe"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "scoped_to_cells" "" $file_obj
set_property "scoped_to_ref" "" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/bus_clk_gen/bus_clk_gen.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/fifo_4k_2clk/fifo_4k_2clk.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/fifo_short_2clk/fifo_short_2clk.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/pcie_clk_gen/pcie_clk_gen.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/radio_clk_gen/radio_clk_gen.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cmd_pkt_proc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/chdr_fifo_large.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/chdr_framer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/chdr_deframer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_shell.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_packet_mux.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_wrapper.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_bit_reduce.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_axi_fifo_loopback.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_axi_dma_fifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_fir_filter.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_fft.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_null_source_sink.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_schmidl_cox.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_packet_resizer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_split_stream.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_vector_iir.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_addsub.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_window.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_keep_one_in_n.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_pfb.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_export_io.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_conv_encoder_qpsk.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_siggen.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_digital_gain.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/pfb.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/pfb_stage.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/null_source.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/schmidl_cox.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/split_stream.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/split_stream_fifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/conj.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/delay.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/delay_type2.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/delay_type3.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/complex_to_magsq.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/phase_accum.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/periodic_framer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/threshold_scaled.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/moving_sum.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/peak_finder.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/window.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/counter.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/ram_to_fifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/const.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/const_sreg.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cmul.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cadd.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_input_port.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_output_port.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_responder.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/keep_one_in_n.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/vector_iir.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/addsub.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/packet_resizer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_pipe.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/mult.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/mult_add.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/mult_rc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/mult_add_rc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fft_shift.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_pipe_join.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_pipe_mac.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_round_and_clip_complex.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_round_complex.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_clip_complex.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_join.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_sync.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/split_complex.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_round_and_clip.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/join_complex.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_round.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_clip.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_serializer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_deserializer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/complex_to_mag_approx.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/delay.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/fifo_srl.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/rng.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_avg.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_binmap.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_core.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_eoseq.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_histo_mem.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_line_mem.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_logpwr.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_maxhold.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_packetizer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_rise_decay.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/f15_wf_agg.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/fosphor/axi_logpwr.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_logpwr.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_fosphor.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_moving_avg.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_ddc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/noc_block_duc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cvita_hdr_parser.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cvita_hdr_encoder.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cvita_hdr_decoder.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cvita_hdr_modify.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_async_stream.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_rate_change.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_tag_time.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_drop_packet.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/axi_drop_partial_packet.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cordic.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cordic_timed.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/ddc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/duc.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cic_decimate.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/cic_interpolate.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/sine_tone.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/lib/rfnoc/addsub.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "VHDL" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "work" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_fir/axi_fir.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_fft/axi_fft.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_hb31/axi_hb31.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_hb47/axi_hb47.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/complex_to_magphase/complex_to_magphase.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/complex_multiplier/complex_multiplier.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/cordic_rotator/cordic_rotator.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/cordic_rotator24/cordic_rotator24.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_int16/divide_int16.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_int24/divide_int24.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_int32/divide_int32.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_uint32/divide_uint32.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/divide_int16_int32/divide_int16_int32.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_waveform_bram_ctrl/axi_waveform_bram_ctrl.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axi_waveform_datamover/axi_waveform_datamover.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/axis_data_fifo_0/axis_data_fifo_0.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/fifo_generator_adc/fifo_generator_adc.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/build-ip/xc7k325tffg900-2/SP_DDS/SP_DDS.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/radar/radar_block.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/radar/radar_core.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/radar/radar_tx_controller.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/radar/radar_rx_controller.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/radar/radar_pulse_controller.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/radar/rx_command_gen.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/radar/radar_sample_synchronizer.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/radar/adc_data_axis_wrapper.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/radar/axi_delay_fifo.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/wavegen/bram_stream_wrapper.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/wavegen/waveform_dds.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/wavegen/waveform_formatter.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/wavegen/waveform_stream.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/wavegen/wavegen_block.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "$origin_dir/../../source/wavegen/chirpgen.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj


# Set 'sources_1' fileset file properties for local files
# None

# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property "design_mode" "RTL" $obj
set_property "edif_extra_search_paths" "" $obj
set_property "elab_link_dcps" "1" $obj
set_property "elab_load_timing_constraints" "1" $obj
set_property "generic" "" $obj
set_property "include_dirs" "" $obj
set_property "lib_map_file" "" $obj
set_property "loop_count" "1000" $obj
set_property "name" "sources_1" $obj
set_property "top" "x300_gpr" $obj
set_property "verilog_define" "BUILD_1G=1 BUILD_10G=1 SFP0_1GBE=1 SFP1_10GBE=1 BUILD_GPR=1 RFNOC=1 X300=1 GIT_HASH=06C6BE16" $obj
set_property "verilog_uppercase" "0" $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300.xdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property "file_type" "XDC" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "processing_order" "NORMAL" $file_obj
set_property "scoped_to_cells" "" $file_obj
set_property "scoped_to_ref" "" $file_obj
set_property "used_in" "synthesis implementation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/timing.xdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/timing.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property "file_type" "XDC" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "processing_order" "NORMAL" $file_obj
set_property "scoped_to_cells" "" $file_obj
set_property "scoped_to_ref" "" $file_obj
set_property "used_in" "synthesis implementation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_10ge.xdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_10ge.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property "file_type" "XDC" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "processing_order" "NORMAL" $file_obj
set_property "scoped_to_cells" "" $file_obj
set_property "scoped_to_ref" "" $file_obj
set_property "used_in" "synthesis implementation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_1ge.xdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_1ge.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property "file_type" "XDC" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "processing_order" "NORMAL" $file_obj
set_property "scoped_to_cells" "" $file_obj
set_property "scoped_to_ref" "" $file_obj
set_property "used_in" "synthesis implementation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_10ge_port1.xdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_10ge_port1.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property "file_type" "XDC" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "processing_order" "NORMAL" $file_obj
set_property "scoped_to_cells" "" $file_obj
set_property "scoped_to_ref" "" $file_obj
set_property "used_in" "synthesis implementation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_dram.xdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_dram.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property "file_type" "XDC" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "processing_order" "NORMAL" $file_obj
set_property "scoped_to_cells" "" $file_obj
set_property "scoped_to_ref" "" $file_obj
set_property "used_in" "synthesis implementation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property "name" "constrs_1" $obj
set_property "target_constrs_file" "[file normalize "$origin_dir/../../submodules/fpga/usrp3_rfnoc/top/x300/x300_dram.xdc"]" $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Empty (no sources present)

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property "generic" "" $obj
set_property "include_dirs" "" $obj
set_property "name" "sim_1" $obj
set_property "nl.cell" "" $obj
set_property "nl.incl_unisim_models" "0" $obj
set_property "nl.process_corner" "slow" $obj
set_property "nl.rename_top" "" $obj
set_property "nl.sdf_anno" "1" $obj
set_property "nl.write_all_overrides" "0" $obj
set_property "runtime" "1000ns" $obj
set_property "source_set" "sources_1" $obj
set_property "top" "" $obj
set_property "unit_under_test" "" $obj
set_property "verilog_define" "" $obj
set_property "verilog_uppercase" "0" $obj
set_property "xelab.debug_level" "typical" $obj
set_property "xelab.dll" "0" $obj
set_property "xelab.load_glbl" "1" $obj
set_property "xelab.more_options" "" $obj
set_property "xelab.mt_level" "auto" $obj
set_property "xelab.nosort" "1" $obj
set_property "xelab.rangecheck" "0" $obj
set_property "xelab.relax" "1" $obj
set_property "xelab.sdf_delay" "sdfmax" $obj
set_property "xelab.snapshot" "" $obj
set_property "xelab.unifast" "" $obj
set_property "xsim.compile.xvhdl.more_options" "" $obj
set_property "xsim.compile.xvhdl.nosort" "1" $obj
set_property "xsim.compile.xvhdl.relax" "1" $obj
set_property "xsim.compile.xvlog.more_options" "" $obj
set_property "xsim.compile.xvlog.nosort" "1" $obj
set_property "xsim.compile.xvlog.relax" "1" $obj
set_property "xsim.elaborate.debug_level" "typical" $obj
set_property "xsim.elaborate.load_glbl" "1" $obj
set_property "xsim.elaborate.mt_level" "auto" $obj
set_property "xsim.elaborate.rangecheck" "0" $obj
set_property "xsim.elaborate.relax" "1" $obj
set_property "xsim.elaborate.sdf_delay" "sdfmax" $obj
set_property "xsim.elaborate.snapshot" "" $obj
set_property "xsim.elaborate.xelab.more_options" "" $obj
set_property "xsim.more_options" "" $obj
set_property "xsim.saif" "" $obj
set_property "xsim.simulate.runtime" "1000ns" $obj
set_property "xsim.simulate.saif" "" $obj
set_property "xsim.simulate.saif_all_signals" "0" $obj
set_property "xsim.simulate.uut" "" $obj
set_property "xsim.simulate.wdb" "" $obj
set_property "xsim.simulate.xsim.more_options" "" $obj
set_property "xsim.tclbatch" "" $obj
set_property "xsim.view" "" $obj
set_property "xsim.wdb" "" $obj

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
  create_run -name synth_1 -part xc7k325tffg900-2 -flow {Vivado Synthesis 2015} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2015" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property "constrset" "constrs_1" $obj
set_property "description" "Vivado Synthesis Defaults" $obj
set_property "flow" "Vivado Synthesis 2015" $obj
set_property "name" "synth_1" $obj
set_property "needs_refresh" "0" $obj
set_property "part" "xc7k325tffg900-2" $obj
set_property "srcset" "sources_1" $obj
set_property "strategy" "Vivado Synthesis Defaults" $obj
set_property "incremental_checkpoint" "" $obj
set_property "include_in_archive" "1" $obj
set_property "steps.synth_design.tcl.pre" "" $obj
set_property "steps.synth_design.tcl.post" "" $obj
set_property "steps.synth_design.args.flatten_hierarchy" "rebuilt" $obj
set_property "steps.synth_design.args.gated_clock_conversion" "off" $obj
set_property "steps.synth_design.args.bufg" "12" $obj
set_property "steps.synth_design.args.fanout_limit" "10000" $obj
set_property "steps.synth_design.args.directive" "Default" $obj
set_property "steps.synth_design.args.fsm_extraction" "auto" $obj
set_property "steps.synth_design.args.keep_equivalent_registers" "0" $obj
set_property "steps.synth_design.args.resource_sharing" "auto" $obj
set_property "steps.synth_design.args.control_set_opt_threshold" "auto" $obj
set_property "steps.synth_design.args.no_lc" "0" $obj
set_property "steps.synth_design.args.shreg_min_size" "3" $obj
set_property "steps.synth_design.args.max_bram" "-1" $obj
set_property "steps.synth_design.args.max_dsp" "-1" $obj
set_property "steps.synth_design.args.cascade_dsp" "auto" $obj
set_property -name {steps.synth_design.args.more options} -value {} -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
  create_run -name impl_1 -part xc7k325tffg900-2 -flow {Vivado Implementation 2015} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2015" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property "constrset" "constrs_1" $obj
set_property "description" "Vivado Implementation Defaults" $obj
set_property "flow" "Vivado Implementation 2015" $obj
set_property "name" "impl_1" $obj
set_property "needs_refresh" "0" $obj
set_property "part" "xc7k325tffg900-2" $obj
set_property "srcset" "sources_1" $obj
set_property "strategy" "Vivado Implementation Defaults" $obj
set_property "incremental_checkpoint" "" $obj
set_property "include_in_archive" "1" $obj
set_property "steps.opt_design.is_enabled" "1" $obj
set_property "steps.opt_design.tcl.pre" "" $obj
set_property "steps.opt_design.tcl.post" "" $obj
set_property "steps.opt_design.args.verbose" "0" $obj
set_property "steps.opt_design.args.directive" "Default" $obj
set_property -name {steps.opt_design.args.more options} -value {} -objects $obj
set_property "steps.power_opt_design.is_enabled" "0" $obj
set_property "steps.power_opt_design.tcl.pre" "" $obj
set_property "steps.power_opt_design.tcl.post" "" $obj
set_property -name {steps.power_opt_design.args.more options} -value {} -objects $obj
set_property "steps.place_design.tcl.pre" "" $obj
set_property "steps.place_design.tcl.post" "" $obj
set_property "steps.place_design.args.directive" "Default" $obj
set_property -name {steps.place_design.args.more options} -value {} -objects $obj
set_property "steps.post_place_power_opt_design.is_enabled" "0" $obj
set_property "steps.post_place_power_opt_design.tcl.pre" "" $obj
set_property "steps.post_place_power_opt_design.tcl.post" "" $obj
set_property -name {steps.post_place_power_opt_design.args.more options} -value {} -objects $obj
set_property "steps.phys_opt_design.is_enabled" "0" $obj
set_property "steps.phys_opt_design.tcl.pre" "" $obj
set_property "steps.phys_opt_design.tcl.post" "" $obj
set_property "steps.phys_opt_design.args.directive" "Default" $obj
set_property -name {steps.phys_opt_design.args.more options} -value {} -objects $obj
set_property "steps.route_design.tcl.pre" "" $obj
set_property "steps.route_design.tcl.post" "" $obj
set_property "steps.route_design.args.directive" "Default" $obj
set_property -name {steps.route_design.args.more options} -value {} -objects $obj
set_property "steps.post_route_phys_opt_design.is_enabled" "0" $obj
set_property "steps.post_route_phys_opt_design.tcl.pre" "" $obj
set_property "steps.post_route_phys_opt_design.tcl.post" "" $obj
set_property "steps.post_route_phys_opt_design.args.directive" "Default" $obj
set_property -name {steps.post_route_phys_opt_design.args.more options} -value {} -objects $obj
set_property "steps.write_bitstream.tcl.pre" "" $obj
set_property "steps.write_bitstream.tcl.post" "" $obj
set_property "steps.write_bitstream.args.raw_bitfile" "0" $obj
set_property "steps.write_bitstream.args.mask_file" "0" $obj
set_property "steps.write_bitstream.args.no_binary_bitfile" "0" $obj
set_property "steps.write_bitstream.args.bin_file" "0" $obj
set_property "steps.write_bitstream.args.readback_file" "0" $obj
set_property "steps.write_bitstream.args.logic_location_file" "0" $obj
set_property "steps.write_bitstream.args.verbose" "0" $obj
set_property -name {steps.write_bitstream.args.more options} -value {} -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]

puts "INFO: Project created:project_rfnoc_gpr"
