#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffdd6d18030 .scope module, "tb_g" "tb_g" 2 117;
 .timescale 0 0;
v0x7ffdd6d33fb0_0 .var "clk", 0 0;
v0x7ffdd6d34050_0 .net "g", 0 0, v0x7ffdd6d32dc0_0;  1 drivers
v0x7ffdd6d34130_0 .net "q", 3 0, L_0x7ffdd6d34e80;  1 drivers
v0x7ffdd6d34200_0 .var "s", 0 0;
v0x7ffdd6d34290_0 .var "x", 0 0;
S_0x7ffdd6d1dda0 .scope module, "ig0" "intg" 2 121, 2 75 0, S_0x7ffdd6d18030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /OUTPUT 4 "q"
    .port_info 4 /OUTPUT 1 "g"
L_0x7ffdd6d343a0 .functor AND 1, v0x7ffdd6d31510_0, v0x7ffdd6d34290_0, C4<1>, C4<1>;
L_0x7ffdd6d34410 .functor NOT 1, L_0x7ffdd6d35530, C4<0>, C4<0>, C4<0>;
L_0x7ffdd6d344c0 .functor AND 1, v0x7ffdd6d31a60_0, L_0x7ffdd6d34410, C4<1>, C4<1>;
L_0x7ffdd6d34570 .functor AND 1, L_0x7ffdd6d344c0, v0x7ffdd6d34290_0, C4<1>, C4<1>;
L_0x7ffdd6d346e0 .functor OR 1, L_0x7ffdd6d343a0, L_0x7ffdd6d34570, C4<0>, C4<0>;
L_0x1023f7050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x1023c6698 .resolv tri, v0x7ffdd6d31000_0, L_0x1023f7050;
L_0x7ffdd6d347e0 .functor AND 1, RS_0x1023c6698, v0x7ffdd6d34200_0, C4<1>, C4<1>;
L_0x7ffdd6d34850 .functor AND 1, v0x7ffdd6d33fb0_0, L_0x7ffdd6d346e0, C4<1>, C4<1>;
L_0x7ffdd6d34a80 .functor AND 1, L_0x7ffdd6d34f70, L_0x7ffdd6d35110, C4<1>, C4<1>;
L_0x7ffdd6d35310 .functor AND 1, L_0x7ffdd6d34a80, L_0x7ffdd6d35270, C4<1>, C4<1>;
L_0x7ffdd6d35530 .functor AND 1, L_0x7ffdd6d35310, L_0x7ffdd6d35490, C4<1>, C4<1>;
L_0x7ffdd6d36230 .functor AND 1, L_0x7ffdd6d35530, v0x7ffdd6d31a60_0, C4<1>, C4<1>;
v0x7ffdd6d32f90_0 .net *"_s0", 0 0, L_0x7ffdd6d343a0;  1 drivers
v0x7ffdd6d33020_0 .net *"_s15", 0 0, L_0x7ffdd6d34f70;  1 drivers
v0x7ffdd6d330b0_0 .net *"_s17", 0 0, L_0x7ffdd6d35110;  1 drivers
v0x7ffdd6d33160_0 .net *"_s18", 0 0, L_0x7ffdd6d34a80;  1 drivers
v0x7ffdd6d33210_0 .net *"_s2", 0 0, L_0x7ffdd6d34410;  1 drivers
v0x7ffdd6d33300_0 .net *"_s21", 0 0, L_0x7ffdd6d35270;  1 drivers
v0x7ffdd6d333b0_0 .net *"_s22", 0 0, L_0x7ffdd6d35310;  1 drivers
v0x7ffdd6d33460_0 .net *"_s25", 0 0, L_0x7ffdd6d35490;  1 drivers
v0x7ffdd6d33510_0 .net *"_s4", 0 0, L_0x7ffdd6d344c0;  1 drivers
v0x7ffdd6d33620_0 .net *"_s6", 0 0, L_0x7ffdd6d34570;  1 drivers
v0x7ffdd6d336d0_0 .net "clk", 0 0, v0x7ffdd6d33fb0_0;  1 drivers
v0x7ffdd6d33760_0 .net "counterclk", 0 0, L_0x7ffdd6d34850;  1 drivers
v0x7ffdd6d337f0_0 .net "dg", 0 0, L_0x7ffdd6d36230;  1 drivers
v0x7ffdd6d338a0_0 .net "en", 0 0, L_0x7ffdd6d346e0;  1 drivers
v0x7ffdd6d33930_0 .net "g", 0 0, v0x7ffdd6d32dc0_0;  alias, 1 drivers
v0x7ffdd6d339c0_0 .net "q", 3 0, L_0x7ffdd6d34e80;  alias, 1 drivers
v0x7ffdd6d33a50_0 .net "reset", 0 0, L_0x7ffdd6d347e0;  1 drivers
v0x7ffdd6d33be0_0 .net "s", 0 0, v0x7ffdd6d34200_0;  1 drivers
v0x7ffdd6d33c70_0 .net8 "t0", 0 0, RS_0x1023c6698;  2 drivers
v0x7ffdd6d33d40_0 .net "t1", 0 0, v0x7ffdd6d31510_0;  1 drivers
v0x7ffdd6d33dd0_0 .net "t2", 0 0, v0x7ffdd6d31a60_0;  1 drivers
v0x7ffdd6d33e60_0 .net "x", 0 0, v0x7ffdd6d34290_0;  1 drivers
v0x7ffdd6d33ef0_0 .net "z", 0 0, L_0x7ffdd6d35530;  1 drivers
L_0x7ffdd6d34f70 .part L_0x7ffdd6d34e80, 3, 1;
L_0x7ffdd6d35110 .part L_0x7ffdd6d34e80, 2, 1;
L_0x7ffdd6d35270 .part L_0x7ffdd6d34e80, 1, 1;
L_0x7ffdd6d35490 .part L_0x7ffdd6d34e80, 0, 1;
S_0x7ffdd6d1bc40 .scope module, "c0" "counter_4bit" 2 87, 2 24 0, S_0x7ffdd6d1dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 4 "q"
L_0x7ffdd6d34bc0 .functor AND 1, L_0x7ffdd6d349e0, L_0x7ffdd6d34b00, C4<1>, C4<1>;
L_0x7ffdd6d34d90 .functor AND 1, L_0x7ffdd6d34bc0, L_0x7ffdd6d34cf0, C4<1>, C4<1>;
v0x7ffdd6d30390_0 .net *"_s11", 0 0, L_0x7ffdd6d34b00;  1 drivers
v0x7ffdd6d30450_0 .net *"_s17", 0 0, L_0x7ffdd6d34cf0;  1 drivers
v0x7ffdd6d304f0_0 .net *"_s9", 0 0, L_0x7ffdd6d349e0;  1 drivers
v0x7ffdd6d305a0_0 .net "clk", 0 0, L_0x7ffdd6d34850;  alias, 1 drivers
v0x7ffdd6d306b0_0 .net "q", 3 0, L_0x7ffdd6d34e80;  alias, 1 drivers
v0x7ffdd6d30760_0 .net "reset", 0 0, L_0x7ffdd6d347e0;  alias, 1 drivers
v0x7ffdd6d30870_0 .net "t2", 0 0, L_0x7ffdd6d34bc0;  1 drivers
v0x7ffdd6d30900_0 .net "t3", 0 0, L_0x7ffdd6d34d90;  1 drivers
L_0x7ffdd6d34940 .part L_0x7ffdd6d34e80, 0, 1;
L_0x7ffdd6d349e0 .part L_0x7ffdd6d34e80, 0, 1;
L_0x7ffdd6d34b00 .part L_0x7ffdd6d34e80, 1, 1;
L_0x7ffdd6d34cf0 .part L_0x7ffdd6d34e80, 2, 1;
L_0x7ffdd6d34e80 .concat8 [ 1 1 1 1], v0x7ffdd6d2f200_0, v0x7ffdd6d2f720_0, v0x7ffdd6d2fc60_0, v0x7ffdd6d30150_0;
S_0x7ffdd6d1abe0 .scope module, "ta" "tff" 2 28, 2 6 0, S_0x7ffdd6d1bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7ffdd6d1f920_0 .net "clk", 0 0, L_0x7ffdd6d34850;  alias, 1 drivers
v0x7ffdd6d2f200_0 .var "q", 0 0;
v0x7ffdd6d2f2a0_0 .net "reset", 0 0, L_0x7ffdd6d347e0;  alias, 1 drivers
L_0x1023f7008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ffdd6d2f350_0 .net "t", 0 0, L_0x1023f7008;  1 drivers
E_0x7ffdd6d1fe50 .event posedge, v0x7ffdd6d1f920_0;
S_0x7ffdd6d2f450 .scope module, "tb" "tff" 2 29, 2 6 0, S_0x7ffdd6d1bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7ffdd6d2f670_0 .net "clk", 0 0, L_0x7ffdd6d34850;  alias, 1 drivers
v0x7ffdd6d2f720_0 .var "q", 0 0;
v0x7ffdd6d2f7b0_0 .net "reset", 0 0, L_0x7ffdd6d347e0;  alias, 1 drivers
v0x7ffdd6d2f880_0 .net "t", 0 0, L_0x7ffdd6d34940;  1 drivers
S_0x7ffdd6d2f960 .scope module, "tc" "tff" 2 33, 2 6 0, S_0x7ffdd6d1bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7ffdd6d2fb90_0 .net "clk", 0 0, L_0x7ffdd6d34850;  alias, 1 drivers
v0x7ffdd6d2fc60_0 .var "q", 0 0;
v0x7ffdd6d2fd00_0 .net "reset", 0 0, L_0x7ffdd6d347e0;  alias, 1 drivers
v0x7ffdd6d2fdd0_0 .net "t", 0 0, L_0x7ffdd6d34bc0;  alias, 1 drivers
S_0x7ffdd6d2fea0 .scope module, "td" "tff" 2 37, 2 6 0, S_0x7ffdd6d1bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7ffdd6d300b0_0 .net "clk", 0 0, L_0x7ffdd6d34850;  alias, 1 drivers
v0x7ffdd6d30150_0 .var "q", 0 0;
v0x7ffdd6d301f0_0 .net "reset", 0 0, L_0x7ffdd6d347e0;  alias, 1 drivers
v0x7ffdd6d302a0_0 .net "t", 0 0, L_0x7ffdd6d34d90;  alias, 1 drivers
S_0x7ffdd6d309a0 .scope module, "cl0" "ControlLogic" 2 92, 2 40 0, S_0x7ffdd6d1dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "t0"
    .port_info 5 /OUTPUT 1 "t1"
    .port_info 6 /OUTPUT 1 "t2"
L_0x7ffdd6d35660 .functor NOT 1, v0x7ffdd6d34200_0, C4<0>, C4<0>, C4<0>;
L_0x7ffdd6d357d0 .functor NOT 1, v0x7ffdd6d34290_0, C4<0>, C4<0>, C4<0>;
L_0x7ffdd6d32ee0 .functor NOT 1, L_0x7ffdd6d35530, C4<0>, C4<0>, C4<0>;
L_0x7ffdd6d358c0 .functor AND 1, RS_0x1023c6698, L_0x7ffdd6d35660, C4<1>, C4<1>;
L_0x7ffdd6d35970 .functor AND 1, v0x7ffdd6d31a60_0, L_0x7ffdd6d35530, C4<1>, C4<1>;
L_0x7ffdd6d35ab0 .functor OR 1, L_0x7ffdd6d358c0, L_0x7ffdd6d35970, C4<0>, C4<0>;
L_0x7ffdd6d35ba0 .functor AND 1, RS_0x1023c6698, v0x7ffdd6d34200_0, C4<1>, C4<1>;
L_0x7ffdd6d35c50 .functor AND 1, v0x7ffdd6d31a60_0, L_0x7ffdd6d357d0, L_0x7ffdd6d32ee0, C4<1>;
L_0x7ffdd6d35d60 .functor AND 1, v0x7ffdd6d31510_0, L_0x7ffdd6d357d0, C4<1>, C4<1>;
L_0x7ffdd6d35ea0 .functor OR 1, L_0x7ffdd6d35ba0, L_0x7ffdd6d35c50, L_0x7ffdd6d35d60, C4<0>;
L_0x7ffdd6d35f90 .functor AND 1, v0x7ffdd6d31510_0, v0x7ffdd6d34290_0, C4<1>, C4<1>;
L_0x7ffdd6d36060 .functor AND 1, v0x7ffdd6d31a60_0, L_0x7ffdd6d32ee0, v0x7ffdd6d34290_0, C4<1>;
L_0x7ffdd6d360d0 .functor OR 1, L_0x7ffdd6d35f90, L_0x7ffdd6d36060, C4<0>, C4<0>;
v0x7ffdd6d31c00_0 .net "clk", 0 0, v0x7ffdd6d33fb0_0;  alias, 1 drivers
v0x7ffdd6d31ca0_0 .net "da", 0 0, L_0x7ffdd6d35ab0;  1 drivers
v0x7ffdd6d31d40_0 .net "db", 0 0, L_0x7ffdd6d35ea0;  1 drivers
v0x7ffdd6d31e10_0 .net "dc", 0 0, L_0x7ffdd6d360d0;  1 drivers
v0x7ffdd6d31ec0_0 .net "nots", 0 0, L_0x7ffdd6d35660;  1 drivers
v0x7ffdd6d31f90_0 .net "notx", 0 0, L_0x7ffdd6d357d0;  1 drivers
v0x7ffdd6d32020_0 .net "notz", 0 0, L_0x7ffdd6d32ee0;  1 drivers
v0x7ffdd6d320b0_0 .net "p1", 0 0, L_0x7ffdd6d358c0;  1 drivers
v0x7ffdd6d32140_0 .net "p2", 0 0, L_0x7ffdd6d35970;  1 drivers
v0x7ffdd6d32250_0 .net "q1", 0 0, L_0x7ffdd6d35ba0;  1 drivers
v0x7ffdd6d322e0_0 .net "q2", 0 0, L_0x7ffdd6d35c50;  1 drivers
v0x7ffdd6d32370_0 .net "q3", 0 0, L_0x7ffdd6d35d60;  1 drivers
v0x7ffdd6d32410_0 .net "r1", 0 0, L_0x7ffdd6d35f90;  1 drivers
v0x7ffdd6d324b0_0 .net "r2", 0 0, L_0x7ffdd6d36060;  1 drivers
v0x7ffdd6d32550_0 .net "s", 0 0, v0x7ffdd6d34200_0;  alias, 1 drivers
v0x7ffdd6d325e0_0 .net8 "t0", 0 0, RS_0x1023c6698;  alias, 2 drivers
v0x7ffdd6d32690_0 .net "t1", 0 0, v0x7ffdd6d31510_0;  alias, 1 drivers
v0x7ffdd6d32820_0 .net "t2", 0 0, v0x7ffdd6d31a60_0;  alias, 1 drivers
v0x7ffdd6d328b0_0 .net "x", 0 0, v0x7ffdd6d34290_0;  alias, 1 drivers
v0x7ffdd6d32940_0 .net "z", 0 0, L_0x7ffdd6d35530;  alias, 1 drivers
S_0x7ffdd6d30c50 .scope module, "d0" "d_ff" 2 57, 2 15 0, S_0x7ffdd6d309a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7ffdd6d30eb0_0 .net "clk", 0 0, v0x7ffdd6d33fb0_0;  alias, 1 drivers
v0x7ffdd6d30f60_0 .net "d", 0 0, L_0x7ffdd6d35ab0;  alias, 1 drivers
v0x7ffdd6d31000_0 .var "q", 0 0;
v0x7ffdd6d310b0_0 .net "reset", 0 0, v0x7ffdd6d34200_0;  alias, 1 drivers
E_0x7ffdd6d30e60 .event posedge, v0x7ffdd6d30eb0_0;
S_0x7ffdd6d311b0 .scope module, "d1" "d_ff" 2 65, 2 15 0, S_0x7ffdd6d309a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7ffdd6d313d0_0 .net "clk", 0 0, v0x7ffdd6d33fb0_0;  alias, 1 drivers
v0x7ffdd6d31480_0 .net "d", 0 0, L_0x7ffdd6d35ea0;  alias, 1 drivers
v0x7ffdd6d31510_0 .var "q", 0 0;
v0x7ffdd6d315c0_0 .net "reset", 0 0, v0x7ffdd6d34200_0;  alias, 1 drivers
S_0x7ffdd6d316c0 .scope module, "d2" "d_ff" 2 72, 2 15 0, S_0x7ffdd6d309a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7ffdd6d318f0_0 .net "clk", 0 0, v0x7ffdd6d33fb0_0;  alias, 1 drivers
v0x7ffdd6d319c0_0 .net "d", 0 0, L_0x7ffdd6d360d0;  alias, 1 drivers
v0x7ffdd6d31a60_0 .var "q", 0 0;
v0x7ffdd6d31af0_0 .net "reset", 0 0, v0x7ffdd6d34200_0;  alias, 1 drivers
S_0x7ffdd6d329f0 .scope module, "df0" "d_ff" 2 97, 2 15 0, S_0x7ffdd6d1dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7ffdd6d32c20_0 .net "clk", 0 0, v0x7ffdd6d33fb0_0;  alias, 1 drivers
v0x7ffdd6d32d30_0 .net "d", 0 0, L_0x7ffdd6d36230;  alias, 1 drivers
v0x7ffdd6d32dc0_0 .var "q", 0 0;
v0x7ffdd6d32e50_0 .net "reset", 0 0, v0x7ffdd6d34200_0;  alias, 1 drivers
    .scope S_0x7ffdd6d1abe0;
T_0 ;
    %wait E_0x7ffdd6d1fe50;
    %load/vec4 v0x7ffdd6d2f2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffdd6d2f200_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffdd6d2f350_0;
    %load/vec4 v0x7ffdd6d2f200_0;
    %xor;
    %assign/vec4 v0x7ffdd6d2f200_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffdd6d2f450;
T_1 ;
    %wait E_0x7ffdd6d1fe50;
    %load/vec4 v0x7ffdd6d2f7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffdd6d2f720_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ffdd6d2f880_0;
    %load/vec4 v0x7ffdd6d2f720_0;
    %xor;
    %assign/vec4 v0x7ffdd6d2f720_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffdd6d2f960;
T_2 ;
    %wait E_0x7ffdd6d1fe50;
    %load/vec4 v0x7ffdd6d2fd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffdd6d2fc60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffdd6d2fdd0_0;
    %load/vec4 v0x7ffdd6d2fc60_0;
    %xor;
    %assign/vec4 v0x7ffdd6d2fc60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffdd6d2fea0;
T_3 ;
    %wait E_0x7ffdd6d1fe50;
    %load/vec4 v0x7ffdd6d301f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffdd6d30150_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ffdd6d302a0_0;
    %load/vec4 v0x7ffdd6d30150_0;
    %xor;
    %assign/vec4 v0x7ffdd6d30150_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffdd6d30c50;
T_4 ;
    %wait E_0x7ffdd6d30e60;
    %load/vec4 v0x7ffdd6d310b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffdd6d31000_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7ffdd6d30f60_0;
    %assign/vec4 v0x7ffdd6d31000_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffdd6d311b0;
T_5 ;
    %wait E_0x7ffdd6d30e60;
    %load/vec4 v0x7ffdd6d315c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffdd6d31510_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7ffdd6d31480_0;
    %assign/vec4 v0x7ffdd6d31510_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ffdd6d316c0;
T_6 ;
    %wait E_0x7ffdd6d30e60;
    %load/vec4 v0x7ffdd6d31af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffdd6d31a60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7ffdd6d319c0_0;
    %assign/vec4 v0x7ffdd6d31a60_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ffdd6d329f0;
T_7 ;
    %wait E_0x7ffdd6d30e60;
    %load/vec4 v0x7ffdd6d32e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffdd6d32dc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ffdd6d32d30_0;
    %assign/vec4 v0x7ffdd6d32dc0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffdd6d18030;
T_8 ;
    %delay 500000, 0;
    %load/vec4 v0x7ffdd6d33fb0_0;
    %inv;
    %store/vec4 v0x7ffdd6d33fb0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ffdd6d18030;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffdd6d33fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffdd6d34200_0, 0, 1;
    %vpi_call 2 127 "$monitor", " ", $time, " q=%4b, g=%b", v0x7ffdd6d34130_0, v0x7ffdd6d34050_0 {0 0 0};
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffdd6d34200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffdd6d34290_0, 0, 1;
    %delay 19000000, 0;
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7ffdd6d18030;
T_10 ;
    %vpi_call 2 133 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 134 "$dumpvars" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "test2018.v";
