Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Sep 15 09:20:06 2023
| Host         : stefano-Victus-by-HP-Laptop-16-e0xxx running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_nexys7_timing_summary_routed.rpt -pb top_nexys7_timing_summary_routed.pb -rpx top_nexys7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_nexys7
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                          Violations  
---------  ----------------  -----------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell          197         
LUTAR-1    Warning           LUT drives async reset alert         2           
SYNTH-10   Warning           Wide multiplier                      3           
SYNTH-15   Warning           Byte wide write enable not inferred  16          
TIMING-16  Warning           Large setup violation                461         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (197)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (613)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (197)
--------------------------
 There are 197 register/latch pins with no clock driven by root clock pin: u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dtmcs/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (613)
--------------------------------------------------
 There are 613 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.870    -1224.395                   1283                19341        0.059        0.000                      0                19341        2.000        0.000                       0                  8304  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 5.000}      12.250          81.633          
  clk_50_unbuf  {0.000 14.700}     29.400          34.014          
  clk_fb_unbuf  {0.000 12.250}     24.500          40.816          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       2.000        0.000                       0                     1  
  clk_50_unbuf       -1.870    -1224.395                   1283                14399        0.059        0.000                      0                14399       13.450        0.000                       0                  8300  
  clk_fb_unbuf                                                                                                                                                   22.345        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_50_unbuf       clk_50_unbuf            14.309        0.000                      0                 4942        2.515        0.000                      0                 4942  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_50_unbuf                
(none)        clk_fb_unbuf                
(none)                      clk_50_unbuf  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         12.250
Sources:            { IO_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         12.250      11.001     PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        12.250      40.383     PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         7.250       4.250      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         7.250       4.250      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_unbuf
  To Clock:  clk_50_unbuf

Setup :         1283  Failing Endpoints,  Worst Slack       -1.870ns,  Total Violation    -1224.395ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.870ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        30.916ns  (logic 5.242ns (16.956%)  route 25.674ns (83.044%))
  Logic Levels:           34  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=22)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 27.379 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.554    -2.420    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X43Y21         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.964 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/Q
                         net (fo=21, routed)          1.205    -0.758    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][29]
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.124    -0.634 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10/O
                         net (fo=8, routed)           0.316    -0.318    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.124    -0.194 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41/O
                         net (fo=1, routed)           0.667     0.473    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.124     0.597 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25/O
                         net (fo=2, routed)           0.583     1.179    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.124     1.303 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3/O
                         net (fo=6, routed)           0.324     1.628    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.752 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23/O
                         net (fo=1, routed)           0.813     2.565    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7/O
                         net (fo=13, routed)          0.683     3.371    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.495 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[last_sec_op]_i_1/O
                         net (fo=11, routed)          0.733     4.229    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[last_sec_op]_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.353 f  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/jump_taken_q_i_17/O
                         net (fo=1, routed)           0.406     4.759    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/branch_taken_q_i_13_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.883 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_9/O
                         net (fo=5, routed)           0.459     5.342    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.466 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_5/O
                         net (fo=7, routed)           0.583     6.049    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[31]_i_4_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.173 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/q_o_i_3__1/O
                         net (fo=98, routed)          1.359     7.531    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/ctrl_fsm[pc_mux][0]
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.655 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/trans_addr_q[24]_i_5/O
                         net (fo=1, routed)           0.749     8.404    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[24]_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.528 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[24]_i_2/O
                         net (fo=15, routed)          0.799     9.327    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q_reg[27]_1[23]
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[24]_i_1/O
                         net (fo=305, routed)         2.712    12.163    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/prefetch_trans_addr[21]
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.287 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9666/O
                         net (fo=1, routed)           0.444    12.731    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.855 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9189/O
                         net (fo=1, routed)           0.704    13.559    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_4
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124    13.683 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164/O
                         net (fo=1, routed)           0.000    13.683    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772/CO[3]
                         net (fo=1, routed)           0.000    14.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.312 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_5269/CO[2]
                         net (fo=1, routed)           0.667    14.979    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443_0[0]
    SLICE_X38Y121        LUT5 (Prop_lut5_I4_O)        0.313    15.292 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_3804/O
                         net (fo=3, routed)           0.789    16.081    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436_1
    SLICE_X38Y125        LUT6 (Prop_lut6_I5_O)        0.124    16.205 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443/O
                         net (fo=2, routed)           0.929    17.134    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383_1
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.258 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436/O
                         net (fo=2, routed)           1.092    18.350    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    18.474 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383/O
                         net (fo=1, routed)           0.845    19.318    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    19.442 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655/O
                         net (fo=1, routed)           0.299    19.742    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77
    SLICE_X19Y135        LUT6 (Prop_lut6_I1_O)        0.124    19.866 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246/O
                         net (fo=1, routed)           2.096    21.962    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_3
    SLICE_X43Y85         LUT6 (Prop_lut6_I4_O)        0.124    22.086 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77/O
                         net (fo=1, routed)           0.297    22.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.507 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23/O
                         net (fo=1, routed)           0.151    22.659    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.783 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_10__0/O
                         net (fo=1, routed)           0.154    22.936    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.060 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=3, routed)           0.312    23.373    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I2_O)        0.124    23.497 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_i_37/O
                         net (fo=2, routed)           0.302    23.799    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/bus_trans_valid
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.124    23.923 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/core_instr_rvalid_i_4/O
                         net (fo=4, routed)           2.253    26.175    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q_reg[4]_2
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.299 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q[4]_i_1/O
                         net (fo=11, routed)          0.358    26.657    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/FSM_sequential_state_q_reg[0]_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124    26.781 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/data_q[1][31]_i_3_comp/O
                         net (fo=43, routed)          0.789    27.570    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_valid
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.124    27.694 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[1][31]_i_1/O
                         net (fo=32, routed)          0.802    28.496    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][31]_1[0]
    SLICE_X45Y11         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.448    27.379    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X45Y11         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][10]/C
                         clock pessimism             -0.425    26.953    
                         clock uncertainty           -0.123    26.831    
    SLICE_X45Y11         FDCE (Setup_fdce_C_CE)      -0.205    26.626    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][10]
  -------------------------------------------------------------------
                         required time                         26.626    
                         arrival time                         -28.496    
  -------------------------------------------------------------------
                         slack                                 -1.870    

Slack (VIOLATED) :        -1.870ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        30.916ns  (logic 5.242ns (16.956%)  route 25.674ns (83.044%))
  Logic Levels:           34  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=22)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 27.379 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.554    -2.420    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X43Y21         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.964 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/Q
                         net (fo=21, routed)          1.205    -0.758    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][29]
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.124    -0.634 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10/O
                         net (fo=8, routed)           0.316    -0.318    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.124    -0.194 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41/O
                         net (fo=1, routed)           0.667     0.473    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.124     0.597 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25/O
                         net (fo=2, routed)           0.583     1.179    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.124     1.303 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3/O
                         net (fo=6, routed)           0.324     1.628    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.752 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23/O
                         net (fo=1, routed)           0.813     2.565    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7/O
                         net (fo=13, routed)          0.683     3.371    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.495 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[last_sec_op]_i_1/O
                         net (fo=11, routed)          0.733     4.229    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[last_sec_op]_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.353 f  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/jump_taken_q_i_17/O
                         net (fo=1, routed)           0.406     4.759    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/branch_taken_q_i_13_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.883 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_9/O
                         net (fo=5, routed)           0.459     5.342    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.466 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_5/O
                         net (fo=7, routed)           0.583     6.049    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[31]_i_4_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.173 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/q_o_i_3__1/O
                         net (fo=98, routed)          1.359     7.531    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/ctrl_fsm[pc_mux][0]
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.655 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/trans_addr_q[24]_i_5/O
                         net (fo=1, routed)           0.749     8.404    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[24]_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.528 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[24]_i_2/O
                         net (fo=15, routed)          0.799     9.327    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q_reg[27]_1[23]
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[24]_i_1/O
                         net (fo=305, routed)         2.712    12.163    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/prefetch_trans_addr[21]
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.287 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9666/O
                         net (fo=1, routed)           0.444    12.731    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.855 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9189/O
                         net (fo=1, routed)           0.704    13.559    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_4
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124    13.683 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164/O
                         net (fo=1, routed)           0.000    13.683    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772/CO[3]
                         net (fo=1, routed)           0.000    14.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.312 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_5269/CO[2]
                         net (fo=1, routed)           0.667    14.979    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443_0[0]
    SLICE_X38Y121        LUT5 (Prop_lut5_I4_O)        0.313    15.292 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_3804/O
                         net (fo=3, routed)           0.789    16.081    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436_1
    SLICE_X38Y125        LUT6 (Prop_lut6_I5_O)        0.124    16.205 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443/O
                         net (fo=2, routed)           0.929    17.134    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383_1
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.258 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436/O
                         net (fo=2, routed)           1.092    18.350    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    18.474 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383/O
                         net (fo=1, routed)           0.845    19.318    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    19.442 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655/O
                         net (fo=1, routed)           0.299    19.742    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77
    SLICE_X19Y135        LUT6 (Prop_lut6_I1_O)        0.124    19.866 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246/O
                         net (fo=1, routed)           2.096    21.962    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_3
    SLICE_X43Y85         LUT6 (Prop_lut6_I4_O)        0.124    22.086 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77/O
                         net (fo=1, routed)           0.297    22.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.507 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23/O
                         net (fo=1, routed)           0.151    22.659    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.783 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_10__0/O
                         net (fo=1, routed)           0.154    22.936    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.060 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=3, routed)           0.312    23.373    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I2_O)        0.124    23.497 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_i_37/O
                         net (fo=2, routed)           0.302    23.799    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/bus_trans_valid
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.124    23.923 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/core_instr_rvalid_i_4/O
                         net (fo=4, routed)           2.253    26.175    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q_reg[4]_2
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.299 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q[4]_i_1/O
                         net (fo=11, routed)          0.358    26.657    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/FSM_sequential_state_q_reg[0]_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124    26.781 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/data_q[1][31]_i_3_comp/O
                         net (fo=43, routed)          0.789    27.570    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_valid
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.124    27.694 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[1][31]_i_1/O
                         net (fo=32, routed)          0.802    28.496    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][31]_1[0]
    SLICE_X45Y11         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.448    27.379    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X45Y11         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][21]/C
                         clock pessimism             -0.425    26.953    
                         clock uncertainty           -0.123    26.831    
    SLICE_X45Y11         FDCE (Setup_fdce_C_CE)      -0.205    26.626    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][21]
  -------------------------------------------------------------------
                         required time                         26.626    
                         arrival time                         -28.496    
  -------------------------------------------------------------------
                         slack                                 -1.870    

Slack (VIOLATED) :        -1.870ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        30.916ns  (logic 5.242ns (16.956%)  route 25.674ns (83.044%))
  Logic Levels:           34  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=22)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 27.379 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.554    -2.420    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X43Y21         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.964 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/Q
                         net (fo=21, routed)          1.205    -0.758    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][29]
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.124    -0.634 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10/O
                         net (fo=8, routed)           0.316    -0.318    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.124    -0.194 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41/O
                         net (fo=1, routed)           0.667     0.473    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.124     0.597 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25/O
                         net (fo=2, routed)           0.583     1.179    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.124     1.303 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3/O
                         net (fo=6, routed)           0.324     1.628    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.752 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23/O
                         net (fo=1, routed)           0.813     2.565    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7/O
                         net (fo=13, routed)          0.683     3.371    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.495 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[last_sec_op]_i_1/O
                         net (fo=11, routed)          0.733     4.229    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[last_sec_op]_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.353 f  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/jump_taken_q_i_17/O
                         net (fo=1, routed)           0.406     4.759    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/branch_taken_q_i_13_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.883 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_9/O
                         net (fo=5, routed)           0.459     5.342    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.466 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_5/O
                         net (fo=7, routed)           0.583     6.049    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[31]_i_4_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.173 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/q_o_i_3__1/O
                         net (fo=98, routed)          1.359     7.531    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/ctrl_fsm[pc_mux][0]
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.655 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/trans_addr_q[24]_i_5/O
                         net (fo=1, routed)           0.749     8.404    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[24]_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.528 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[24]_i_2/O
                         net (fo=15, routed)          0.799     9.327    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q_reg[27]_1[23]
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[24]_i_1/O
                         net (fo=305, routed)         2.712    12.163    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/prefetch_trans_addr[21]
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.287 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9666/O
                         net (fo=1, routed)           0.444    12.731    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.855 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9189/O
                         net (fo=1, routed)           0.704    13.559    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_4
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124    13.683 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164/O
                         net (fo=1, routed)           0.000    13.683    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772/CO[3]
                         net (fo=1, routed)           0.000    14.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.312 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_5269/CO[2]
                         net (fo=1, routed)           0.667    14.979    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443_0[0]
    SLICE_X38Y121        LUT5 (Prop_lut5_I4_O)        0.313    15.292 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_3804/O
                         net (fo=3, routed)           0.789    16.081    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436_1
    SLICE_X38Y125        LUT6 (Prop_lut6_I5_O)        0.124    16.205 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443/O
                         net (fo=2, routed)           0.929    17.134    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383_1
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.258 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436/O
                         net (fo=2, routed)           1.092    18.350    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    18.474 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383/O
                         net (fo=1, routed)           0.845    19.318    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    19.442 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655/O
                         net (fo=1, routed)           0.299    19.742    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77
    SLICE_X19Y135        LUT6 (Prop_lut6_I1_O)        0.124    19.866 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246/O
                         net (fo=1, routed)           2.096    21.962    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_3
    SLICE_X43Y85         LUT6 (Prop_lut6_I4_O)        0.124    22.086 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77/O
                         net (fo=1, routed)           0.297    22.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.507 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23/O
                         net (fo=1, routed)           0.151    22.659    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.783 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_10__0/O
                         net (fo=1, routed)           0.154    22.936    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.060 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=3, routed)           0.312    23.373    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I2_O)        0.124    23.497 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_i_37/O
                         net (fo=2, routed)           0.302    23.799    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/bus_trans_valid
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.124    23.923 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/core_instr_rvalid_i_4/O
                         net (fo=4, routed)           2.253    26.175    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q_reg[4]_2
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.299 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q[4]_i_1/O
                         net (fo=11, routed)          0.358    26.657    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/FSM_sequential_state_q_reg[0]_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124    26.781 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/data_q[1][31]_i_3_comp/O
                         net (fo=43, routed)          0.789    27.570    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_valid
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.124    27.694 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[1][31]_i_1/O
                         net (fo=32, routed)          0.802    28.496    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][31]_1[0]
    SLICE_X45Y11         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.448    27.379    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X45Y11         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][25]/C
                         clock pessimism             -0.425    26.953    
                         clock uncertainty           -0.123    26.831    
    SLICE_X45Y11         FDCE (Setup_fdce_C_CE)      -0.205    26.626    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][25]
  -------------------------------------------------------------------
                         required time                         26.626    
                         arrival time                         -28.496    
  -------------------------------------------------------------------
                         slack                                 -1.870    

Slack (VIOLATED) :        -1.870ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        30.916ns  (logic 5.242ns (16.956%)  route 25.674ns (83.044%))
  Logic Levels:           34  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=22)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 27.379 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.554    -2.420    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X43Y21         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.964 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/Q
                         net (fo=21, routed)          1.205    -0.758    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][29]
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.124    -0.634 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10/O
                         net (fo=8, routed)           0.316    -0.318    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.124    -0.194 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41/O
                         net (fo=1, routed)           0.667     0.473    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.124     0.597 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25/O
                         net (fo=2, routed)           0.583     1.179    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.124     1.303 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3/O
                         net (fo=6, routed)           0.324     1.628    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.752 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23/O
                         net (fo=1, routed)           0.813     2.565    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7/O
                         net (fo=13, routed)          0.683     3.371    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.495 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[last_sec_op]_i_1/O
                         net (fo=11, routed)          0.733     4.229    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[last_sec_op]_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.353 f  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/jump_taken_q_i_17/O
                         net (fo=1, routed)           0.406     4.759    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/branch_taken_q_i_13_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.883 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_9/O
                         net (fo=5, routed)           0.459     5.342    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.466 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_5/O
                         net (fo=7, routed)           0.583     6.049    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[31]_i_4_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.173 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/q_o_i_3__1/O
                         net (fo=98, routed)          1.359     7.531    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/ctrl_fsm[pc_mux][0]
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.655 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/trans_addr_q[24]_i_5/O
                         net (fo=1, routed)           0.749     8.404    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[24]_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.528 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[24]_i_2/O
                         net (fo=15, routed)          0.799     9.327    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q_reg[27]_1[23]
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[24]_i_1/O
                         net (fo=305, routed)         2.712    12.163    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/prefetch_trans_addr[21]
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.287 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9666/O
                         net (fo=1, routed)           0.444    12.731    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.855 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9189/O
                         net (fo=1, routed)           0.704    13.559    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_4
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124    13.683 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164/O
                         net (fo=1, routed)           0.000    13.683    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772/CO[3]
                         net (fo=1, routed)           0.000    14.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.312 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_5269/CO[2]
                         net (fo=1, routed)           0.667    14.979    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443_0[0]
    SLICE_X38Y121        LUT5 (Prop_lut5_I4_O)        0.313    15.292 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_3804/O
                         net (fo=3, routed)           0.789    16.081    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436_1
    SLICE_X38Y125        LUT6 (Prop_lut6_I5_O)        0.124    16.205 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443/O
                         net (fo=2, routed)           0.929    17.134    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383_1
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.258 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436/O
                         net (fo=2, routed)           1.092    18.350    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    18.474 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383/O
                         net (fo=1, routed)           0.845    19.318    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    19.442 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655/O
                         net (fo=1, routed)           0.299    19.742    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77
    SLICE_X19Y135        LUT6 (Prop_lut6_I1_O)        0.124    19.866 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246/O
                         net (fo=1, routed)           2.096    21.962    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_3
    SLICE_X43Y85         LUT6 (Prop_lut6_I4_O)        0.124    22.086 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77/O
                         net (fo=1, routed)           0.297    22.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.507 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23/O
                         net (fo=1, routed)           0.151    22.659    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.783 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_10__0/O
                         net (fo=1, routed)           0.154    22.936    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.060 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=3, routed)           0.312    23.373    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I2_O)        0.124    23.497 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_i_37/O
                         net (fo=2, routed)           0.302    23.799    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/bus_trans_valid
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.124    23.923 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/core_instr_rvalid_i_4/O
                         net (fo=4, routed)           2.253    26.175    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q_reg[4]_2
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.299 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q[4]_i_1/O
                         net (fo=11, routed)          0.358    26.657    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/FSM_sequential_state_q_reg[0]_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124    26.781 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/data_q[1][31]_i_3_comp/O
                         net (fo=43, routed)          0.789    27.570    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_valid
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.124    27.694 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[1][31]_i_1/O
                         net (fo=32, routed)          0.802    28.496    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][31]_1[0]
    SLICE_X45Y11         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.448    27.379    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X45Y11         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][31]/C
                         clock pessimism             -0.425    26.953    
                         clock uncertainty           -0.123    26.831    
    SLICE_X45Y11         FDCE (Setup_fdce_C_CE)      -0.205    26.626    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][31]
  -------------------------------------------------------------------
                         required time                         26.626    
                         arrival time                         -28.496    
  -------------------------------------------------------------------
                         slack                                 -1.870    

Slack (VIOLATED) :        -1.861ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        30.908ns  (logic 5.242ns (16.960%)  route 25.666ns (83.040%))
  Logic Levels:           34  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=22)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 27.380 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.554    -2.420    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X43Y21         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.964 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/Q
                         net (fo=21, routed)          1.205    -0.758    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][29]
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.124    -0.634 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10/O
                         net (fo=8, routed)           0.316    -0.318    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.124    -0.194 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41/O
                         net (fo=1, routed)           0.667     0.473    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.124     0.597 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25/O
                         net (fo=2, routed)           0.583     1.179    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.124     1.303 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3/O
                         net (fo=6, routed)           0.324     1.628    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.752 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23/O
                         net (fo=1, routed)           0.813     2.565    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7/O
                         net (fo=13, routed)          0.683     3.371    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.495 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[last_sec_op]_i_1/O
                         net (fo=11, routed)          0.733     4.229    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[last_sec_op]_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.353 f  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/jump_taken_q_i_17/O
                         net (fo=1, routed)           0.406     4.759    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/branch_taken_q_i_13_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.883 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_9/O
                         net (fo=5, routed)           0.459     5.342    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.466 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_5/O
                         net (fo=7, routed)           0.583     6.049    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[31]_i_4_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.173 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/q_o_i_3__1/O
                         net (fo=98, routed)          1.359     7.531    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/ctrl_fsm[pc_mux][0]
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.655 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/trans_addr_q[24]_i_5/O
                         net (fo=1, routed)           0.749     8.404    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[24]_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.528 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[24]_i_2/O
                         net (fo=15, routed)          0.799     9.327    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q_reg[27]_1[23]
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[24]_i_1/O
                         net (fo=305, routed)         2.712    12.163    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/prefetch_trans_addr[21]
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.287 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9666/O
                         net (fo=1, routed)           0.444    12.731    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.855 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9189/O
                         net (fo=1, routed)           0.704    13.559    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_4
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124    13.683 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164/O
                         net (fo=1, routed)           0.000    13.683    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772/CO[3]
                         net (fo=1, routed)           0.000    14.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.312 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_5269/CO[2]
                         net (fo=1, routed)           0.667    14.979    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443_0[0]
    SLICE_X38Y121        LUT5 (Prop_lut5_I4_O)        0.313    15.292 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_3804/O
                         net (fo=3, routed)           0.789    16.081    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436_1
    SLICE_X38Y125        LUT6 (Prop_lut6_I5_O)        0.124    16.205 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443/O
                         net (fo=2, routed)           0.929    17.134    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383_1
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.258 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436/O
                         net (fo=2, routed)           1.092    18.350    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    18.474 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383/O
                         net (fo=1, routed)           0.845    19.318    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    19.442 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655/O
                         net (fo=1, routed)           0.299    19.742    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77
    SLICE_X19Y135        LUT6 (Prop_lut6_I1_O)        0.124    19.866 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246/O
                         net (fo=1, routed)           2.096    21.962    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_3
    SLICE_X43Y85         LUT6 (Prop_lut6_I4_O)        0.124    22.086 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77/O
                         net (fo=1, routed)           0.297    22.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.507 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23/O
                         net (fo=1, routed)           0.151    22.659    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.783 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_10__0/O
                         net (fo=1, routed)           0.154    22.936    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.060 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=3, routed)           0.312    23.373    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I2_O)        0.124    23.497 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_i_37/O
                         net (fo=2, routed)           0.302    23.799    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/bus_trans_valid
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.124    23.923 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/core_instr_rvalid_i_4/O
                         net (fo=4, routed)           2.253    26.175    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q_reg[4]_2
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.299 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q[4]_i_1/O
                         net (fo=11, routed)          0.358    26.657    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/FSM_sequential_state_q_reg[0]_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124    26.781 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/data_q[1][31]_i_3_comp/O
                         net (fo=43, routed)          0.789    27.570    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_valid
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.124    27.694 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[1][31]_i_1/O
                         net (fo=32, routed)          0.795    28.488    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][31]_1[0]
    SLICE_X45Y9          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.449    27.380    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X45Y9          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][12]/C
                         clock pessimism             -0.425    26.954    
                         clock uncertainty           -0.123    26.832    
    SLICE_X45Y9          FDCE (Setup_fdce_C_CE)      -0.205    26.627    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][12]
  -------------------------------------------------------------------
                         required time                         26.627    
                         arrival time                         -28.488    
  -------------------------------------------------------------------
                         slack                                 -1.861    

Slack (VIOLATED) :        -1.861ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        30.908ns  (logic 5.242ns (16.960%)  route 25.666ns (83.040%))
  Logic Levels:           34  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=22)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 27.380 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.554    -2.420    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X43Y21         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.964 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/Q
                         net (fo=21, routed)          1.205    -0.758    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][29]
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.124    -0.634 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10/O
                         net (fo=8, routed)           0.316    -0.318    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.124    -0.194 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41/O
                         net (fo=1, routed)           0.667     0.473    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.124     0.597 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25/O
                         net (fo=2, routed)           0.583     1.179    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.124     1.303 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3/O
                         net (fo=6, routed)           0.324     1.628    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.752 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23/O
                         net (fo=1, routed)           0.813     2.565    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7/O
                         net (fo=13, routed)          0.683     3.371    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.495 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[last_sec_op]_i_1/O
                         net (fo=11, routed)          0.733     4.229    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[last_sec_op]_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.353 f  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/jump_taken_q_i_17/O
                         net (fo=1, routed)           0.406     4.759    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/branch_taken_q_i_13_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.883 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_9/O
                         net (fo=5, routed)           0.459     5.342    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.466 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_5/O
                         net (fo=7, routed)           0.583     6.049    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[31]_i_4_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.173 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/q_o_i_3__1/O
                         net (fo=98, routed)          1.359     7.531    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/ctrl_fsm[pc_mux][0]
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.655 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/trans_addr_q[24]_i_5/O
                         net (fo=1, routed)           0.749     8.404    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[24]_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.528 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[24]_i_2/O
                         net (fo=15, routed)          0.799     9.327    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q_reg[27]_1[23]
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[24]_i_1/O
                         net (fo=305, routed)         2.712    12.163    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/prefetch_trans_addr[21]
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.287 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9666/O
                         net (fo=1, routed)           0.444    12.731    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.855 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9189/O
                         net (fo=1, routed)           0.704    13.559    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_4
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124    13.683 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164/O
                         net (fo=1, routed)           0.000    13.683    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772/CO[3]
                         net (fo=1, routed)           0.000    14.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.312 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_5269/CO[2]
                         net (fo=1, routed)           0.667    14.979    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443_0[0]
    SLICE_X38Y121        LUT5 (Prop_lut5_I4_O)        0.313    15.292 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_3804/O
                         net (fo=3, routed)           0.789    16.081    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436_1
    SLICE_X38Y125        LUT6 (Prop_lut6_I5_O)        0.124    16.205 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443/O
                         net (fo=2, routed)           0.929    17.134    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383_1
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.258 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436/O
                         net (fo=2, routed)           1.092    18.350    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    18.474 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383/O
                         net (fo=1, routed)           0.845    19.318    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    19.442 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655/O
                         net (fo=1, routed)           0.299    19.742    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77
    SLICE_X19Y135        LUT6 (Prop_lut6_I1_O)        0.124    19.866 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246/O
                         net (fo=1, routed)           2.096    21.962    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_3
    SLICE_X43Y85         LUT6 (Prop_lut6_I4_O)        0.124    22.086 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77/O
                         net (fo=1, routed)           0.297    22.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.507 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23/O
                         net (fo=1, routed)           0.151    22.659    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.783 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_10__0/O
                         net (fo=1, routed)           0.154    22.936    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.060 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=3, routed)           0.312    23.373    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I2_O)        0.124    23.497 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_i_37/O
                         net (fo=2, routed)           0.302    23.799    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/bus_trans_valid
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.124    23.923 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/core_instr_rvalid_i_4/O
                         net (fo=4, routed)           2.253    26.175    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q_reg[4]_2
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.299 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q[4]_i_1/O
                         net (fo=11, routed)          0.358    26.657    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/FSM_sequential_state_q_reg[0]_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124    26.781 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/data_q[1][31]_i_3_comp/O
                         net (fo=43, routed)          0.789    27.570    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_valid
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.124    27.694 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[1][31]_i_1/O
                         net (fo=32, routed)          0.795    28.488    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][31]_1[0]
    SLICE_X45Y9          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.449    27.380    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X45Y9          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][13]/C
                         clock pessimism             -0.425    26.954    
                         clock uncertainty           -0.123    26.832    
    SLICE_X45Y9          FDCE (Setup_fdce_C_CE)      -0.205    26.627    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][13]
  -------------------------------------------------------------------
                         required time                         26.627    
                         arrival time                         -28.488    
  -------------------------------------------------------------------
                         slack                                 -1.861    

Slack (VIOLATED) :        -1.861ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        30.908ns  (logic 5.242ns (16.960%)  route 25.666ns (83.040%))
  Logic Levels:           34  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=22)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 27.380 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.554    -2.420    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X43Y21         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.964 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/Q
                         net (fo=21, routed)          1.205    -0.758    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][29]
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.124    -0.634 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10/O
                         net (fo=8, routed)           0.316    -0.318    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.124    -0.194 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41/O
                         net (fo=1, routed)           0.667     0.473    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.124     0.597 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25/O
                         net (fo=2, routed)           0.583     1.179    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.124     1.303 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3/O
                         net (fo=6, routed)           0.324     1.628    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.752 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23/O
                         net (fo=1, routed)           0.813     2.565    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7/O
                         net (fo=13, routed)          0.683     3.371    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.495 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[last_sec_op]_i_1/O
                         net (fo=11, routed)          0.733     4.229    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[last_sec_op]_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.353 f  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/jump_taken_q_i_17/O
                         net (fo=1, routed)           0.406     4.759    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/branch_taken_q_i_13_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.883 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_9/O
                         net (fo=5, routed)           0.459     5.342    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.466 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_5/O
                         net (fo=7, routed)           0.583     6.049    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[31]_i_4_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.173 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/q_o_i_3__1/O
                         net (fo=98, routed)          1.359     7.531    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/ctrl_fsm[pc_mux][0]
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.655 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/trans_addr_q[24]_i_5/O
                         net (fo=1, routed)           0.749     8.404    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[24]_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.528 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[24]_i_2/O
                         net (fo=15, routed)          0.799     9.327    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q_reg[27]_1[23]
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[24]_i_1/O
                         net (fo=305, routed)         2.712    12.163    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/prefetch_trans_addr[21]
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.287 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9666/O
                         net (fo=1, routed)           0.444    12.731    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.855 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9189/O
                         net (fo=1, routed)           0.704    13.559    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_4
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124    13.683 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164/O
                         net (fo=1, routed)           0.000    13.683    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772/CO[3]
                         net (fo=1, routed)           0.000    14.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.312 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_5269/CO[2]
                         net (fo=1, routed)           0.667    14.979    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443_0[0]
    SLICE_X38Y121        LUT5 (Prop_lut5_I4_O)        0.313    15.292 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_3804/O
                         net (fo=3, routed)           0.789    16.081    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436_1
    SLICE_X38Y125        LUT6 (Prop_lut6_I5_O)        0.124    16.205 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443/O
                         net (fo=2, routed)           0.929    17.134    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383_1
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.258 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436/O
                         net (fo=2, routed)           1.092    18.350    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    18.474 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383/O
                         net (fo=1, routed)           0.845    19.318    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    19.442 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655/O
                         net (fo=1, routed)           0.299    19.742    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77
    SLICE_X19Y135        LUT6 (Prop_lut6_I1_O)        0.124    19.866 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246/O
                         net (fo=1, routed)           2.096    21.962    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_3
    SLICE_X43Y85         LUT6 (Prop_lut6_I4_O)        0.124    22.086 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77/O
                         net (fo=1, routed)           0.297    22.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.507 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23/O
                         net (fo=1, routed)           0.151    22.659    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.783 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_10__0/O
                         net (fo=1, routed)           0.154    22.936    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.060 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=3, routed)           0.312    23.373    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I2_O)        0.124    23.497 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_i_37/O
                         net (fo=2, routed)           0.302    23.799    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/bus_trans_valid
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.124    23.923 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/core_instr_rvalid_i_4/O
                         net (fo=4, routed)           2.253    26.175    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q_reg[4]_2
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.299 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q[4]_i_1/O
                         net (fo=11, routed)          0.358    26.657    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/FSM_sequential_state_q_reg[0]_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124    26.781 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/data_q[1][31]_i_3_comp/O
                         net (fo=43, routed)          0.789    27.570    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_valid
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.124    27.694 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q[1][31]_i_1/O
                         net (fo=32, routed)          0.795    28.488    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][31]_1[0]
    SLICE_X45Y9          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.449    27.380    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X45Y9          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][27]/C
                         clock pessimism             -0.425    26.954    
                         clock uncertainty           -0.123    26.832    
    SLICE_X45Y9          FDCE (Setup_fdce_C_CE)      -0.205    26.627    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/data_q_reg[1][27]
  -------------------------------------------------------------------
                         required time                         26.627    
                         arrival time                         -28.488    
  -------------------------------------------------------------------
                         slack                                 -1.861    

Slack (VIOLATED) :        -1.857ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/rdata_q_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        30.942ns  (logic 5.242ns (16.941%)  route 25.700ns (83.058%))
  Logic Levels:           34  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=22)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 27.382 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.554    -2.420    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X43Y21         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.964 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/Q
                         net (fo=21, routed)          1.205    -0.758    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][29]
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.124    -0.634 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10/O
                         net (fo=8, routed)           0.316    -0.318    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.124    -0.194 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41/O
                         net (fo=1, routed)           0.667     0.473    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.124     0.597 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25/O
                         net (fo=2, routed)           0.583     1.179    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.124     1.303 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3/O
                         net (fo=6, routed)           0.324     1.628    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.752 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23/O
                         net (fo=1, routed)           0.813     2.565    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7/O
                         net (fo=13, routed)          0.683     3.371    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.495 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[last_sec_op]_i_1/O
                         net (fo=11, routed)          0.733     4.229    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[last_sec_op]_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.353 f  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/jump_taken_q_i_17/O
                         net (fo=1, routed)           0.406     4.759    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/branch_taken_q_i_13_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.883 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_9/O
                         net (fo=5, routed)           0.459     5.342    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.466 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_5/O
                         net (fo=7, routed)           0.583     6.049    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[31]_i_4_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.173 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/q_o_i_3__1/O
                         net (fo=98, routed)          1.359     7.531    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/ctrl_fsm[pc_mux][0]
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.655 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/trans_addr_q[24]_i_5/O
                         net (fo=1, routed)           0.749     8.404    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[24]_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.528 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[24]_i_2/O
                         net (fo=15, routed)          0.799     9.327    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q_reg[27]_1[23]
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[24]_i_1/O
                         net (fo=305, routed)         2.712    12.163    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/prefetch_trans_addr[21]
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.287 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9666/O
                         net (fo=1, routed)           0.444    12.731    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.855 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9189/O
                         net (fo=1, routed)           0.704    13.559    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_4
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124    13.683 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164/O
                         net (fo=1, routed)           0.000    13.683    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772/CO[3]
                         net (fo=1, routed)           0.000    14.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.312 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_5269/CO[2]
                         net (fo=1, routed)           0.667    14.979    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443_0[0]
    SLICE_X38Y121        LUT5 (Prop_lut5_I4_O)        0.313    15.292 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_3804/O
                         net (fo=3, routed)           0.789    16.081    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436_1
    SLICE_X38Y125        LUT6 (Prop_lut6_I5_O)        0.124    16.205 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443/O
                         net (fo=2, routed)           0.929    17.134    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383_1
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.258 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436/O
                         net (fo=2, routed)           1.092    18.350    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    18.474 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383/O
                         net (fo=1, routed)           0.845    19.318    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    19.442 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655/O
                         net (fo=1, routed)           0.299    19.742    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77
    SLICE_X19Y135        LUT6 (Prop_lut6_I1_O)        0.124    19.866 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246/O
                         net (fo=1, routed)           2.096    21.962    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_3
    SLICE_X43Y85         LUT6 (Prop_lut6_I4_O)        0.124    22.086 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77/O
                         net (fo=1, routed)           0.297    22.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.507 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23/O
                         net (fo=1, routed)           0.151    22.659    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.783 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_10__0/O
                         net (fo=1, routed)           0.154    22.936    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.060 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=3, routed)           0.312    23.373    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I2_O)        0.124    23.497 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_i_37/O
                         net (fo=2, routed)           0.302    23.799    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/bus_trans_valid
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.124    23.923 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/core_instr_rvalid_i_4/O
                         net (fo=4, routed)           2.253    26.175    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q_reg[4]_2
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.299 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q[4]_i_1/O
                         net (fo=11, routed)          0.465    26.764    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/FSM_sequential_state_q_reg[0]_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.888 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/rdata_q[63]_i_5/O
                         net (fo=1, routed)           0.858    27.746    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/rdata_q[63]_i_5_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    27.870 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/rdata_q[63]_i_1/O
                         net (fo=64, routed)          0.652    28.522    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/E[0]
    SLICE_X52Y12         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/rdata_q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.451    27.382    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/clk_sys
    SLICE_X52Y12         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/rdata_q_reg[22]/C
                         clock pessimism             -0.425    26.956    
                         clock uncertainty           -0.123    26.834    
    SLICE_X52Y12         FDCE (Setup_fdce_C_CE)      -0.169    26.665    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/rdata_q_reg[22]
  -------------------------------------------------------------------
                         required time                         26.665    
                         arrival time                         -28.522    
  -------------------------------------------------------------------
                         slack                                 -1.857    

Slack (VIOLATED) :        -1.857ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/rdata_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        30.942ns  (logic 5.242ns (16.941%)  route 25.700ns (83.058%))
  Logic Levels:           34  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=22)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 27.382 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.554    -2.420    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X43Y21         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.964 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/Q
                         net (fo=21, routed)          1.205    -0.758    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][29]
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.124    -0.634 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10/O
                         net (fo=8, routed)           0.316    -0.318    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.124    -0.194 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41/O
                         net (fo=1, routed)           0.667     0.473    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.124     0.597 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25/O
                         net (fo=2, routed)           0.583     1.179    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.124     1.303 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3/O
                         net (fo=6, routed)           0.324     1.628    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.752 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23/O
                         net (fo=1, routed)           0.813     2.565    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7/O
                         net (fo=13, routed)          0.683     3.371    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.495 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[last_sec_op]_i_1/O
                         net (fo=11, routed)          0.733     4.229    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[last_sec_op]_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.353 f  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/jump_taken_q_i_17/O
                         net (fo=1, routed)           0.406     4.759    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/branch_taken_q_i_13_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.883 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_9/O
                         net (fo=5, routed)           0.459     5.342    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.466 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_5/O
                         net (fo=7, routed)           0.583     6.049    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[31]_i_4_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.173 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/q_o_i_3__1/O
                         net (fo=98, routed)          1.359     7.531    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/ctrl_fsm[pc_mux][0]
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.655 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/trans_addr_q[24]_i_5/O
                         net (fo=1, routed)           0.749     8.404    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[24]_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.528 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[24]_i_2/O
                         net (fo=15, routed)          0.799     9.327    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q_reg[27]_1[23]
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[24]_i_1/O
                         net (fo=305, routed)         2.712    12.163    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/prefetch_trans_addr[21]
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.287 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9666/O
                         net (fo=1, routed)           0.444    12.731    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.855 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9189/O
                         net (fo=1, routed)           0.704    13.559    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_4
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124    13.683 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164/O
                         net (fo=1, routed)           0.000    13.683    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772/CO[3]
                         net (fo=1, routed)           0.000    14.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.312 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_5269/CO[2]
                         net (fo=1, routed)           0.667    14.979    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443_0[0]
    SLICE_X38Y121        LUT5 (Prop_lut5_I4_O)        0.313    15.292 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_3804/O
                         net (fo=3, routed)           0.789    16.081    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436_1
    SLICE_X38Y125        LUT6 (Prop_lut6_I5_O)        0.124    16.205 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443/O
                         net (fo=2, routed)           0.929    17.134    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383_1
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.258 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436/O
                         net (fo=2, routed)           1.092    18.350    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    18.474 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383/O
                         net (fo=1, routed)           0.845    19.318    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    19.442 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655/O
                         net (fo=1, routed)           0.299    19.742    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77
    SLICE_X19Y135        LUT6 (Prop_lut6_I1_O)        0.124    19.866 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246/O
                         net (fo=1, routed)           2.096    21.962    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_3
    SLICE_X43Y85         LUT6 (Prop_lut6_I4_O)        0.124    22.086 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77/O
                         net (fo=1, routed)           0.297    22.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.507 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23/O
                         net (fo=1, routed)           0.151    22.659    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.783 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_10__0/O
                         net (fo=1, routed)           0.154    22.936    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.060 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=3, routed)           0.312    23.373    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I2_O)        0.124    23.497 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_i_37/O
                         net (fo=2, routed)           0.302    23.799    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/bus_trans_valid
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.124    23.923 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/core_instr_rvalid_i_4/O
                         net (fo=4, routed)           2.253    26.175    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q_reg[4]_2
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.299 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q[4]_i_1/O
                         net (fo=11, routed)          0.465    26.764    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/FSM_sequential_state_q_reg[0]_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.888 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/rdata_q[63]_i_5/O
                         net (fo=1, routed)           0.858    27.746    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/rdata_q[63]_i_5_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    27.870 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/rdata_q[63]_i_1/O
                         net (fo=64, routed)          0.652    28.522    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/E[0]
    SLICE_X52Y12         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/rdata_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.451    27.382    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/clk_sys
    SLICE_X52Y12         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/rdata_q_reg[28]/C
                         clock pessimism             -0.425    26.956    
                         clock uncertainty           -0.123    26.834    
    SLICE_X52Y12         FDCE (Setup_fdce_C_CE)      -0.169    26.665    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/rdata_q_reg[28]
  -------------------------------------------------------------------
                         required time                         26.665    
                         arrival time                         -28.522    
  -------------------------------------------------------------------
                         slack                                 -1.857    

Slack (VIOLATED) :        -1.857ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/rdata_q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        30.942ns  (logic 5.242ns (16.941%)  route 25.700ns (83.058%))
  Logic Levels:           34  (CARRY4=2 LUT3=2 LUT4=1 LUT5=7 LUT6=22)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 27.382 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.554    -2.420    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X43Y21         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.964 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/Q
                         net (fo=21, routed)          1.205    -0.758    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][29]
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.124    -0.634 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10/O
                         net (fo=8, routed)           0.316    -0.318    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.124    -0.194 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41/O
                         net (fo=1, routed)           0.667     0.473    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_41_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.124     0.597 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25/O
                         net (fo=2, routed)           0.583     1.179    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.124     1.303 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3/O
                         net (fo=6, routed)           0.324     1.628    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_3_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.752 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23/O
                         net (fo=1, routed)           0.813     2.565    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_23_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7/O
                         net (fo=13, routed)          0.683     3.371    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_7_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.495 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[last_sec_op]_i_1/O
                         net (fo=11, routed)          0.733     4.229    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[last_sec_op]_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.353 f  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/jump_taken_q_i_17/O
                         net (fo=1, routed)           0.406     4.759    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/branch_taken_q_i_13_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.883 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_9/O
                         net (fo=5, routed)           0.459     5.342    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.466 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_5/O
                         net (fo=7, routed)           0.583     6.049    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[31]_i_4_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.173 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/q_o_i_3__1/O
                         net (fo=98, routed)          1.359     7.531    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/ctrl_fsm[pc_mux][0]
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.655 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/cv32e41s_pc_target_i/trans_addr_q[24]_i_5/O
                         net (fo=1, routed)           0.749     8.404    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[24]_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.528 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[24]_i_2/O
                         net (fo=15, routed)          0.799     9.327    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q_reg[27]_1[23]
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[24]_i_1/O
                         net (fo=305, routed)         2.712    12.163    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/prefetch_trans_addr[21]
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.287 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9666/O
                         net (fo=1, routed)           0.444    12.731    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.124    12.855 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[13].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_9189/O
                         net (fo=1, routed)           0.704    13.559    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_4
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124    13.683 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164/O
                         net (fo=1, routed)           0.000    13.683    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_8164_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772/CO[3]
                         net (fo=1, routed)           0.000    14.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_6772_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.312 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_i_5269/CO[2]
                         net (fo=1, routed)           0.667    14.979    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443_0[0]
    SLICE_X38Y121        LUT5 (Prop_lut5_I4_O)        0.313    15.292 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[50].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_3804/O
                         net (fo=3, routed)           0.789    16.081    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436_1
    SLICE_X38Y125        LUT6 (Prop_lut6_I5_O)        0.124    16.205 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[51].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2443/O
                         net (fo=2, routed)           0.929    17.134    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383_1
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.258 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[49].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_2436/O
                         net (fo=2, routed)           1.092    18.350    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    18.474 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[52].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_1383/O
                         net (fo=1, routed)           0.845    19.318    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246_1
    SLICE_X21Y135        LUT6 (Prop_lut6_I3_O)        0.124    19.442 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[58].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_655/O
                         net (fo=1, routed)           0.299    19.742    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77
    SLICE_X19Y135        LUT6 (Prop_lut6_I1_O)        0.124    19.866 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[45].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_246/O
                         net (fo=1, routed)           2.096    21.962    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_3
    SLICE_X43Y85         LUT6 (Prop_lut6_I4_O)        0.124    22.086 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77/O
                         net (fo=1, routed)           0.297    22.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_77_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.507 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23/O
                         net (fo=1, routed)           0.151    22.659    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_23_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.783 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_10__0/O
                         net (fo=1, routed)           0.154    22.936    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q_reg[1]_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.060 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=3, routed)           0.312    23.373    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I2_O)        0.124    23.497 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mem_reg_0_i_37/O
                         net (fo=2, routed)           0.302    23.799    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/bus_trans_valid
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.124    23.923 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/core_instr_rvalid_i_4/O
                         net (fo=4, routed)           2.253    26.175    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q_reg[4]_2
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.299 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/addr_q[4]_i_1/O
                         net (fo=11, routed)          0.465    26.764    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/FSM_sequential_state_q_reg[0]_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.888 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/rdata_q[63]_i_5/O
                         net (fo=1, routed)           0.858    27.746    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/rdata_q[63]_i_5_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    27.870 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/rdata_q[63]_i_1/O
                         net (fo=64, routed)          0.652    28.522    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/E[0]
    SLICE_X52Y12         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/rdata_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.451    27.382    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/clk_sys
    SLICE_X52Y12         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/rdata_q_reg[30]/C
                         clock pessimism             -0.425    26.956    
                         clock uncertainty           -0.123    26.834    
    SLICE_X52Y12         FDCE (Setup_fdce_C_CE)      -0.169    26.665    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_mem/rdata_q_reg[30]
  -------------------------------------------------------------------
                         required time                         26.665    
                         arrival time                         -28.522    
  -------------------------------------------------------------------
                         slack                                 -1.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.552%)  route 0.192ns (56.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.564    -0.531    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X34Y45         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.148    -0.383 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][27]/Q
                         net (fo=2, routed)           0.192    -0.191    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][31]_1[26]
    SLICE_X36Y45         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.834    -0.300    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/clk_sys
    SLICE_X36Y45         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][27]/C
                         clock pessimism              0.034    -0.266    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.016    -0.250    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][27]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.291ns (61.945%)  route 0.179ns (38.055%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.559    -0.536    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X34Y33         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][2]/Q
                         net (fo=6, routed)           0.179    -0.193    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][31]_0[1]
    SLICE_X36Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.066 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o_reg[pc_next][3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.066    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][31]_1[2]
    SLICE_X36Y33         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.827    -0.307    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X36Y33         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][3]/C
                         clock pessimism              0.034    -0.273    
    SLICE_X36Y33         FDCE (Hold_fdce_C_D)         0.105    -0.168    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][3]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.566    -0.529    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X57Y14         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]/Q
                         net (fo=9, routed)           0.089    -0.300    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/Q[5]
    SLICE_X56Y14         LUT5 (Prop_lut5_I1_O)        0.045    -0.255 r  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.255    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o[1]_i_1__1_n_0
    SLICE_X56Y14         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.834    -0.300    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X56Y14         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]/C
                         clock pessimism             -0.216    -0.516    
    SLICE_X56Y14         FDCE (Hold_fdce_C_D)         0.121    -0.395    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_gpio/genblk1[6].dbnc/cnt_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_gpio/genblk1[6].dbnc/cnt_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.534%)  route 0.089ns (32.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.564    -0.531    u_ucup_top/u_soc/u_gpio/genblk1[6].dbnc/clk_sys
    SLICE_X35Y6          FDCE                                         r  u_ucup_top/u_soc/u_gpio/genblk1[6].dbnc/cnt_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  u_ucup_top/u_soc/u_gpio/genblk1[6].dbnc/cnt_q_reg[5]/Q
                         net (fo=5, routed)           0.089    -0.301    u_ucup_top/u_soc/u_gpio/genblk1[6].dbnc/cnt_q_reg[5]
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.045    -0.256 r  u_ucup_top/u_soc/u_gpio/genblk1[6].dbnc/cnt_q[7]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.256    u_ucup_top/u_soc/u_gpio/genblk1[6].dbnc/cnt_d__5[7]
    SLICE_X34Y6          FDCE                                         r  u_ucup_top/u_soc/u_gpio/genblk1[6].dbnc/cnt_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.833    -0.301    u_ucup_top/u_soc/u_gpio/genblk1[6].dbnc/clk_sys
    SLICE_X34Y6          FDCE                                         r  u_ucup_top/u_soc/u_gpio/genblk1[6].dbnc/cnt_q_reg[7]/C
                         clock pessimism             -0.217    -0.518    
    SLICE_X34Y6          FDCE (Hold_fdce_C_D)         0.120    -0.398    u_ucup_top/u_soc/u_gpio/genblk1[6].dbnc/cnt_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.335ns (65.204%)  route 0.179ns (34.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.559    -0.536    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X34Y33         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][2]/Q
                         net (fo=6, routed)           0.179    -0.193    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][31]_0[1]
    SLICE_X36Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.076 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o_reg[pc_next][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.076    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o_reg[pc_next][3]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.022 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o_reg[pc_next][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.022    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][31]_1[3]
    SLICE_X36Y34         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.828    -0.306    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X36Y34         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][4]/C
                         clock pessimism              0.034    -0.272    
    SLICE_X36Y34         FDCE (Hold_fdce_C_D)         0.105    -0.167    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][4]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.338%)  route 0.340ns (70.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.564    -0.531    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X37Y40         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][18]/Q
                         net (fo=5, routed)           0.340    -0.051    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][31]_1[17]
    SLICE_X35Y44         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.833    -0.301    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X35Y44         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][18]/C
                         clock pessimism              0.034    -0.267    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.070    -0.197    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][18]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.346ns (65.933%)  route 0.179ns (34.067%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.559    -0.536    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X34Y33         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][2]/Q
                         net (fo=6, routed)           0.179    -0.193    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][31]_0[1]
    SLICE_X36Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.076 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o_reg[pc_next][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.076    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o_reg[pc_next][3]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.011 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o_reg[pc_next][7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.011    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][31]_1[5]
    SLICE_X36Y34         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.828    -0.306    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X36Y34         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][6]/C
                         clock pessimism              0.034    -0.272    
    SLICE_X36Y34         FDCE (Hold_fdce_C_D)         0.105    -0.167    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc_next][6]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.190%)  route 0.328ns (63.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.560    -0.535    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X37Y33         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][3]/Q
                         net (fo=5, routed)           0.328    -0.066    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][31]_0[2]
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.021 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operand_a][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_2[3]
    SLICE_X31Y35         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.829    -0.305    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X31Y35         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][3]/C
                         clock pessimism              0.034    -0.271    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.092    -0.179    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][3]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.564    -0.531    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X37Y42         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][6]/Q
                         net (fo=2, routed)           0.110    -0.280    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][31]_1[5]
    SLICE_X37Y41         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.833    -0.301    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/clk_sys
    SLICE_X37Y41         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][6]/C
                         clock pessimism             -0.214    -0.515    
    SLICE_X37Y41         FDCE (Hold_fdce_C_D)         0.070    -0.445    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[pc][6]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.678%)  route 0.136ns (42.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.643    -0.452    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/clk_sys
    SLICE_X9Y142         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/Q
                         net (fo=79, routed)          0.136    -0.174    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/q_o_reg_262[3]
    SLICE_X10Y141        LUT6 (Prop_lut6_I3_O)        0.045    -0.129 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/q_o_i_1__725/O
                         net (fo=1, routed)           0.000    -0.129    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg_2
    SLICE_X10Y141        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.918    -0.216    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/clk_sys
    SLICE_X10Y141        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/C
                         clock pessimism             -0.199    -0.415    
    SLICE_X10Y141        FDCE (Hold_fdce_C_D)         0.120    -0.295    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[25].pmp_region.pmpncfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_unbuf
Waveform(ns):       { 0.000 14.700 }
Period(ns):         29.400
Sources:            { clkgen/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         29.400      26.456     RAMB36_X0Y8     u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         29.400      26.456     RAMB36_X0Y6     u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         29.400      26.456     RAMB36_X0Y7     u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         29.400      26.456     RAMB36_X0Y10    u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         29.400      26.456     RAMB36_X1Y6     u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         29.400      26.456     RAMB36_X1Y7     u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         29.400      26.456     RAMB36_X2Y6     u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         29.400      26.456     RAMB36_X2Y7     u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         29.400      26.456     RAMB36_X0Y9     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         29.400      26.456     RAMB36_X0Y9     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       29.400      130.600    PLLE2_ADV_X1Y1  clkgen/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.700      13.450     SLICE_X56Y6     u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_unbuf
  To Clock:  clk_fb_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_unbuf
Waveform(ns):       { 0.000 12.250 }
Period(ns):         24.500
Sources:            { clkgen/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         24.500      22.345     BUFGCTRL_X0Y17  clkgen/clk_fb_bufg/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         24.500      23.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         24.500      23.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        24.500      28.133     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       24.500      135.500    PLLE2_ADV_X1Y1  clkgen/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_unbuf
  To Clock:  clk_50_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       14.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.309ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][16]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        14.385ns  (logic 0.606ns (4.213%)  route 13.779ns (95.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 27.448 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.572    -2.402    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.946 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           4.706     2.761    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.150     2.911 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        9.073    11.984    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][mpu_status][0]_0
    SLICE_X62Y14         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.517    27.448    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X62Y14         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][16]/C
                         clock pessimism             -0.425    27.022    
                         clock uncertainty           -0.123    26.900    
    SLICE_X62Y14         FDCE (Recov_fdce_C_CLR)     -0.607    26.293    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][16]
  -------------------------------------------------------------------
                         required time                         26.293    
                         arrival time                         -11.984    
  -------------------------------------------------------------------
                         slack                                 14.309    

Slack (MET) :             14.309ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][7]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        14.385ns  (logic 0.606ns (4.213%)  route 13.779ns (95.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 27.448 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.572    -2.402    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.946 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           4.706     2.761    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.150     2.911 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        9.073    11.984    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][mpu_status][0]_0
    SLICE_X62Y14         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.517    27.448    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X62Y14         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][7]/C
                         clock pessimism             -0.425    27.022    
                         clock uncertainty           -0.123    26.900    
    SLICE_X62Y14         FDCE (Recov_fdce_C_CLR)     -0.607    26.293    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][7]
  -------------------------------------------------------------------
                         required time                         26.293    
                         arrival time                         -11.984    
  -------------------------------------------------------------------
                         slack                                 14.309    

Slack (MET) :             14.314ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][0]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        14.381ns  (logic 0.606ns (4.214%)  route 13.775ns (95.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 27.448 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.572    -2.402    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.946 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           4.706     2.761    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.150     2.911 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        9.069    11.979    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][mpu_status][0]_0
    SLICE_X63Y14         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.517    27.448    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X63Y14         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][0]/C
                         clock pessimism             -0.425    27.022    
                         clock uncertainty           -0.123    26.900    
    SLICE_X63Y14         FDCE (Recov_fdce_C_CLR)     -0.607    26.293    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][0]
  -------------------------------------------------------------------
                         required time                         26.293    
                         arrival time                         -11.979    
  -------------------------------------------------------------------
                         slack                                 14.314    

Slack (MET) :             14.314ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][16]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        14.381ns  (logic 0.606ns (4.214%)  route 13.775ns (95.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 27.448 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.572    -2.402    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.946 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           4.706     2.761    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.150     2.911 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        9.069    11.979    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][mpu_status][0]_0
    SLICE_X63Y14         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.517    27.448    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X63Y14         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][16]/C
                         clock pessimism             -0.425    27.022    
                         clock uncertainty           -0.123    26.900    
    SLICE_X63Y14         FDCE (Recov_fdce_C_CLR)     -0.607    26.293    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][16]
  -------------------------------------------------------------------
                         required time                         26.293    
                         arrival time                         -11.979    
  -------------------------------------------------------------------
                         slack                                 14.314    

Slack (MET) :             14.314ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][7]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        14.381ns  (logic 0.606ns (4.214%)  route 13.775ns (95.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 27.448 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.572    -2.402    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.946 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           4.706     2.761    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.150     2.911 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        9.069    11.979    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][mpu_status][0]_0
    SLICE_X63Y14         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.517    27.448    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X63Y14         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][7]/C
                         clock pessimism             -0.425    27.022    
                         clock uncertainty           -0.123    26.900    
    SLICE_X63Y14         FDCE (Recov_fdce_C_CLR)     -0.607    26.293    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][7]
  -------------------------------------------------------------------
                         required time                         26.293    
                         arrival time                         -11.979    
  -------------------------------------------------------------------
                         slack                                 14.314    

Slack (MET) :             14.314ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][mpu_status][1]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        14.381ns  (logic 0.606ns (4.214%)  route 13.775ns (95.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 27.448 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.572    -2.402    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.946 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           4.706     2.761    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.150     2.911 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        9.069    11.979    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][mpu_status][0]_0
    SLICE_X63Y14         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][mpu_status][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.517    27.448    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X63Y14         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][mpu_status][1]/C
                         clock pessimism             -0.425    27.022    
                         clock uncertainty           -0.123    26.900    
    SLICE_X63Y14         FDCE (Recov_fdce_C_CLR)     -0.607    26.293    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][mpu_status][1]
  -------------------------------------------------------------------
                         required time                         26.293    
                         arrival time                         -11.979    
  -------------------------------------------------------------------
                         slack                                 14.314    

Slack (MET) :             14.427ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][integrity_err]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        14.264ns  (logic 0.606ns (4.248%)  route 13.658ns (95.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 27.445 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.572    -2.402    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.946 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           4.706     2.761    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.150     2.911 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        8.952    11.863    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][mpu_status][0]_0
    SLICE_X65Y17         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][integrity_err]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.514    27.445    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X65Y17         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][integrity_err]/C
                         clock pessimism             -0.425    27.019    
                         clock uncertainty           -0.123    26.897    
    SLICE_X65Y17         FDCE (Recov_fdce_C_CLR)     -0.607    26.290    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][integrity_err]
  -------------------------------------------------------------------
                         required time                         26.290    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                 14.427    

Slack (MET) :             14.513ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[1][bus_resp][integrity_err]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        14.264ns  (logic 0.606ns (4.248%)  route 13.658ns (95.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 27.445 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.572    -2.402    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.946 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           4.706     2.761    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.150     2.911 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        8.952    11.863    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][mpu_status][0]_0
    SLICE_X64Y17         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[1][bus_resp][integrity_err]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.514    27.445    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X64Y17         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[1][bus_resp][integrity_err]/C
                         clock pessimism             -0.425    27.019    
                         clock uncertainty           -0.123    26.897    
    SLICE_X64Y17         FDCE (Recov_fdce_C_CLR)     -0.521    26.376    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[1][bus_resp][integrity_err]
  -------------------------------------------------------------------
                         required time                         26.376    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                 14.513    

Slack (MET) :             14.600ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][17]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        14.093ns  (logic 0.606ns (4.300%)  route 13.487ns (95.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 27.447 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.572    -2.402    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.946 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           4.706     2.761    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.150     2.911 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        8.781    11.692    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][mpu_status][0]_0
    SLICE_X65Y15         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.516    27.447    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X65Y15         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][17]/C
                         clock pessimism             -0.425    27.021    
                         clock uncertainty           -0.123    26.899    
    SLICE_X65Y15         FDCE (Recov_fdce_C_CLR)     -0.607    26.292    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][17]
  -------------------------------------------------------------------
                         required time                         26.292    
                         arrival time                         -11.692    
  -------------------------------------------------------------------
                         slack                                 14.600    

Slack (MET) :             14.600ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][mpu_status][0]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.400ns  (clk_50_unbuf rise@29.400ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        14.093ns  (logic 0.606ns (4.300%)  route 13.487ns (95.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 27.447 - 29.400 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.572    -2.402    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.946 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           4.706     2.761    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.150     2.911 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        8.781    11.692    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][mpu_status][0]_0
    SLICE_X65Y15         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][mpu_status][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     29.400    29.400 r  
    E3                                                0.000    29.400 r  IO_CLK (IN)
                         net (fo=0)                   0.000    29.400    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    30.818 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    31.999    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.263 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    25.839    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.930 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.516    27.447    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X65Y15         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][mpu_status][0]/C
                         clock pessimism             -0.425    27.021    
                         clock uncertainty           -0.123    26.899    
    SLICE_X65Y15         FDCE (Recov_fdce_C_CLR)     -0.607    26.292    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][mpu_status][0]
  -------------------------------------------------------------------
                         required time                         26.292    
                         arrival time                         -11.692    
  -------------------------------------------------------------------
                         slack                                 14.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.515ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[0].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.183ns (6.897%)  route 2.470ns (93.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.568    -0.527    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.386 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           2.224     1.838    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.042     1.880 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        0.246     2.126    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[0].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg_0
    SLICE_X59Y94         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[0].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.860    -0.274    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[0].gen_unmasked.gen_rv0.sffr_rdatareg/clk_sys
    SLICE_X59Y94         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[0].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/C
                         clock pessimism              0.039    -0.235    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.389    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[0].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[5].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.183ns (6.897%)  route 2.470ns (93.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.568    -0.527    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.386 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           2.224     1.838    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.042     1.880 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        0.246     2.126    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[5].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg_3
    SLICE_X59Y94         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[5].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.860    -0.274    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[5].gen_unmasked.gen_rv0.sffr_rdatareg/clk_sys
    SLICE_X59Y94         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[5].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/C
                         clock pessimism              0.039    -0.235    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.389    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[5].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[15].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.183ns (6.897%)  route 2.470ns (93.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.568    -0.527    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.386 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           2.224     1.838    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.042     1.880 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        0.246     2.126    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[15].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg_3
    SLICE_X59Y94         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[15].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.860    -0.274    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[15].gen_unmasked.gen_rv0.sffr_rdatareg/clk_sys
    SLICE_X59Y94         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[15].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/C
                         clock pessimism              0.039    -0.235    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.389    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[15].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.183ns (6.897%)  route 2.470ns (93.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.568    -0.527    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.386 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           2.224     1.838    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.042     1.880 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        0.246     2.126    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg_4
    SLICE_X59Y94         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.860    -0.274    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/clk_sys
    SLICE_X59Y94         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/C
                         clock pessimism              0.039    -0.235    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.389    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.516ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[12].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.183ns (6.891%)  route 2.472ns (93.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.568    -0.527    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.386 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           2.224     1.838    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.042     1.880 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        0.248     2.128    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[12].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg_1
    SLICE_X63Y94         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[12].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.861    -0.272    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[12].gen_unmasked.gen_rv0.sffr_rdatareg/clk_sys
    SLICE_X63Y94         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[12].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/C
                         clock pessimism              0.039    -0.233    
    SLICE_X63Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.387    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[12].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.520ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[28].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.183ns (6.880%)  route 2.477ns (93.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.568    -0.527    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.386 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           2.224     1.838    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.042     1.880 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        0.252     2.133    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[28].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg_2
    SLICE_X62Y94         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[28].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.861    -0.272    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[28].gen_unmasked.gen_rv0.sffr_rdatareg/clk_sys
    SLICE_X62Y94         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[28].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/C
                         clock pessimism              0.039    -0.233    
    SLICE_X62Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.387    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[28].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.536ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.183ns (6.845%)  route 2.491ns (93.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.568    -0.527    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.386 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           2.224     1.838    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.042     1.880 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        0.266     2.146    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg_2
    SLICE_X59Y93         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.860    -0.274    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/clk_sys
    SLICE_X59Y93         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/C
                         clock pessimism              0.039    -0.235    
    SLICE_X59Y93         FDCE (Remov_fdce_C_CLR)     -0.154    -0.389    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.540ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.183ns (6.833%)  route 2.495ns (93.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.568    -0.527    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.386 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           2.224     1.838    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.042     1.880 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        0.271     2.151    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg_3
    SLICE_X58Y93         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.860    -0.274    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/clk_sys
    SLICE_X58Y93         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/C
                         clock pessimism              0.039    -0.235    
    SLICE_X58Y93         FDCE (Remov_fdce_C_CLR)     -0.154    -0.389    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[21].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[15].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.183ns (6.833%)  route 2.495ns (93.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.568    -0.527    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.386 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           2.224     1.838    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.042     1.880 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        0.271     2.151    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[15].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg_3
    SLICE_X58Y93         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[15].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.860    -0.274    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[15].gen_unmasked.gen_rv0.sffr_rdatareg/clk_sys
    SLICE_X58Y93         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[15].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/C
                         clock pessimism              0.039    -0.235    
    SLICE_X58Y93         FDCE (Remov_fdce_C_CLR)     -0.154    -0.389    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[15].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.183ns (6.833%)  route 2.495ns (93.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.568    -0.527    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X48Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.386 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=5, routed)           2.224     1.838    clkgen/ndmreset_o
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.042     1.880 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        0.271     2.151    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg_5
    SLICE_X58Y93         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.860    -0.274    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/clk_sys
    SLICE_X58Y93         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg/C
                         clock pessimism              0.039    -0.235    
    SLICE_X58Y93         FDCE (Remov_fdce_C_CLR)     -0.154    -0.389    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmp_addr_csr_i/gen_hardened.gen_csr[7].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  2.540    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           607 Endpoints
Min Delay           607 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.197ns  (logic 0.842ns (9.155%)  route 8.355ns (90.845%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/Q
                         net (fo=42, routed)          3.624     4.043    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/state_q[2]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.299     4.342 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.066     6.408    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q_reg[0][0]
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.124     6.532 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q[31]_i_1/O
                         net (fo=32, routed)          2.666     9.197    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d_1
    SLICE_X45Y7          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.197ns  (logic 0.842ns (9.155%)  route 8.355ns (90.845%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/Q
                         net (fo=42, routed)          3.624     4.043    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/state_q[2]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.299     4.342 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.066     6.408    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q_reg[0][0]
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.124     6.532 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q[31]_i_1/O
                         net (fo=32, routed)          2.666     9.197    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d_1
    SLICE_X45Y7          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.197ns  (logic 0.842ns (9.155%)  route 8.355ns (90.845%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/Q
                         net (fo=42, routed)          3.624     4.043    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/state_q[2]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.299     4.342 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.066     6.408    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q_reg[0][0]
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.124     6.532 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q[31]_i_1/O
                         net (fo=32, routed)          2.666     9.197    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d_1
    SLICE_X45Y7          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 0.842ns (9.475%)  route 8.045ns (90.525%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/Q
                         net (fo=42, routed)          3.624     4.043    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/state_q[2]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.299     4.342 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.066     6.408    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q_reg[0][0]
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.124     6.532 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q[31]_i_1/O
                         net (fo=32, routed)          2.355     8.887    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d_1
    SLICE_X45Y6          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 0.842ns (9.475%)  route 8.045ns (90.525%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/Q
                         net (fo=42, routed)          3.624     4.043    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/state_q[2]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.299     4.342 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.066     6.408    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q_reg[0][0]
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.124     6.532 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q[31]_i_1/O
                         net (fo=32, routed)          2.355     8.887    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d_1
    SLICE_X45Y6          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 0.842ns (9.475%)  route 8.045ns (90.525%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/Q
                         net (fo=42, routed)          3.624     4.043    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/state_q[2]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.299     4.342 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.066     6.408    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q_reg[0][0]
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.124     6.532 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q[31]_i_1/O
                         net (fo=32, routed)          2.355     8.887    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d_1
    SLICE_X44Y6          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 0.842ns (9.475%)  route 8.045ns (90.525%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/Q
                         net (fo=42, routed)          3.624     4.043    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/state_q[2]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.299     4.342 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.066     6.408    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q_reg[0][0]
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.124     6.532 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q[31]_i_1/O
                         net (fo=32, routed)          2.355     8.887    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d_1
    SLICE_X44Y6          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.721ns  (logic 0.842ns (9.655%)  route 7.879ns (90.345%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/Q
                         net (fo=42, routed)          3.624     4.043    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/state_q[2]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.299     4.342 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.066     6.408    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q_reg[0][0]
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.124     6.532 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q[31]_i_1/O
                         net (fo=32, routed)          2.189     8.721    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d_1
    SLICE_X47Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.721ns  (logic 0.842ns (9.655%)  route 7.879ns (90.345%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/Q
                         net (fo=42, routed)          3.624     4.043    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/state_q[2]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.299     4.342 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.066     6.408    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q_reg[0][0]
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.124     6.532 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q[31]_i_1/O
                         net (fo=32, routed)          2.189     8.721    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d_1
    SLICE_X47Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.721ns  (logic 0.842ns (9.655%)  route 7.879ns (90.345%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/C
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/FSM_sequential_state_q_reg[2]/Q
                         net (fo=42, routed)          3.624     4.043    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/state_q[2]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.299     4.342 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.066     6.408    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q_reg[0][0]
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.124     6.532 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/data_q[31]_i_1/O
                         net (fo=32, routed)          2.189     8.721    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d_1
    SLICE_X47Y5          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[28]/C
    SLICE_X44Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[28]/Q
                         net (fo=2, routed)           0.064     0.205    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[31][26]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.250 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[26]_i_1/O
                         net (fo=1, routed)           0.000     0.250    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d[26]
    SLICE_X45Y7          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[40]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/address_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[40]/C
    SLICE_X41Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[40]/Q
                         net (fo=2, routed)           0.111     0.252    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dmi[address][6]
    SLICE_X42Y11         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/address_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_1/q_o_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/q_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_1/q_o_reg[0]/C
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_1/q_o_reg[0]/Q
                         net (fo=1, routed)           0.117     0.258    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/D[0]
    SLICE_X62Y10         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/q_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/address_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.628%)  route 0.135ns (51.372%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[35]/C
    SLICE_X48Y11         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[35]/Q
                         net (fo=2, routed)           0.135     0.263    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dmi[address][1]
    SLICE_X48Y12         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/address_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_24_29/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.742%)  route 0.126ns (47.258%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[26]/C
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[26]/Q
                         net (fo=2, routed)           0.126     0.267    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_24_29/DIB0
    SLICE_X42Y7          RAMD32                                       r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_24_29/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.702%)  route 0.127ns (47.298%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[27]/C
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[27]/Q
                         net (fo=2, routed)           0.127     0.268    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_24_29/DIB1
    SLICE_X42Y7          RAMD32                                       r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/u_sync_2/q_o_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_sync_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.193%)  route 0.108ns (39.807%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/u_sync_2/q_o_reg[2]/C
    SLICE_X60Y12         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/u_sync_2/q_o_reg[2]/Q
                         net (fo=3, routed)           0.108     0.272    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_gray_sync[2]
    SLICE_X58Y11         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_sync_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/address_q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_36_40/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.414%)  route 0.134ns (47.586%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/address_q_reg[6]/C
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/address_q_reg[6]/Q
                         net (fo=2, routed)           0.134     0.282    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_36_40/DIC0
    SLICE_X42Y9          RAMD32                                       r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_36_40/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[38]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/address_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.437%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[38]/C
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[38]/Q
                         net (fo=2, routed)           0.121     0.285    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dmi[address][4]
    SLICE_X42Y11         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/address_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.421%)  route 0.107ns (36.579%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[16]/C
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/dr_q_reg[16]/Q
                         net (fo=2, routed)           0.107     0.248    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[31][14]
    SLICE_X45Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.293 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[14]_i_1/O
                         net (fo=1, routed)           0.000     0.293    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d[14]
    SLICE_X45Y6          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_unbuf
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_uart/tx_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.191ns  (logic 4.264ns (41.844%)  route 5.927ns (58.156%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.735    -2.239    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X32Y149        FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDCE (Prop_fdce_C_Q)         0.419    -1.820 r  u_ucup_top/u_soc/u_uart/tx_state_q_reg[1]/Q
                         net (fo=17, routed)          1.152    -0.668    u_ucup_top/u_soc/u_uart/tx_state_q_reg_n_0_[1]
    SLICE_X35Y146        LUT3 (Prop_lut3_I2_O)        0.299    -0.369 r  u_ucup_top/u_soc/u_uart/UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.775     4.406    UART_TX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546     7.952 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     7.952    UART_TX
    D4                                                                r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.708ns  (logic 3.980ns (51.633%)  route 3.728ns (48.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.560    -2.414    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y16         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDCE (Prop_fdce_C_Q)         0.456    -1.958 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.728     1.771    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.524     5.295 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.295    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.581ns  (logic 3.989ns (52.621%)  route 3.592ns (47.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.564    -2.410    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X29Y12         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.954 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.592     1.638    lopt_7
    J13                  OBUF (Prop_obuf_I_O)         3.533     5.171 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.171    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.387ns  (logic 3.999ns (54.136%)  route 3.388ns (45.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.560    -2.414    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y16         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDCE (Prop_fdce_C_Q)         0.456    -1.958 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.388     1.430    lopt_6
    K15                  OBUF (Prop_obuf_I_O)         3.543     4.973 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.973    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.055ns  (logic 3.982ns (56.447%)  route 3.073ns (43.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.564    -2.410    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X29Y12         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.954 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.073     1.119    lopt_8
    N14                  OBUF (Prop_obuf_I_O)         3.526     4.645 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.645    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.927ns  (logic 4.000ns (57.752%)  route 2.927ns (42.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.559    -2.415    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y17         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDCE (Prop_fdce_C_Q)         0.456    -1.959 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.927     0.968    lopt_9
    R18                  OBUF (Prop_obuf_I_O)         3.544     4.512 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.512    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.670ns  (logic 4.134ns (61.978%)  route 2.536ns (38.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.560    -2.414    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y16         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDCE (Prop_fdce_C_Q)         0.419    -1.995 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.536     0.541    lopt_11
    U17                  OBUF (Prop_obuf_I_O)         3.715     4.256 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.256    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.658ns  (logic 4.003ns (60.125%)  route 2.655ns (39.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.565    -2.409    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y11         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.456    -1.953 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           2.655     0.702    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         3.547     4.250 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.250    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.647ns  (logic 3.993ns (60.076%)  route 2.654ns (39.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.564    -2.410    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y12         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.954 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.654     0.700    lopt_12
    U16                  OBUF (Prop_obuf_I_O)         3.537     4.238 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.238    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.625ns  (logic 3.990ns (60.233%)  route 2.634ns (39.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.563    -2.411    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y14         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDCE (Prop_fdce_C_Q)         0.456    -1.955 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.634     0.680    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         3.534     4.214 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.214    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_1/q_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.531ns  (logic 0.337ns (63.509%)  route 0.194ns (36.491%))
  Logic Levels:           0  
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.520    -1.949    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys
    SLICE_X63Y10         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.337    -1.612 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_q_reg[2]/Q
                         net (fo=4, routed)           0.194    -1.418    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_1/D[2]
    SLICE_X62Y10         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_1/q_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_gray_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/u_sync_1/q_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.818ns  (logic 0.418ns (51.092%)  route 0.400ns (48.908%))
  Logic Levels:           0  
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.519    -1.950    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/clk_sys
    SLICE_X60Y10         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_gray_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.418    -1.532 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_gray_q_reg[1]/Q
                         net (fo=1, routed)           0.400    -1.132    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/u_sync_1/D[1]
    SLICE_X58Y11         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/u_sync_1/q_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/u_sync_1/q_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.842ns  (logic 0.385ns (45.749%)  route 0.457ns (54.251%))
  Logic Levels:           0  
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.519    -1.950    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/clk_sys
    SLICE_X60Y10         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.385    -1.565 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_q_reg[2]/Q
                         net (fo=4, routed)           0.457    -1.109    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/u_sync_1/D[2]
    SLICE_X60Y12         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/u_sync_1/q_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_gray_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_1/q_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.859ns  (logic 0.367ns (42.746%)  route 0.492ns (57.254%))
  Logic Levels:           0  
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.520    -1.949    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys
    SLICE_X63Y10         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_gray_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.367    -1.582 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_gray_q_reg[0]/Q
                         net (fo=1, routed)           0.492    -1.091    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_1/D[0]
    SLICE_X62Y10         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_1/q_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_gray_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_1/q_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.872ns  (logic 0.367ns (42.101%)  route 0.505ns (57.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.520    -1.949    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys
    SLICE_X63Y10         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_gray_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.367    -1.582 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_gray_q_reg[1]/Q
                         net (fo=1, routed)           0.505    -1.077    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_1/D[1]
    SLICE_X62Y10         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_1/q_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_gray_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/u_sync_1/q_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.890ns  (logic 0.418ns (46.950%)  route 0.472ns (53.050%))
  Logic Levels:           0  
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.519    -1.950    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/clk_sys
    SLICE_X60Y10         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_gray_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.418    -1.532 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_gray_q_reg[0]/Q
                         net (fo=1, routed)           0.472    -1.060    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/u_sync_1/D[0]
    SLICE_X60Y13         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_rptr/u_sync_1/q_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.405ns  (logic 1.162ns (82.704%)  route 0.243ns (17.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.455    -2.014    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/WCLK
    SLICE_X52Y3          RAMD32                                       r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.062    -0.952 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.243    -0.709    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/rdata_int_0[9]
    SLICE_X53Y2          LUT4 (Prop_lut4_I2_O)        0.100    -0.609 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.609    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d[7]
    SLICE_X53Y2          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.492ns  (logic 1.156ns (77.455%)  route 0.336ns (22.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.455    -2.014    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/WCLK
    SLICE_X52Y3          RAMD32                                       r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.958 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.336    -0.622    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/rdata_int_0[7]
    SLICE_X53Y2          LUT4 (Prop_lut4_I2_O)        0.100    -0.522 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.522    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d[5]
    SLICE_X53Y2          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.599ns  (logic 1.348ns (84.323%)  route 0.251ns (15.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.455    -2.014    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/WCLK
    SLICE_X52Y3          RAMD32                                       r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.930 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/RAMA/O
                         net (fo=1, routed)           0.251    -0.680    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/rdata_int_0[6]
    SLICE_X53Y2          LUT4 (Prop_lut4_I2_O)        0.264    -0.416 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.416    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d[4]
    SLICE_X53Y2          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.600ns  (logic 1.345ns (84.083%)  route 0.255ns (15.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.455    -2.014    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/WCLK
    SLICE_X52Y3          RAMD32                                       r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.078    -0.936 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.255    -0.682    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/rdata_int_0[10]
    SLICE_X52Y2          LUT4 (Prop_lut4_I2_O)        0.267    -0.415 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.415    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_d[8]
    SLICE_X52Y2          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb_unbuf
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@12.250ns period=24.500ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf fall edge)
                                                     12.250    12.250 f  
    E3                                                0.000    12.250 f  IO_CLK (IN)
                         net (fo=0)                   0.000    12.250    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445    12.695 f  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481    13.176    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634    10.542 f  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           0.546    11.087    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    11.116 f  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           0.818    11.934    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@12.250ns period=24.500ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.137 r  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           1.466    -2.004    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_unbuf

Max Delay          7229 Endpoints
Min Delay          7229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/next_tx_byte_q_reg/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.925ns  (logic 1.630ns (11.705%)  route 12.295ns (88.295%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=2, routed)           2.723     4.229    clkgen/IO_RST_N_IBUF
    SLICE_X58Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.353 f  clkgen/device_sel_resp[2]_i_2/O
                         net (fo=1045, routed)        9.572    13.925    u_ucup_top/u_soc/u_spi/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X61Y14         FDCE                                         f  u_ucup_top/u_soc/u_spi/next_tx_byte_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.516    -1.953    u_ucup_top/u_soc/u_spi/clk_sys
    SLICE_X61Y14         FDCE                                         r  u_ucup_top/u_soc/u_spi/next_tx_byte_q_reg/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.under_rst_reg/PRE
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.925ns  (logic 1.630ns (11.705%)  route 12.295ns (88.295%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=2, routed)           2.723     4.229    clkgen/IO_RST_N_IBUF
    SLICE_X58Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.353 f  clkgen/device_sel_resp[2]_i_2/O
                         net (fo=1045, routed)        9.572    13.925    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X61Y14         FDPE                                         f  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.under_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.516    -1.953    u_ucup_top/u_soc/u_spi/u_tx_fifo/clk_sys
    SLICE_X61Y14         FDPE                                         r  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.under_rst_reg/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.644ns  (logic 1.630ns (11.946%)  route 12.014ns (88.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=2, routed)           2.723     4.229    clkgen/IO_RST_N_IBUF
    SLICE_X58Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.353 f  clkgen/device_sel_resp[2]_i_2/O
                         net (fo=1045, routed)        9.290    13.644    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[7]_0
    SLICE_X62Y13         FDCE                                         f  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.517    -1.952    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X62Y13         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[5]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.639ns  (logic 1.630ns (11.950%)  route 12.009ns (88.050%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=2, routed)           2.723     4.229    clkgen/IO_RST_N_IBUF
    SLICE_X58Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.353 f  clkgen/device_sel_resp[2]_i_2/O
                         net (fo=1045, routed)        9.286    13.639    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[7]_0
    SLICE_X63Y13         FDCE                                         f  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.517    -1.952    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X63Y13         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[0]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.639ns  (logic 1.630ns (11.950%)  route 12.009ns (88.050%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=2, routed)           2.723     4.229    clkgen/IO_RST_N_IBUF
    SLICE_X58Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.353 f  clkgen/device_sel_resp[2]_i_2/O
                         net (fo=1045, routed)        9.286    13.639    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[7]_0
    SLICE_X63Y13         FDCE                                         f  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.517    -1.952    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X63Y13         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[1]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.639ns  (logic 1.630ns (11.950%)  route 12.009ns (88.050%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=2, routed)           2.723     4.229    clkgen/IO_RST_N_IBUF
    SLICE_X58Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.353 f  clkgen/device_sel_resp[2]_i_2/O
                         net (fo=1045, routed)        9.286    13.639    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[7]_0
    SLICE_X63Y13         FDCE                                         f  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.517    -1.952    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X63Y13         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[2]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.639ns  (logic 1.630ns (11.950%)  route 12.009ns (88.050%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=2, routed)           2.723     4.229    clkgen/IO_RST_N_IBUF
    SLICE_X58Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.353 f  clkgen/device_sel_resp[2]_i_2/O
                         net (fo=1045, routed)        9.286    13.639    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[7]_0
    SLICE_X63Y13         FDCE                                         f  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.517    -1.952    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X63Y13         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[3]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.639ns  (logic 1.630ns (11.950%)  route 12.009ns (88.050%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=2, routed)           2.723     4.229    clkgen/IO_RST_N_IBUF
    SLICE_X58Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.353 f  clkgen/device_sel_resp[2]_i_2/O
                         net (fo=1045, routed)        9.286    13.639    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[7]_0
    SLICE_X63Y13         FDCE                                         f  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.517    -1.952    u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X63Y13         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[4]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][16]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.420ns  (logic 1.624ns (12.100%)  route 11.796ns (87.900%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=2, routed)           2.723     4.229    clkgen/IO_RST_N_IBUF
    SLICE_X58Y94         LUT3 (Prop_lut3_I1_O)        0.118     4.347 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        9.073    13.420    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][mpu_status][0]_0
    SLICE_X62Y14         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.517    -1.952    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X62Y14         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][16]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][7]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.420ns  (logic 1.624ns (12.100%)  route 11.796ns (87.900%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=2, routed)           2.723     4.229    clkgen/IO_RST_N_IBUF
    SLICE_X58Y94         LUT3 (Prop_lut3_I1_O)        0.118     4.347 f  clkgen/FSM_sequential_seq_state_q[2]_i_2/O
                         net (fo=4942, routed)        9.073    13.420    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][mpu_status][0]_0
    SLICE_X62Y14         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        1.517    -1.952    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X62Y14         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_gray_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/q_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_gray_q_reg[1]/C
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_gray_q_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/D[1]
    SLICE_X59Y12         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/q_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.862    -0.272    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/clk_sys
    SLICE_X59Y12         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/q_o_reg[1]/C

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_gray_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/q_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_gray_q_reg[0]/C
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_gray_q_reg[0]/Q
                         net (fo=1, routed)           0.108     0.272    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/D[0]
    SLICE_X64Y9          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/q_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.867    -0.267    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/clk_sys
    SLICE_X64Y9          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/q_o_reg[0]/C

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_gray_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/q_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_gray_q_reg[1]/C
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_gray_q_reg[1]/Q
                         net (fo=1, routed)           0.112     0.276    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/D[1]
    SLICE_X64Y11         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/q_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.866    -0.268    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/clk_sys
    SLICE_X64Y11         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/q_o_reg[1]/C

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_gray_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/q_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.621%)  route 0.149ns (51.379%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_gray_q_reg[0]/C
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_gray_q_reg[0]/Q
                         net (fo=1, routed)           0.149     0.290    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/D[0]
    SLICE_X58Y10         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/q_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.864    -0.270    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/clk_sys
    SLICE_X58Y10         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/q_o_reg[0]/C

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/q_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.666%)  route 0.225ns (60.334%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_q_reg[2]/C
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_q_reg[2]/Q
                         net (fo=4, routed)           0.225     0.373    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/D[2]
    SLICE_X64Y9          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/q_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.867    -0.267    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/clk_sys
    SLICE_X64Y9          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_rptr/u_sync_1/q_o_reg[2]/C

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/q_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.551%)  route 0.320ns (71.449%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE                         0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_q_reg[2]/C
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_q_reg[2]/Q
                         net (fo=4, routed)           0.320     0.448    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/D[2]
    SLICE_X56Y10         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/q_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.837    -0.297    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/clk_sys
    SLICE_X56Y10         FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sync_wptr/u_sync_1/q_o_reg[2]/C

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.512ns (74.473%)  route 0.175ns (25.527%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          RAMD32                       0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_24_29/RAMB/CLK
    SLICE_X42Y7          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     0.394 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_24_29/RAMB/O
                         net (fo=7, routed)           0.175     0.569    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/rdata_int[26]
    SLICE_X43Y6          LUT4 (Prop_lut4_I2_O)        0.118     0.687 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbaddr_q[58]_i_1/O
                         net (fo=1, routed)           0.000     0.687    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[63]_1[58]
    SLICE_X43Y6          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.835    -0.299    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X43Y6          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[58]/C

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.434ns (62.552%)  route 0.260ns (37.448%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          RAMD32                       0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_18_23/RAMB_D1/CLK
    SLICE_X46Y7          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     0.388 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_18_23/RAMB_D1/O
                         net (fo=7, routed)           0.260     0.648    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/rdata_int[21]
    SLICE_X43Y6          LUT4 (Prop_lut4_I2_O)        0.046     0.694 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbaddr_q[53]_i_1/O
                         net (fo=1, routed)           0.000     0.694    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[63]_1[53]
    SLICE_X43Y6          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.835    -0.299    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X43Y6          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[53]/C

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.523ns (69.736%)  route 0.227ns (30.264%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          RAMD32                       0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_12_17/RAMA_D1/CLK
    SLICE_X46Y6          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     0.478 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_12_17/RAMA_D1/O
                         net (fo=7, routed)           0.227     0.705    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/rdata_int[13]
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.045     0.750 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbaddr_q[13]_i_1/O
                         net (fo=1, routed)           0.000     0.750    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[63]_1[13]
    SLICE_X36Y7          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.833    -0.301    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X36Y7          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[13]/C

Slack:                    inf
  Source:                 u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@14.700ns period=29.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.433ns (57.316%)  route 0.322ns (42.684%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          RAMD32                       0.000     0.000 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_12_17/RAMB_D1/CLK
    SLICE_X46Y6          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     0.388 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg_0_3_12_17/RAMB_D1/O
                         net (fo=7, routed)           0.322     0.710    u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/rdata_int[15]
    SLICE_X42Y8          LUT4 (Prop_lut4_I2_O)        0.045     0.755 r  u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbaddr_q[47]_i_1/O
                         net (fo=1, routed)           0.000     0.755    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[63]_1[47]
    SLICE_X42Y8          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=8298, routed)        0.834    -0.300    u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X42Y8          FDCE                                         r  u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[47]/C





