###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =         6635   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =         8256   # Number of read requests issued
num_writes_done                =            0   # Number of read requests issued
num_cycles                     =      2173551   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =            1   # Number of epochs
num_read_cmds                  =         8256   # Number of READ/READP commands
num_act_cmds                   =         1631   # Number of ACT commands
num_write_row_hits             =            0   # Number of write row buffer hits
num_pre_cmds                   =         1631   # Number of PRE commands
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_ondemand_pres              =         1112   # Number of ondemend PRE commands
num_ref_cmds                   =          418   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =      1631835   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1924130   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =       541716   # Cyles of rank active rank.0
rank_active_cycles.1           =       249421   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         3394   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1362   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1216   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          779   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          467   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          273   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          173   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          207   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           80   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           51   # Request interarrival latency (cycles)
interarrival_latency[100-]     =          254   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6495   # Read request latency (cycles)
read_latency[40-59]            =          493   # Read request latency (cycles)
read_latency[60-79]            =         1032   # Read request latency (cycles)
read_latency[80-99]            =           68   # Read request latency (cycles)
read_latency[100-119]          =           41   # Read request latency (cycles)
read_latency[120-139]          =           18   # Read request latency (cycles)
read_latency[140-159]          =            5   # Read request latency (cycles)
read_latency[160-179]          =            2   # Read request latency (cycles)
read_latency[180-199]          =            1   # Read request latency (cycles)
read_latency[200-]             =          101   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  7.83323e+08   # Refresh energy
write_energy                   =            0   # Write energy
act_energy                     =  1.32776e+07   # Activation energy
read_energy                    =  5.07249e+07   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  4.26439e+08   # Active standby energy rank.0
act_stb_energy.1               =  1.96344e+08   # Active standby energy rank.1
pre_stb_energy.0               =  1.09659e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.29302e+09   # Precharge standby energy rank.1
average_interarrival           =      237.001   # Average request interarrival latency (cycles)
average_read_latency           =       37.593   # Average read request latency (cycles)
average_power                  =      1775.77   # Average power (mW)
average_bandwidth              =      0.32413   # Average bandwidth
total_energy                   =  3.85972e+09   # Total energy (pJ)
