// Seed: 3491651177
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output tri0 id_4;
  input wire id_3;
  inout wire id_2;
  assign module_1.id_7 = 0;
  input wire id_1;
  assign id_4 = 1'b0;
  logic id_7 = -1;
endmodule
module module_1 #(
    parameter id_19 = 32'd57
) (
    input wor id_0,
    input uwire id_1,
    input supply1 id_2,
    output wand id_3,
    output tri1 id_4,
    output wor id_5,
    output tri0 id_6,
    input wor id_7,
    input uwire id_8,
    output logic id_9,
    input tri id_10,
    output wor id_11[1 : id_19],
    output wor id_12,
    input supply1 id_13,
    input wor id_14
    , id_24,
    input supply1 id_15,
    input tri0 id_16,
    input wor id_17,
    output tri0 id_18,
    input wire _id_19,
    output wire id_20,
    input wire id_21
    , id_25,
    input wire id_22
);
  always id_9 <= -1'b0 - id_15;
  wire id_26, id_27;
  parameter id_28 = 1 - {-1'b0 && -1, 1, -1, 1 < -1};
  assign id_3 = {1'd0, id_0, id_25[id_19]};
  integer id_29;
  wire id_30;
  assign id_6 = id_13;
  module_0 modCall_1 (
      id_27,
      id_27,
      id_28,
      id_29,
      id_28,
      id_29
  );
  logic id_31;
  ;
endmodule
