\doxysection{Inc/stm32f4xx.h File Reference}
\label{stm32f4xx_8h}\index{Inc/stm32f4xx.h@{Inc/stm32f4xx.h}}


CMSIS Cortex-\/\+M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for STM32\+F4xx devices.  


{\ttfamily \#include "{}core\+\_\+cm4.\+h"{}}\newline
{\ttfamily \#include "{}system\+\_\+stm32f4xx.\+h"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ ADC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def}
\item 
struct \textbf{ CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network Tx\+Mail\+Box. \end{DoxyCompactList}\item 
struct \textbf{ CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network FIFOMail\+Box. \end{DoxyCompactList}\item 
struct \textbf{ CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network Filter\+Register. \end{DoxyCompactList}\item 
struct \textbf{ CAN\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network. \end{DoxyCompactList}\item 
struct \textbf{ CRC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \textbf{ DAC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \textbf{ DBGMCU\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \textbf{ DCMI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DCMI. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Type\+Def}
\item 
struct \textbf{ ETH\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Ethernet MAC. \end{DoxyCompactList}\item 
struct \textbf{ EXTI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \textbf{ FLASH\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \textbf{ FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller. \end{DoxyCompactList}\item 
struct \textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \textbf{ FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank2. \end{DoxyCompactList}\item 
struct \textbf{ FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank3. \end{DoxyCompactList}\item 
struct \textbf{ FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank4. \end{DoxyCompactList}\item 
struct \textbf{ GPIO\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \textbf{ SYSCFG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \textbf{ I2\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \textbf{ IWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \textbf{ PWR\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \textbf{ RCC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \textbf{ RTC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \textbf{ SDIO\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em SD host Interface. \end{DoxyCompactList}\item 
struct \textbf{ SPI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \textbf{ USART\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \textbf{ WWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \textbf{ CRYP\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Crypto Processor. \end{DoxyCompactList}\item 
struct \textbf{ HASH\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em HASH. \end{DoxyCompactList}\item 
struct \textbf{ RNG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em HASH. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ STM32\+F4\+XX}
\item 
\#define \textbf{ HSE\+\_\+\+VALUE}~((uint32\+\_\+t)8000000)
\begin{DoxyCompactList}\small\item\em Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. \end{DoxyCompactList}\item 
\#define \textbf{ HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}~((uint16\+\_\+t)0x0500)
\begin{DoxyCompactList}\small\item\em In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value. \end{DoxyCompactList}\item 
\#define \textbf{ HSI\+\_\+\+VALUE}~((uint32\+\_\+t)16000000)
\item 
\#define \textbf{ \+\_\+\+\_\+\+STM32\+F4\+XX\+\_\+\+STDPERIPH\+\_\+\+VERSION\+\_\+\+MAIN}~(0x01)
\begin{DoxyCompactList}\small\item\em STM32\+F4\+XX Standard Peripherals Library version number V1.\+0.\+0. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+STM32\+F4\+XX\+\_\+\+STDPERIPH\+\_\+\+VERSION\+\_\+\+SUB1}~(0x00)
\item 
\#define \textbf{ \+\_\+\+\_\+\+STM32\+F4\+XX\+\_\+\+STDPERIPH\+\_\+\+VERSION\+\_\+\+SUB2}~(0x00)
\item 
\#define \textbf{ \+\_\+\+\_\+\+STM32\+F4\+XX\+\_\+\+STDPERIPH\+\_\+\+VERSION\+\_\+\+RC}~(0x00)
\item 
\#define \textbf{ \+\_\+\+\_\+\+STM32\+F4\+XX\+\_\+\+STDPERIPH\+\_\+\+VERSION}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM4\+\_\+\+REV}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}~1
\item 
\#define \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}~4
\item 
\#define \textbf{ \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}~0
\item 
\#define \textbf{ \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}~1
\item 
\#define \textbf{ IS\+\_\+\+FUNCTIONAL\+\_\+\+STATE}(STATE)~(((STATE) == \textbf{ DISABLE}) $\vert$$\vert$ ((STATE) == \textbf{ ENABLE}))
\item 
\#define \textbf{ FLASH\+\_\+\+BASE}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CCMDATARAM\+\_\+\+BASE}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ SRAM1\+\_\+\+BASE}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ SRAM2\+\_\+\+BASE}~((uint32\+\_\+t)0x2001\+C000)
\item 
\#define \textbf{ PERIPH\+\_\+\+BASE}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ BKPSRAM\+\_\+\+BASE}~((uint32\+\_\+t)0x40024000)
\item 
\#define \textbf{ FSMC\+\_\+\+R\+\_\+\+BASE}~((uint32\+\_\+t)0x\+A0000000)
\item 
\#define \textbf{ CCMDATARAM\+\_\+\+BB\+\_\+\+BASE}~((uint32\+\_\+t)0x12000000)
\item 
\#define \textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}~((uint32\+\_\+t)0x22000000)
\item 
\#define \textbf{ SRAM2\+\_\+\+BB\+\_\+\+BASE}~((uint32\+\_\+t)0x2201\+C000)
\item 
\#define \textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE}~((uint32\+\_\+t)0x42000000)
\item 
\#define \textbf{ BKPSRAM\+\_\+\+BB\+\_\+\+BASE}~((uint32\+\_\+t)0x42024000)
\item 
\#define \textbf{ SRAM\+\_\+\+BASE}~\textbf{ SRAM1\+\_\+\+BASE}
\item 
\#define \textbf{ SRAM\+\_\+\+BB\+\_\+\+BASE}~\textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}
\item 
\#define \textbf{ APB1\+PERIPH\+\_\+\+BASE}~\textbf{ PERIPH\+\_\+\+BASE}
\item 
\#define \textbf{ APB2\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00010000)
\item 
\#define \textbf{ AHB1\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00020000)
\item 
\#define \textbf{ AHB2\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x10000000)
\item 
\#define \textbf{ TIM2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0000)
\item 
\#define \textbf{ TIM3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0400)
\item 
\#define \textbf{ TIM4\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0800)
\item 
\#define \textbf{ TIM5\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0\+C00)
\item 
\#define \textbf{ TIM6\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1000)
\item 
\#define \textbf{ TIM7\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1400)
\item 
\#define \textbf{ TIM12\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1800)
\item 
\#define \textbf{ TIM13\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1\+C00)
\item 
\#define \textbf{ TIM14\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2000)
\item 
\#define \textbf{ RTC\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2800)
\item 
\#define \textbf{ WWDG\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2\+C00)
\item 
\#define \textbf{ IWDG\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3000)
\item 
\#define \textbf{ I2\+S2ext\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3400)
\item 
\#define \textbf{ SPI2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3800)
\item 
\#define \textbf{ SPI3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3\+C00)
\item 
\#define \textbf{ I2\+S3ext\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4000)
\item 
\#define \textbf{ USART2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4400)
\item 
\#define \textbf{ USART3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4800)
\item 
\#define \textbf{ UART4\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4\+C00)
\item 
\#define \textbf{ UART5\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5000)
\item 
\#define \textbf{ I2\+C1\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5400)
\item 
\#define \textbf{ I2\+C2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5800)
\item 
\#define \textbf{ I2\+C3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5\+C00)
\item 
\#define \textbf{ CAN1\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x6400)
\item 
\#define \textbf{ CAN2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x6800)
\item 
\#define \textbf{ PWR\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x7000)
\item 
\#define \textbf{ DAC\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x7400)
\item 
\#define \textbf{ TIM1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x0000)
\item 
\#define \textbf{ TIM8\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x0400)
\item 
\#define \textbf{ USART1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x1000)
\item 
\#define \textbf{ USART6\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x1400)
\item 
\#define \textbf{ ADC1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2000)
\item 
\#define \textbf{ ADC2\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2100)
\item 
\#define \textbf{ ADC3\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2200)
\item 
\#define \textbf{ ADC\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2300)
\item 
\#define \textbf{ SDIO\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2\+C00)
\item 
\#define \textbf{ SPI1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3800)
\item 
\#define \textbf{ EXTI\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3\+C00)
\item 
\#define \textbf{ TIM9\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4000)
\item 
\#define \textbf{ TIM10\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4400)
\item 
\#define \textbf{ TIM11\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4800)
\item 
\#define \textbf{ GPIOA\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0000)
\item 
\#define \textbf{ GPIOB\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0400)
\item 
\#define \textbf{ GPIOC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0800)
\item 
\#define \textbf{ GPIOD\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0\+C00)
\item 
\#define \textbf{ GPIOE\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1000)
\item 
\#define \textbf{ GPIOF\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1400)
\item 
\#define \textbf{ GPIOG\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1800)
\item 
\#define \textbf{ GPIOH\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1\+C00)
\item 
\#define \textbf{ GPIOI\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x2000)
\item 
\#define \textbf{ CRC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3000)
\item 
\#define \textbf{ RCC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3800)
\item 
\#define \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3\+C00)
\item 
\#define \textbf{ DMA1\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x6000)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x010)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream1\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x028)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x040)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x058)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x070)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream5\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x088)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x0\+A0)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x0\+B8)
\item 
\#define \textbf{ DMA2\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x6400)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream0\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x010)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x028)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x040)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x058)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream4\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x070)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream5\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x088)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x0\+A0)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x0\+B8)
\item 
\#define \textbf{ ETH\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x8000)
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE})
\item 
\#define \textbf{ ETH\+\_\+\+MMC\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE} + 0x0100)
\item 
\#define \textbf{ ETH\+\_\+\+PTP\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE} + 0x0700)
\item 
\#define \textbf{ ETH\+\_\+\+DMA\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE} + 0x1000)
\item 
\#define \textbf{ DCMI\+\_\+\+BASE}~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x50000)
\item 
\#define \textbf{ CRYP\+\_\+\+BASE}~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x60000)
\item 
\#define \textbf{ HASH\+\_\+\+BASE}~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x60400)
\item 
\#define \textbf{ RNG\+\_\+\+BASE}~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x60800)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0000)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0104)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0060)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0080)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x00\+A0)
\item 
\#define \textbf{ DBGMCU\+\_\+\+BASE}~((uint32\+\_\+t )0x\+E0042000)
\item 
\#define \textbf{ TIM2}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM2\+\_\+\+BASE})
\item 
\#define \textbf{ TIM3}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM3\+\_\+\+BASE})
\item 
\#define \textbf{ TIM4}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM4\+\_\+\+BASE})
\item 
\#define \textbf{ TIM5}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM5\+\_\+\+BASE})
\item 
\#define \textbf{ TIM6}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM6\+\_\+\+BASE})
\item 
\#define \textbf{ TIM7}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM7\+\_\+\+BASE})
\item 
\#define \textbf{ TIM12}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM12\+\_\+\+BASE})
\item 
\#define \textbf{ TIM13}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM13\+\_\+\+BASE})
\item 
\#define \textbf{ TIM14}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM14\+\_\+\+BASE})
\item 
\#define \textbf{ RTC}~((\textbf{ RTC\+\_\+\+Type\+Def} $\ast$) \textbf{ RTC\+\_\+\+BASE})
\item 
\#define \textbf{ WWDG}~((\textbf{ WWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ WWDG\+\_\+\+BASE})
\item 
\#define \textbf{ IWDG}~((\textbf{ IWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ IWDG\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+S2ext}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+S2ext\+\_\+\+BASE})
\item 
\#define \textbf{ SPI2}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI2\+\_\+\+BASE})
\item 
\#define \textbf{ SPI3}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI3\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+S3ext}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+S3ext\+\_\+\+BASE})
\item 
\#define \textbf{ USART2}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART2\+\_\+\+BASE})
\item 
\#define \textbf{ USART3}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART3\+\_\+\+BASE})
\item 
\#define \textbf{ UART4}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ UART4\+\_\+\+BASE})
\item 
\#define \textbf{ UART5}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ UART5\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C1}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C1\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C2}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C2\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C3}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C3\+\_\+\+BASE})
\item 
\#define \textbf{ CAN1}~((\textbf{ CAN\+\_\+\+Type\+Def} $\ast$) \textbf{ CAN1\+\_\+\+BASE})
\item 
\#define \textbf{ CAN2}~((\textbf{ CAN\+\_\+\+Type\+Def} $\ast$) \textbf{ CAN2\+\_\+\+BASE})
\item 
\#define \textbf{ PWR}~((\textbf{ PWR\+\_\+\+Type\+Def} $\ast$) \textbf{ PWR\+\_\+\+BASE})
\item 
\#define \textbf{ DAC}~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) \textbf{ DAC\+\_\+\+BASE})
\item 
\#define \textbf{ TIM1}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM1\+\_\+\+BASE})
\item 
\#define \textbf{ TIM8}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM8\+\_\+\+BASE})
\item 
\#define \textbf{ USART1}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART1\+\_\+\+BASE})
\item 
\#define \textbf{ USART6}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART6\+\_\+\+BASE})
\item 
\#define \textbf{ ADC}~((\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC\+\_\+\+BASE})
\item 
\#define \textbf{ ADC1}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC1\+\_\+\+BASE})
\item 
\#define \textbf{ ADC2}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC2\+\_\+\+BASE})
\item 
\#define \textbf{ ADC3}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC3\+\_\+\+BASE})
\item 
\#define \textbf{ SDIO}~((\textbf{ SDIO\+\_\+\+Type\+Def} $\ast$) \textbf{ SDIO\+\_\+\+BASE})
\item 
\#define \textbf{ SPI1}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI1\+\_\+\+BASE})
\item 
\#define \textbf{ SYSCFG}~((\textbf{ SYSCFG\+\_\+\+Type\+Def} $\ast$) \textbf{ SYSCFG\+\_\+\+BASE})
\item 
\#define \textbf{ EXTI}~((\textbf{ EXTI\+\_\+\+Type\+Def} $\ast$) \textbf{ EXTI\+\_\+\+BASE})
\item 
\#define \textbf{ TIM9}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM9\+\_\+\+BASE})
\item 
\#define \textbf{ TIM10}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM10\+\_\+\+BASE})
\item 
\#define \textbf{ TIM11}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM11\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOA}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOA\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOB}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOB\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOC}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOC\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOD}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOD\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOE}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOE\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOF}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOF\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOG}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOG\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOH}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOH\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOI}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOI\+\_\+\+BASE})
\item 
\#define \textbf{ CRC}~((\textbf{ CRC\+\_\+\+Type\+Def} $\ast$) \textbf{ CRC\+\_\+\+BASE})
\item 
\#define \textbf{ RCC}~((\textbf{ RCC\+\_\+\+Type\+Def} $\ast$) \textbf{ RCC\+\_\+\+BASE})
\item 
\#define \textbf{ FLASH}~((\textbf{ FLASH\+\_\+\+Type\+Def} $\ast$) \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream0}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream1}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream2}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream3}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream4}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream5}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream5\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream6}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream7}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream0}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream0\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream1}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream2}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream3}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream4}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream4\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream5}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream5\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream6}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream7}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+BASE})
\item 
\#define \textbf{ ETH}~((\textbf{ ETH\+\_\+\+Type\+Def} $\ast$) \textbf{ ETH\+\_\+\+BASE})
\item 
\#define \textbf{ DCMI}~((\textbf{ DCMI\+\_\+\+Type\+Def} $\ast$) \textbf{ DCMI\+\_\+\+BASE})
\item 
\#define \textbf{ CRYP}~((\textbf{ CRYP\+\_\+\+Type\+Def} $\ast$) \textbf{ CRYP\+\_\+\+BASE})
\item 
\#define \textbf{ HASH}~((\textbf{ HASH\+\_\+\+Type\+Def} $\ast$) \textbf{ HASH\+\_\+\+BASE})
\item 
\#define \textbf{ RNG}~((\textbf{ RNG\+\_\+\+Type\+Def} $\ast$) \textbf{ RNG\+\_\+\+BASE})
\item 
\#define \textbf{ FSMC\+\_\+\+Bank1}~((\textbf{ FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ FSMC\+\_\+\+Bank1E}~((\textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ FSMC\+\_\+\+Bank2}~((\textbf{ FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ FSMC\+\_\+\+Bank3}~((\textbf{ FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ FSMC\+\_\+\+Bank4}~((\textbf{ FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ DBGMCU}~((\textbf{ DBGMCU\+\_\+\+Type\+Def} $\ast$) \textbf{ DBGMCU\+\_\+\+BASE})
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+AWD}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+EOC}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+JEOC}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+JSTRT}~((uint8\+\_\+t)0x08)
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+STRT}~((uint8\+\_\+t)0x10)
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+OVR}~((uint8\+\_\+t)0x20)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+EOCIE}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDIE}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JEOCIE}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+SCAN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAUTO}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCEN}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JDISCEN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES}~((uint32\+\_\+t)0x03000000)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+OVRIE}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+ADON}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+CONT}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+DMA}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+DDS}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EOCS}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+ALIGN}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN}~((uint32\+\_\+t)0x00300000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JSWSTART}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+SWSTART}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10}~((uint32\+\_\+t)0x00000007)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11}~((uint32\+\_\+t)0x00000038)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12}~((uint32\+\_\+t)0x000001\+C0)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+2}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13}~((uint32\+\_\+t)0x00000\+E00)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14}~((uint32\+\_\+t)0x00007000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15}~((uint32\+\_\+t)0x00038000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+2}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17}~((uint32\+\_\+t)0x00\+E00000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+2}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18}~((uint32\+\_\+t)0x07000000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0}~((uint32\+\_\+t)0x00000007)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1}~((uint32\+\_\+t)0x00000038)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2}~((uint32\+\_\+t)0x000001\+C0)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+2}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3}~((uint32\+\_\+t)0x00000\+E00)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4}~((uint32\+\_\+t)0x00007000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5}~((uint32\+\_\+t)0x00038000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+2}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7}~((uint32\+\_\+t)0x00\+E00000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+2}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8}~((uint32\+\_\+t)0x07000000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9}~((uint32\+\_\+t)0x38000000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+0}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+1}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+2}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \textbf{ ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \textbf{ ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \textbf{ ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \textbf{ ADC\+\_\+\+HTR\+\_\+\+HT}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \textbf{ ADC\+\_\+\+LTR\+\_\+\+LT}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+0}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+3}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+4}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+3}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+4}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+L}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11}~((uint32\+\_\+t)0x01\+F00000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+4}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12}~((uint32\+\_\+t)0x3\+E000000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+0}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+1}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+2}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+3}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+4}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+0}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+3}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+4}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+3}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+4}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5}~((uint32\+\_\+t)0x01\+F00000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+4}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6}~((uint32\+\_\+t)0x3\+E000000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+0}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+1}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+2}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+3}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+4}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL}~((uint32\+\_\+t)0x00300000)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ ADC\+\_\+\+JDR1\+\_\+\+JDATA}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ ADC\+\_\+\+JDR2\+\_\+\+JDATA}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ ADC\+\_\+\+JDR3\+\_\+\+JDATA}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ ADC\+\_\+\+JDR4\+\_\+\+JDATA}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC1}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JSTRT1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+STRT1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+DOVR1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD2}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC2}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JSTRT2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+STRT2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+DOVR2}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD3}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC3}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JSTRT3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+STRT3}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+DOVR3}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DDS}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE}~((uint32\+\_\+t)0x00030000)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATE}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+TSVREFE}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA1}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA2}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+INRQ}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+SLEEP}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+TXFP}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+RFLM}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+NART}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+AWUM}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+ABOM}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+TTCM}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+RESET}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+INAK}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+SLAK}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+ERRI}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+WKUI}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+SLAKI}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+TXM}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+RXM}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+SAMP}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+RX}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+RQCP0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TXOK0}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ALST0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TERR0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ABRQ0}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+RQCP1}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TXOK1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ALST1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TERR1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ABRQ1}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+RQCP2}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TXOK2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ALST2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TERR2}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ABRQ2}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+CODE}~((uint32\+\_\+t)0x03000000)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TME}~((uint32\+\_\+t)0x1\+C000000)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TME0}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TME1}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TME2}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+LOW}~((uint32\+\_\+t)0x\+E0000000)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+LOW0}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+LOW1}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+LOW2}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+RF0\+R\+\_\+\+FMP0}~((uint8\+\_\+t)0x03)
\item 
\#define \textbf{ CAN\+\_\+\+RF0\+R\+\_\+\+FULL0}~((uint8\+\_\+t)0x08)
\item 
\#define \textbf{ CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0}~((uint8\+\_\+t)0x10)
\item 
\#define \textbf{ CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0}~((uint8\+\_\+t)0x20)
\item 
\#define \textbf{ CAN\+\_\+\+RF1\+R\+\_\+\+FMP1}~((uint8\+\_\+t)0x03)
\item 
\#define \textbf{ CAN\+\_\+\+RF1\+R\+\_\+\+FULL1}~((uint8\+\_\+t)0x08)
\item 
\#define \textbf{ CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1}~((uint8\+\_\+t)0x10)
\item 
\#define \textbf{ CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1}~((uint8\+\_\+t)0x20)
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+TMEIE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FMPIE0}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FFIE0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FOVIE0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FMPIE1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FFIE1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FOVIE1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+EWGIE}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+EPVIE}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+BOFIE}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+LECIE}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+ERRIE}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+WKUIE}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+SLKIE}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+EWGF}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+EPVF}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+BOFF}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+LEC}~((uint32\+\_\+t)0x00000070)
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+TEC}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+REC}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+BRP}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS1}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS2}~((uint32\+\_\+t)0x00700000)
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+SJW}~((uint32\+\_\+t)0x03000000)
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+LBKM}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+SILM}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+RTR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+IDE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+EXID}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+STID}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \textbf{ CAN\+\_\+\+TDT0\+R\+\_\+\+DLC}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ CAN\+\_\+\+TDT0\+R\+\_\+\+TGT}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+TDT0\+R\+\_\+\+TIME}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \textbf{ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+RTR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+IDE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+EXID}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+STID}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \textbf{ CAN\+\_\+\+TDT1\+R\+\_\+\+DLC}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ CAN\+\_\+\+TDT1\+R\+\_\+\+TGT}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+TDT1\+R\+\_\+\+TIME}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \textbf{ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+RTR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+IDE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+EXID}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+STID}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \textbf{ CAN\+\_\+\+TDT2\+R\+\_\+\+DLC}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ CAN\+\_\+\+TDT2\+R\+\_\+\+TGT}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+TDT2\+R\+\_\+\+TIME}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \textbf{ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ CAN\+\_\+\+RI0\+R\+\_\+\+RTR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+RI0\+R\+\_\+\+IDE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+RI0\+R\+\_\+\+EXID}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \textbf{ CAN\+\_\+\+RI0\+R\+\_\+\+STID}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \textbf{ CAN\+\_\+\+RDT0\+R\+\_\+\+DLC}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ CAN\+\_\+\+RDT0\+R\+\_\+\+FMI}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ CAN\+\_\+\+RDT0\+R\+\_\+\+TIME}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \textbf{ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ CAN\+\_\+\+RI1\+R\+\_\+\+RTR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+RI1\+R\+\_\+\+IDE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+RI1\+R\+\_\+\+EXID}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \textbf{ CAN\+\_\+\+RI1\+R\+\_\+\+STID}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \textbf{ CAN\+\_\+\+RDT1\+R\+\_\+\+DLC}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ CAN\+\_\+\+RDT1\+R\+\_\+\+FMI}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ CAN\+\_\+\+RDT1\+R\+\_\+\+TIME}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \textbf{ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ CAN\+\_\+\+FMR\+\_\+\+FINIT}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM}~((uint16\+\_\+t)0x3\+FFF)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM0}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM3}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM4}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM5}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM6}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM7}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM8}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM9}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM10}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM11}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM12}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM13}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC}~((uint16\+\_\+t)0x3\+FFF)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC0}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC3}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC4}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC5}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC6}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC7}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC8}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC9}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC10}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC11}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC12}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC13}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA}~((uint16\+\_\+t)0x3\+FFF)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT}~((uint16\+\_\+t)0x3\+FFF)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT0}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT3}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT4}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT5}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT6}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT7}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT8}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT9}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT10}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT11}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT12}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT13}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ CRC\+\_\+\+DR\+\_\+\+DR}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+RESET}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+ALGODIR}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+ALGOMODE}~((uint32\+\_\+t)0x00000038)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+TDES\+\_\+\+ECB}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+TDES\+\_\+\+CBC}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+DES\+\_\+\+ECB}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+DES\+\_\+\+CBC}~((uint32\+\_\+t)0x00000018)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+AES\+\_\+\+ECB}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+AES\+\_\+\+CBC}~((uint32\+\_\+t)0x00000028)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+AES\+\_\+\+CTR}~((uint32\+\_\+t)0x00000030)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+AES\+\_\+\+KEY}~((uint32\+\_\+t)0x00000038)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+DATATYPE}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+KEYSIZE}~((uint32\+\_\+t)0x00000300)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+KEYSIZE\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+KEYSIZE\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+FFLUSH}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ CRYP\+\_\+\+CR\+\_\+\+CRYPEN}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ CRYP\+\_\+\+SR\+\_\+\+IFEM}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CRYP\+\_\+\+SR\+\_\+\+IFNF}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CRYP\+\_\+\+SR\+\_\+\+OFNE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ CRYP\+\_\+\+SR\+\_\+\+OFFU}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ CRYP\+\_\+\+SR\+\_\+\+BUSY}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ CRYP\+\_\+\+DMACR\+\_\+\+DIEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CRYP\+\_\+\+DMACR\+\_\+\+DOEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CRYP\+\_\+\+IMSCR\+\_\+\+INIM}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CRYP\+\_\+\+IMSCR\+\_\+\+OUTIM}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CRYP\+\_\+\+RISR\+\_\+\+OUTRIS}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CRYP\+\_\+\+RISR\+\_\+\+INRIS}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ CRYP\+\_\+\+MISR\+\_\+\+INMIS}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ CRYP\+\_\+\+MISR\+\_\+\+OUTMIS}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+EN1}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+BOFF1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TEN1}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1}~((uint32\+\_\+t)0x00000038)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAEN1}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+EN2}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+BOFF2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TEN2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2}~((uint32\+\_\+t)0x00380000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+0}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+1}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+2}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+0}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+1}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAEN2}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR}~((uint16\+\_\+t)0x\+FFF0)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR}~((uint16\+\_\+t)0x\+FFF0)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR}~((uint32\+\_\+t)0x0\+FFF0000)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR}~((uint32\+\_\+t)0x0000\+FFF0)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR}~((uint32\+\_\+t)0x\+FFF00000)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR}~((uint16\+\_\+t)0x\+FF00)
\item 
\#define \textbf{ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \textbf{ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DMAUDR1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DMAUDR2}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+CAPTURE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+CM}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+CROP}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+JPEG}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+ESS}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+PCKPOL}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+HSPOL}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+VSPOL}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+FCRC\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+FCRC\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+EDM\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+EDM\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+CRE}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+ENABLE}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ DCMI\+\_\+\+SR\+\_\+\+HSYNC}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DCMI\+\_\+\+SR\+\_\+\+VSYNC}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ DCMI\+\_\+\+SR\+\_\+\+FNE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+FRAME\+\_\+\+RIS}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+OVF\+\_\+\+RIS}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+ERR\+\_\+\+RIS}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+VSYNC\+\_\+\+RIS}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+LINE\+\_\+\+RIS}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+OVF\+\_\+\+IE}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+FRAME\+\_\+\+MIS}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+OVF\+\_\+\+MIS}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+ERR\+\_\+\+MIS}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+VSYNC\+\_\+\+MIS}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+LINE\+\_\+\+MIS}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+OVF\+\_\+\+ISC}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL}~((uint32\+\_\+t)0x0\+E000000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+0}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+1}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+2}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST}~((uint32\+\_\+t)0x01800000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+0}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+1}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST}~((uint32\+\_\+t)0x00600000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+ACK}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CT}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DBM}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL}~((uint32\+\_\+t)0x00030000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE}~((uint32\+\_\+t)0x00006000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE}~((uint32\+\_\+t)0x00001800)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+0}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+1}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MINC}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINC}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS}~((uint32\+\_\+t)0x00000038)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH}~((uint32\+\_\+t)0x00000003)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF3}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF3}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF3}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF3}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF2}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF2}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF2}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF2}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF1}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF0}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF7}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF7}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF7}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF7}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF7}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF6}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF6}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF6}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF6}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF6}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF5}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF5}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF5}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF5}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF5}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF4}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF4}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF4}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF4}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY}~((uint32\+\_\+t)0x00000007)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS}~((uint32\+\_\+t)0x00000003)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS}~((uint32\+\_\+t)0x00000005)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS}~((uint32\+\_\+t)0x00000006)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS}~((uint32\+\_\+t)0x00000007)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCEN}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCRST}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS}~((uint32\+\_\+t)0x40023\+C00)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~((uint32\+\_\+t)0x40023\+C03)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+SOP}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGPERR}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PG}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SER}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+3}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+8}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+9}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+10}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+11}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MBKEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MUXEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MTYP}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MWID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+FACCEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+BURSTEN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WAITPOL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WRAPMOD}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WAITCFG}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WREN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WAITEN}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+EXTMOD}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+ASYNCWAIT}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+CBURSTRW}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MBKEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MUXEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MTYP}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MWID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+FACCEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+BURSTEN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WAITPOL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WRAPMOD}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WAITCFG}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WREN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WAITEN}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+EXTMOD}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+ASYNCWAIT}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+CBURSTRW}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MBKEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MUXEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MTYP}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MWID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+FACCEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+BURSTEN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WAITPOL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WRAPMOD}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WAITCFG}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WREN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WAITEN}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+EXTMOD}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+ASYNCWAIT}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+CBURSTRW}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MBKEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MUXEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MTYP}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MWID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+FACCEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+BURSTEN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WAITPOL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WRAPMOD}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WAITCFG}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WREN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WAITEN}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+EXTMOD}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+ASYNCWAIT}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+CBURSTRW}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PWAITEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PBKEN}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PTYP}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PWID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+3}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+3}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+0}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+1}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+2}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PWAITEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PBKEN}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PTYP}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PWID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+3}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+3}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+0}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+1}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+2}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PWAITEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PBKEN}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PTYP}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PWID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+3}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+3}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+0}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+1}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+2}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+IRS}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+ILS}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+IFS}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+IREN}~((uint8\+\_\+t)0x08)
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+ILEN}~((uint8\+\_\+t)0x10)
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+IFEN}~((uint8\+\_\+t)0x20)
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+FEMPT}~((uint8\+\_\+t)0x40)
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+IRS}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+ILS}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+IFS}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+IREN}~((uint8\+\_\+t)0x08)
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+ILEN}~((uint8\+\_\+t)0x10)
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+IFEN}~((uint8\+\_\+t)0x20)
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+FEMPT}~((uint8\+\_\+t)0x40)
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+IRS}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+ILS}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+IFS}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+IREN}~((uint8\+\_\+t)0x08)
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+ILEN}~((uint8\+\_\+t)0x10)
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+IFEN}~((uint8\+\_\+t)0x20)
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+FEMPT}~((uint8\+\_\+t)0x40)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ FSMC\+\_\+\+ECCR2\+\_\+\+ECC2}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ FSMC\+\_\+\+ECCR3\+\_\+\+ECC3}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0}~((uint32\+\_\+t)0x00000003)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2}~((uint32\+\_\+t)0x00000030)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4}~((uint32\+\_\+t)0x00000300)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6}~((uint32\+\_\+t)0x00003000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8}~((uint32\+\_\+t)0x00030000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10}~((uint32\+\_\+t)0x00300000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12}~((uint32\+\_\+t)0x03000000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0}~((uint32\+\_\+t)0x00000003)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2}~((uint32\+\_\+t)0x00000030)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4}~((uint32\+\_\+t)0x00000300)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6}~((uint32\+\_\+t)0x00003000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+0}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+1}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8}~((uint32\+\_\+t)0x00030000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10}~((uint32\+\_\+t)0x00300000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+0}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+1}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12}~((uint32\+\_\+t)0x03000000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+0}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+1}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+0}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+1}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0}~((uint32\+\_\+t)0x00000003)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2}~((uint32\+\_\+t)0x00000030)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4}~((uint32\+\_\+t)0x00000300)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6}~((uint32\+\_\+t)0x00003000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+0}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+1}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8}~((uint32\+\_\+t)0x00030000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10}~((uint32\+\_\+t)0x00300000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+0}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+1}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12}~((uint32\+\_\+t)0x03000000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+0}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+1}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+0}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+1}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+0}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+1}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+2}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+3}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+4}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+5}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+6}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+7}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+8}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+9}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+10}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+11}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+12}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+13}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+14}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+15}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+0}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+1}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+2}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+3}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+4}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+5}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+6}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+7}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+8}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+9}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+10}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+11}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+12}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+13}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+14}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+15}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+8}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+9}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+10}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+11}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+12}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+13}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+14}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+15}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ HASH\+\_\+\+CR\+\_\+\+INIT}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ HASH\+\_\+\+CR\+\_\+\+DMAE}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ HASH\+\_\+\+CR\+\_\+\+DATATYPE}~((uint32\+\_\+t)0x00000030)
\item 
\#define \textbf{ HASH\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ HASH\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ HASH\+\_\+\+CR\+\_\+\+MODE}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ HASH\+\_\+\+CR\+\_\+\+ALGO}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ HASH\+\_\+\+CR\+\_\+\+NBW}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \textbf{ HASH\+\_\+\+CR\+\_\+\+NBW\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ HASH\+\_\+\+CR\+\_\+\+NBW\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ HASH\+\_\+\+CR\+\_\+\+NBW\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ HASH\+\_\+\+CR\+\_\+\+NBW\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ HASH\+\_\+\+CR\+\_\+\+DINNE}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ HASH\+\_\+\+CR\+\_\+\+LKEY}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ HASH\+\_\+\+STR\+\_\+\+NBW}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \textbf{ HASH\+\_\+\+STR\+\_\+\+NBW\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ HASH\+\_\+\+STR\+\_\+\+NBW\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ HASH\+\_\+\+STR\+\_\+\+NBW\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ HASH\+\_\+\+STR\+\_\+\+NBW\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ HASH\+\_\+\+STR\+\_\+\+NBW\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ HASH\+\_\+\+STR\+\_\+\+DCAL}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ HASH\+\_\+\+IMR\+\_\+\+DINIM}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ HASH\+\_\+\+IMR\+\_\+\+DCIM}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ HASH\+\_\+\+SR\+\_\+\+DINIS}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ HASH\+\_\+\+SR\+\_\+\+DCIS}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ HASH\+\_\+\+SR\+\_\+\+DMAS}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ HASH\+\_\+\+SR\+\_\+\+BUSY}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENARP}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENGC}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+START}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOP}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ACK}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+POS}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PEC}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERT}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ}~((uint16\+\_\+t)0x003F)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+4}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+5}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+DMAEN}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+LAST}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+7}~((uint16\+\_\+t)0x00\+FE)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+9}~((uint16\+\_\+t)0x0300)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD3}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD4}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD5}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD6}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD7}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD9}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ADD2}~((uint8\+\_\+t)0x\+FE)
\item 
\#define \textbf{ I2\+C\+\_\+\+DR\+\_\+\+DR}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SB}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADDR}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BTF}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADD10}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+STOPF}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+RXNE}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TXE}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BERR}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ARLO}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+AF}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+OVR}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+PECERR}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+MSL}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+BUSY}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+TRA}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+DUALF}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+PEC}~((uint16\+\_\+t)0x\+FF00)
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+CCR}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+DUTY}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+FS}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ I2\+C\+\_\+\+TRISE\+\_\+\+TRISE}~((uint8\+\_\+t)0x3F)
\item 
\#define \textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR}~((uint8\+\_\+t)0x07)
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+LPDS}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PDDS}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+CWUF}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+CSBF}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PVDE}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS}~((uint16\+\_\+t)0x00\+E0)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}~((uint16\+\_\+t)0x0060)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}~((uint16\+\_\+t)0x00\+A0)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}~((uint16\+\_\+t)0x00\+E0)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+DBP}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+FPDS}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+VOS}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PMODE}~\textbf{ PWR\+\_\+\+CR\+\_\+\+VOS}
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+WUF}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+SBF}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+PVDO}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+BRR}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+EWUP}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+BRE}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+VOSRDY}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+REGRDY}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+VOSRDY}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM}~((uint32\+\_\+t)0x000000\+F8)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+0}~((uint32\+\_\+t)0x00000008
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+1}~((uint32\+\_\+t)0x00000010
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+2}~((uint32\+\_\+t)0x00000020
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+3}~((uint32\+\_\+t)0x00000040
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+4}~((uint32\+\_\+t)0x00000080
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+0}~((uint32\+\_\+t)0x00000100
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+1}~((uint32\+\_\+t)0x00000200
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+2}~((uint32\+\_\+t)0x00000400
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+3}~((uint32\+\_\+t)0x00000800
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+4}~((uint32\+\_\+t)0x00001000
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+5}~((uint32\+\_\+t)0x00002000
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+6}~((uint32\+\_\+t)0x00004000
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+7}~((uint32\+\_\+t)0x00008000
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}~((uint32\+\_\+t)0x0000003F)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}~((uint32\+\_\+t)0x00007\+FC0)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+7}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+8}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}~((uint32\+\_\+t)0x00030000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW}~((uint32\+\_\+t)0x00000003)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}~((uint32\+\_\+t)0x00000090)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}~((uint32\+\_\+t)0x000000\+B0)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}~((uint32\+\_\+t)0x000000\+D0)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1}~((uint32\+\_\+t)0x00001\+C00)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}~((uint32\+\_\+t)0x00001400)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}~((uint32\+\_\+t)0x00001800)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}~((uint32\+\_\+t)0x00001\+C00)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}~((uint32\+\_\+t)0x0000\+A000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE}~((uint32\+\_\+t)0x001\+F0000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1}~((uint32\+\_\+t)0x00600000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}~((uint32\+\_\+t)0x07000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}~((uint32\+\_\+t)0x38000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+0}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+1}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+2}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYF}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYF}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSF}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYC}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYC}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSC}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOFRST}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOGRST}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOIRST}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETHMACRST}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHRST}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+CRYPRST}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+HSAHRST}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMCRST}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM12\+RST}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM13\+RST}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM14\+RST}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGEN}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACEN}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACTXEN}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACRXEN}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACPTPEN}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+CRYPEN}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+HASHEN}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMCEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACLPEN}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACTXLPEN}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACRXLPEN}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACPTPLPEN}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+CRYPLPEN}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+HASHLPEN}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FSMCLPEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN2\+LPEN}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+PEN}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}~((uint32\+\_\+t)0x00000300)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+BORRSTF}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PADRSTF}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PORRSTF}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WDGRSTF}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+MODPER}~((uint32\+\_\+t)0x00001\+FFF)
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP}~((uint32\+\_\+t)0x0\+FFFE000)
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN}~((uint32\+\_\+t)0x00007\+FC0)
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR}~((uint32\+\_\+t)0x70000000)
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+RNGEN}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+IE}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+DRDY}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+CECS}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+SECS}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+CEIS}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+SEIS}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT}~((uint32\+\_\+t)0x00007000)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MT}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT}~((uint32\+\_\+t)0x00000030)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COE}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL}~((uint32\+\_\+t)0x00600000)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+POL}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BCK}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1H}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1H}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSE}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+DCE}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+FMT}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL}~((uint32\+\_\+t)0x00000007)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+RECALPF}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP1F}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TSOVF}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TSF}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTF}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBF}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAF}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INIT}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INITF}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+RSF}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INITS}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+SHPF}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTWF}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBWF}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAWF}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}~((uint32\+\_\+t)0x007\+F0000)
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}~((uint32\+\_\+t)0x00001\+FFF)
\item 
\#define \textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DCS}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DC}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT}~((uint32\+\_\+t)0x00007000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT}~((uint32\+\_\+t)0x00007000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \textbf{ RTC\+\_\+\+SSR\+\_\+\+SS}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}~((uint32\+\_\+t)0x00007\+FFF)
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT}~((uint32\+\_\+t)0x00007000)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT}~((uint32\+\_\+t)0x00000030)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM}~((uint32\+\_\+t)0x000001\+FF)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPINSEL}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH}~((uint32\+\_\+t)0x00006000)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT}~((uint32\+\_\+t)0x00001800)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+0}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+1}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ}~((uint32\+\_\+t)0x00000700)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1E}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS}~((uint32\+\_\+t)0x00007\+FFF)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}~((uint32\+\_\+t)0x00007\+FFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP0R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP1R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP2R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP3R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP4R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP5R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP6R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP7R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP8R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP9R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP10R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP11R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP12R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP13R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP14R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP15R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP16R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP17R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP18R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ RTC\+\_\+\+BKP19R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL}~((uint8\+\_\+t)0x03)
\item 
\#define \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+0}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+1}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS}~((uint16\+\_\+t)0x1800)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+0}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+1}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ SDIO\+\_\+\+ARG\+\_\+\+CMDARG}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX}~((uint16\+\_\+t)0x003F)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+0}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+1}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITINT}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITPEND}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CPSMEN}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+NIEN}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CEATACMD}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD}~((uint8\+\_\+t)0x3F)
\item 
\#define \textbf{ SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH}~((uint32\+\_\+t)0x01\+FFFFFF)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTEN}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT}~((uint32\+\_\+t)0x01\+FFFFFF)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXUNDERR}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXOVERR}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDREND}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDSENT}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DATAEND}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+STBITERR}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DBCKEND}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDACT}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXACT}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXACT}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOF}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOF}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOE}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOE}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXDAVL}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXDAVL}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+SDIOIT}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CEATAEND}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DATAENDC}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+STBITERRC}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+SDIOITC}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXACTIE}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXACTIE}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT}~((uint32\+\_\+t)0x00\+FFFFFF)
\item 
\#define \textbf{ SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR}~((uint16\+\_\+t)0x0038)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+DFF}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE}~((uint8\+\_\+t)0x20)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE}~((uint8\+\_\+t)0x40)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE}~((uint8\+\_\+t)0x80)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+TXE}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+UDR}~((uint8\+\_\+t)0x08)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR}~((uint8\+\_\+t)0x10)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+MODF}~((uint8\+\_\+t)0x20)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+OVR}~((uint8\+\_\+t)0x40)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+BSY}~((uint8\+\_\+t)0x80)
\item 
\#define \textbf{ SPI\+\_\+\+DR\+\_\+\+DR}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}~((uint16\+\_\+t)0x0006)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}~((uint16\+\_\+t)0x0030)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}~((uint16\+\_\+t)0x0300)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}~((uint32\+\_\+t)0x00000003)
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII}~\textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0}~((uint16\+\_\+t)0x000F)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI0 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}~((uint16\+\_\+t)0x0003)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF}~((uint16\+\_\+t)0x0005)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG}~((uint16\+\_\+t)0x0006)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PH}~((uint16\+\_\+t)0x0007)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PI}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI1 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}~((uint16\+\_\+t)0x0030)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF}~((uint16\+\_\+t)0x0050)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG}~((uint16\+\_\+t)0x0060)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PH}~((uint16\+\_\+t)0x0070)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PI}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI2 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}~((uint16\+\_\+t)0x0300)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF}~((uint16\+\_\+t)0x0500)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG}~((uint16\+\_\+t)0x0600)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PH}~((uint16\+\_\+t)0x0700)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PI}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI3 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}~((uint16\+\_\+t)0x3000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF}~((uint16\+\_\+t)0x5000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG}~((uint16\+\_\+t)0x6000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PH}~((uint16\+\_\+t)0x7000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PI}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4}~((uint16\+\_\+t)0x000F)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI4 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}~((uint16\+\_\+t)0x0003)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF}~((uint16\+\_\+t)0x0005)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG}~((uint16\+\_\+t)0x0006)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PH}~((uint16\+\_\+t)0x0007)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PI}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI5 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}~((uint16\+\_\+t)0x0030)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF}~((uint16\+\_\+t)0x0050)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG}~((uint16\+\_\+t)0x0060)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PH}~((uint16\+\_\+t)0x0070)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PI}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI6 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}~((uint16\+\_\+t)0x0300)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF}~((uint16\+\_\+t)0x0500)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG}~((uint16\+\_\+t)0x0600)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PH}~((uint16\+\_\+t)0x0700)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PI}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI7 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}~((uint16\+\_\+t)0x3000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF}~((uint16\+\_\+t)0x5000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG}~((uint16\+\_\+t)0x6000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PH}~((uint16\+\_\+t)0x7000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PI}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8}~((uint16\+\_\+t)0x000F)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI8 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}~((uint16\+\_\+t)0x0003)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF}~((uint16\+\_\+t)0x0005)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG}~((uint16\+\_\+t)0x0006)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PH}~((uint16\+\_\+t)0x0007)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PI}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI9 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}~((uint16\+\_\+t)0x0030)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF}~((uint16\+\_\+t)0x0050)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG}~((uint16\+\_\+t)0x0060)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PH}~((uint16\+\_\+t)0x0070)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PI}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI10 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}~((uint16\+\_\+t)0x0300)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF}~((uint16\+\_\+t)0x0500)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG}~((uint16\+\_\+t)0x0600)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PH}~((uint16\+\_\+t)0x0700)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PI}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI11 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}~((uint16\+\_\+t)0x3000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF}~((uint16\+\_\+t)0x5000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG}~((uint16\+\_\+t)0x6000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PH}~((uint16\+\_\+t)0x7000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PI}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12}~((uint16\+\_\+t)0x000F)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI12 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}~((uint16\+\_\+t)0x0003)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF}~((uint16\+\_\+t)0x0005)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG}~((uint16\+\_\+t)0x0006)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI12\+\_\+\+PH}~((uint16\+\_\+t)0x0007)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI13 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}~((uint16\+\_\+t)0x0030)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF}~((uint16\+\_\+t)0x0050)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG}~((uint16\+\_\+t)0x0060)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI13\+\_\+\+PH}~((uint16\+\_\+t)0x0070)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI14 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}~((uint16\+\_\+t)0x0300)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF}~((uint16\+\_\+t)0x0500)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG}~((uint16\+\_\+t)0x0600)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI14\+\_\+\+PH}~((uint16\+\_\+t)0x0700)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI15 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}~((uint16\+\_\+t)0x3000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF}~((uint16\+\_\+t)0x5000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG}~((uint16\+\_\+t)0x6000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI15\+\_\+\+PH}~((uint16\+\_\+t)0x7000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+READY}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+URS}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS}~((uint16\+\_\+t)0x0060)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD}~((uint16\+\_\+t)0x0300)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS}~((uint16\+\_\+t)0x0070)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1S}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1N}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2N}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3N}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS}~((uint16\+\_\+t)0x0007)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS}~((uint16\+\_\+t)0x0070)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS}~((uint16\+\_\+t)0x3000)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+UIF}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TIF}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+BIF}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+UG}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1G}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2G}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3G}~((uint8\+\_\+t)0x08)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4G}~((uint8\+\_\+t)0x10)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG}~((uint8\+\_\+t)0x20)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+TG}~((uint8\+\_\+t)0x40)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+BG}~((uint8\+\_\+t)0x80)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1S}~((uint16\+\_\+t)0x0003)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1M}~((uint16\+\_\+t)0x0070)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2S}~((uint16\+\_\+t)0x0300)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2M}~((uint16\+\_\+t)0x7000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}~((uint16\+\_\+t)0x000C)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1F}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2F}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3S}~((uint16\+\_\+t)0x0003)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3M}~((uint16\+\_\+t)0x0070)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4S}~((uint16\+\_\+t)0x0300)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4M}~((uint16\+\_\+t)0x7000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}~((uint16\+\_\+t)0x000C)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3F}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4F}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1E}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1P}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2E}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2P}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3E}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3P}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4E}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4P}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ TIM\+\_\+\+RCR\+\_\+\+REP}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK}~((uint16\+\_\+t)0x0300)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA}~((uint16\+\_\+t)0x001F)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL}~((uint16\+\_\+t)0x1\+F00)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+0}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+1}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+0}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+1}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+PE}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+FE}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+NE}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+ORE}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+IDLE}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+RXNE}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+TC}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+TXE}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+LBD}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+CTS}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ USART\+\_\+\+DR\+\_\+\+DR}~((uint16\+\_\+t)0x01\+FF)
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction}~((uint16\+\_\+t)0x000F)
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa}~((uint16\+\_\+t)0x\+FFF0)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+SBK}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RWU}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RE}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TE}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PS}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PCE}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+M}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UE}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADD}~((uint16\+\_\+t)0x000F)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP}~((uint16\+\_\+t)0x3000)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IREN}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+NACK}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+4}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+5}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+6}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+7}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+GT}~((uint16\+\_\+t)0x\+FF00)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+T}~((uint8\+\_\+t)0x7F)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T0}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T1}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T2}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T3}~((uint8\+\_\+t)0x08)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T4}~((uint8\+\_\+t)0x10)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T5}~((uint8\+\_\+t)0x20)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T6}~((uint8\+\_\+t)0x40)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA}~((uint8\+\_\+t)0x80)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+W}~((uint16\+\_\+t)0x007F)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W0}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W3}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W4}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W5}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W6}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB}~((uint16\+\_\+t)0x0180)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB0}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB1}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}~((uint32\+\_\+t)0x00000040
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}~((uint32\+\_\+t)0x00000080
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDEG\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+WD}~((uint32\+\_\+t)0x00800000)  /$\ast$ Watchdog disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+JD}~((uint32\+\_\+t)0x00400000)  /$\ast$ Jabber disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG}~((uint32\+\_\+t)0x000\+E0000)  /$\ast$ Inter-\/frame gap $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+96\+Bit}~((uint32\+\_\+t)0x00000000)  /$\ast$ Minimum IFG between frames during transmission is 96Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+88\+Bit}~((uint32\+\_\+t)0x00020000)  /$\ast$ Minimum IFG between frames during transmission is 88Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+80\+Bit}~((uint32\+\_\+t)0x00040000)  /$\ast$ Minimum IFG between frames during transmission is 80\+Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+72\+Bit}~((uint32\+\_\+t)0x00060000)  /$\ast$ Minimum IFG between frames during transmission is 72Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+64\+Bit}~((uint32\+\_\+t)0x00080000)  /$\ast$ Minimum IFG between frames during transmission is 64Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+56\+Bit}~((uint32\+\_\+t)0x000\+A0000)  /$\ast$ Minimum IFG between frames during transmission is 56Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+48\+Bit}~((uint32\+\_\+t)0x000\+C0000)  /$\ast$ Minimum IFG between frames during transmission is 48Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+40\+Bit}~((uint32\+\_\+t)0x000\+E0000)  /$\ast$ Minimum IFG between frames during transmission is 40\+Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+CSD}~((uint32\+\_\+t)0x00010000)  /$\ast$ Carrier sense disable (during transmission) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+FES}~((uint32\+\_\+t)0x00004000)  /$\ast$ Fast ethernet speed $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+ROD}~((uint32\+\_\+t)0x00002000)  /$\ast$ Receive own disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+LM}~((uint32\+\_\+t)0x00001000)  /$\ast$ loopback mode $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+DM}~((uint32\+\_\+t)0x00000800)  /$\ast$ Duplex mode $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IPCO}~((uint32\+\_\+t)0x00000400)  /$\ast$ IP Checksum offload $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+RD}~((uint32\+\_\+t)0x00000200)  /$\ast$ Retry disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+APCS}~((uint32\+\_\+t)0x00000080)  /$\ast$ Automatic Pad/\textbf{ CRC} stripping $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL}
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+10}~((uint32\+\_\+t)0x00000000)  /$\ast$ k = min (n, 10) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+8}~((uint32\+\_\+t)0x00000020)  /$\ast$ k = min (n, 8) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+4}~((uint32\+\_\+t)0x00000040)  /$\ast$ k = min (n, 4) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+1}~((uint32\+\_\+t)0x00000060)  /$\ast$ k = min (n, 1) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+DC}~((uint32\+\_\+t)0x00000010)  /$\ast$ Defferal check $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+TE}~((uint32\+\_\+t)0x00000008)  /$\ast$ Transmitter enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+RE}~((uint32\+\_\+t)0x00000004)  /$\ast$ Receiver enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+RA}~((uint32\+\_\+t)0x80000000)  /$\ast$ Receive all $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+HPF}~((uint32\+\_\+t)0x00000400)  /$\ast$ Hash or perfect filter $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+SAF}~((uint32\+\_\+t)0x00000200)  /$\ast$ Source address filter enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+SAIF}~((uint32\+\_\+t)0x00000100)  /$\ast$ SA inverse filtering $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PCF}~((uint32\+\_\+t)0x000000\+C0)  /$\ast$ Pass control frames\+: 3 cases $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All}~((uint32\+\_\+t)0x00000040)  /$\ast$ MAC filters all control frames from reaching the application $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All}~((uint32\+\_\+t)0x00000080)  /$\ast$ MAC forwards all control frames to application even if they fail the Address Filter $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter}~((uint32\+\_\+t)0x000000\+C0)  /$\ast$ MAC forwards control frames that pass the Address Filter. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+BFD}~((uint32\+\_\+t)0x00000020)  /$\ast$ Broadcast frame disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PAM}~((uint32\+\_\+t)0x00000010)  /$\ast$ Pass all mutlicast $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+DAIF}~((uint32\+\_\+t)0x00000008)  /$\ast$ DA Inverse filtering $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+HM}~((uint32\+\_\+t)0x00000004)  /$\ast$ Hash multicast $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+HU}~((uint32\+\_\+t)0x00000002)  /$\ast$ Hash unicast $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PM}~((uint32\+\_\+t)0x00000001)  /$\ast$ Promiscuous mode $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACHTHR\+\_\+\+HTH}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Hash table high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACHTLR\+\_\+\+HTL}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Hash table low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+PA}~((uint32\+\_\+t)0x0000\+F800)  /$\ast$ Physical layer address $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+MR}~((uint32\+\_\+t)0x000007\+C0)  /$\ast$ MII register in the selected PHY $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR}~((uint32\+\_\+t)0x0000001C)  /$\ast$ CR clock range\+: 6 cases $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div42}~((uint32\+\_\+t)0x00000000)  /$\ast$ HCLK\+:60-\/100 MHz; MDC clock= HCLK/42 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div62}~((uint32\+\_\+t)0x00000004)  /$\ast$ HCLK\+:100-\/150 MHz; MDC clock= HCLK/62 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div16}~((uint32\+\_\+t)0x00000008)  /$\ast$ HCLK\+:20-\/35 MHz; MDC clock= HCLK/16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div26}~((uint32\+\_\+t)0x0000000C)  /$\ast$ HCLK\+:35-\/60 MHz; MDC clock= HCLK/26 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div102}~((uint32\+\_\+t)0x00000010)  /$\ast$ HCLK\+:150-\/168 MHz; MDC clock= HCLK/102 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+MW}~((uint32\+\_\+t)0x00000002)  /$\ast$ MII write $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+MB}~((uint32\+\_\+t)0x00000001)  /$\ast$ MII busy $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIDR\+\_\+\+MD}~((uint32\+\_\+t)0x0000\+FFFF)  /$\ast$ MII data\+: read/write data from/to PHY $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PT}~((uint32\+\_\+t)0x\+FFFF0000)  /$\ast$ Pause time $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+ZQPD}~((uint32\+\_\+t)0x00000080)  /$\ast$ Zero-\/quanta pause disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT}~((uint32\+\_\+t)0x00000030)  /$\ast$ Pause low threshold\+: 4 cases $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus4}~((uint32\+\_\+t)0x00000000)  /$\ast$ Pause time minus 4 slot times $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28}~((uint32\+\_\+t)0x00000010)  /$\ast$ Pause time minus 28 slot times $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144}~((uint32\+\_\+t)0x00000020)  /$\ast$ Pause time minus 144 slot times $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256}~((uint32\+\_\+t)0x00000030)  /$\ast$ Pause time minus 256 slot times $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+UPFD}~((uint32\+\_\+t)0x00000008)  /$\ast$ Unicast pause frame detect $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+RFCE}~((uint32\+\_\+t)0x00000004)  /$\ast$ Receive flow control enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+TFCE}~((uint32\+\_\+t)0x00000002)  /$\ast$ Transmit flow control enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA}~((uint32\+\_\+t)0x00000001)  /$\ast$ Flow control busy/backpressure activate $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC}~((uint32\+\_\+t)0x00010000)  /$\ast$ 12-\/bit VLAN tag comparison $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI}~((uint32\+\_\+t)0x0000\+FFFF)  /$\ast$ VLAN tag identifier (for receive frames) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACRWUFFR\+\_\+D}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Wake-\/up frame filter register data $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR}~((uint32\+\_\+t)0x80000000)  /$\ast$ Wake-\/Up Frame Filter Register Pointer Reset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+GU}~((uint32\+\_\+t)0x00000200)  /$\ast$ Global Unicast $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR}~((uint32\+\_\+t)0x00000040)  /$\ast$ Wake-\/Up Frame Received $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR}~((uint32\+\_\+t)0x00000020)  /$\ast$ Magic Packet Received $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE}~((uint32\+\_\+t)0x00000004)  /$\ast$ Wake-\/Up Frame Enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE}~((uint32\+\_\+t)0x00000002)  /$\ast$ Magic Packet Enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+PD}~((uint32\+\_\+t)0x00000001)  /$\ast$ Power Down $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+TSTS}~((uint32\+\_\+t)0x00000200)  /$\ast$ Time stamp trigger status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+MMCTS}~((uint32\+\_\+t)0x00000040)  /$\ast$ MMC transmit status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+MMMCRS}~((uint32\+\_\+t)0x00000020)  /$\ast$ MMC receive status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+MMCS}~((uint32\+\_\+t)0x00000010)  /$\ast$ MMC status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+PMTS}~((uint32\+\_\+t)0x00000008)  /$\ast$ PMT status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACIMR\+\_\+\+TSTIM}~((uint32\+\_\+t)0x00000200)  /$\ast$ Time stamp trigger interrupt mask $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACIMR\+\_\+\+PMTIM}~((uint32\+\_\+t)0x00000008)  /$\ast$ PMT interrupt mask $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0H}~((uint32\+\_\+t)0x0000\+FFFF)  /$\ast$ MAC address0 high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0L}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ MAC address0 low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+AE}~((uint32\+\_\+t)0x80000000)  /$\ast$ Address enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+SA}~((uint32\+\_\+t)0x40000000)  /$\ast$ Source address $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC}~((uint32\+\_\+t)0x3\+F000000)  /$\ast$ Mask byte control\+: bits to mask for comparison of the MAC Address bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~((uint32\+\_\+t)0x20000000)  /$\ast$ Mask MAC Address high reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~((uint32\+\_\+t)0x10000000)  /$\ast$ Mask MAC Address high reg bits [7\+:0] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~((uint32\+\_\+t)0x08000000)  /$\ast$ Mask MAC Address low reg bits [31\+:24] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~((uint32\+\_\+t)0x04000000)  /$\ast$ Mask MAC Address low reg bits [23\+:16] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~((uint32\+\_\+t)0x02000000)  /$\ast$ Mask MAC Address low reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~((uint32\+\_\+t)0x01000000)  /$\ast$ Mask MAC Address low reg bits [7\+:0] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1H}~((uint32\+\_\+t)0x0000\+FFFF)  /$\ast$ MAC address1 high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1L}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ MAC address1 low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+AE}~((uint32\+\_\+t)0x80000000)  /$\ast$ Address enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+SA}~((uint32\+\_\+t)0x40000000)  /$\ast$ Source address $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC}~((uint32\+\_\+t)0x3\+F000000)  /$\ast$ Mask byte control $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~((uint32\+\_\+t)0x20000000)  /$\ast$ Mask MAC Address high reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~((uint32\+\_\+t)0x10000000)  /$\ast$ Mask MAC Address high reg bits [7\+:0] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~((uint32\+\_\+t)0x08000000)  /$\ast$ Mask MAC Address low reg bits [31\+:24] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~((uint32\+\_\+t)0x04000000)  /$\ast$ Mask MAC Address low reg bits [23\+:16] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~((uint32\+\_\+t)0x02000000)  /$\ast$ Mask MAC Address low reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~((uint32\+\_\+t)0x01000000)  /$\ast$ Mask MAC Address low reg bits [70] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2H}~((uint32\+\_\+t)0x0000\+FFFF)  /$\ast$ MAC address1 high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2L}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ MAC address2 low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+AE}~((uint32\+\_\+t)0x80000000)  /$\ast$ Address enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+SA}~((uint32\+\_\+t)0x40000000)  /$\ast$ Source address $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC}~((uint32\+\_\+t)0x3\+F000000)  /$\ast$ Mask byte control $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~((uint32\+\_\+t)0x20000000)  /$\ast$ Mask MAC Address high reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~((uint32\+\_\+t)0x10000000)  /$\ast$ Mask MAC Address high reg bits [7\+:0] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~((uint32\+\_\+t)0x08000000)  /$\ast$ Mask MAC Address low reg bits [31\+:24] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~((uint32\+\_\+t)0x04000000)  /$\ast$ Mask MAC Address low reg bits [23\+:16] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~((uint32\+\_\+t)0x02000000)  /$\ast$ Mask MAC Address low reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~((uint32\+\_\+t)0x01000000)  /$\ast$ Mask MAC Address low reg bits [70] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3H}~((uint32\+\_\+t)0x0000\+FFFF)  /$\ast$ MAC address3 high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3L}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ MAC address3 low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+MCFHP}~((uint32\+\_\+t)0x00000020)  /$\ast$ MMC counter Full-\/Half preset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+MCP}~((uint32\+\_\+t)0x00000010)  /$\ast$ MMC counter preset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+MCF}~((uint32\+\_\+t)0x00000008)  /$\ast$ MMC Counter Freeze $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+ROR}~((uint32\+\_\+t)0x00000004)  /$\ast$ Reset on Read $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+CSR}~((uint32\+\_\+t)0x00000002)  /$\ast$ Counter Stop Rollover $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+CR}~((uint32\+\_\+t)0x00000001)  /$\ast$ Counters Reset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS}~((uint32\+\_\+t)0x00020000)  /$\ast$ Set when Rx good unicast frames counter reaches half the maximum value $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIR\+\_\+\+RFAES}~((uint32\+\_\+t)0x00000040)  /$\ast$ Set when Rx alignment error counter reaches half the maximum value $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIR\+\_\+\+RFCES}~((uint32\+\_\+t)0x00000020)  /$\ast$ Set when Rx crc error counter reaches half the maximum value $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIR\+\_\+\+TGFS}~((uint32\+\_\+t)0x00200000)  /$\ast$ Set when Tx good frame count counter reaches half the maximum value $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS}~((uint32\+\_\+t)0x00008000)  /$\ast$ Set when Tx good multi col counter reaches half the maximum value $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS}~((uint32\+\_\+t)0x00004000)  /$\ast$ Set when Tx good single col counter reaches half the maximum value $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM}~((uint32\+\_\+t)0x00020000)  /$\ast$ Mask the interrupt when Rx good unicast frames counter reaches half the maximum value $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM}~((uint32\+\_\+t)0x00000040)  /$\ast$ Mask the interrupt when when Rx alignment error counter reaches half the maximum value $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM}~((uint32\+\_\+t)0x00000020)  /$\ast$ Mask the interrupt when Rx crc error counter reaches half the maximum value $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM}~((uint32\+\_\+t)0x00200000)  /$\ast$ Mask the interrupt when Tx good frame count counter reaches half the maximum value $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM}~((uint32\+\_\+t)0x00008000)  /$\ast$ Mask the interrupt when Tx good multi col counter reaches half the maximum value $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM}~((uint32\+\_\+t)0x00004000)  /$\ast$ Mask the interrupt when Tx good single col counter reaches half the maximum value $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Number of successfully transmitted frames after a single collision in Half-\/duplex mode. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Number of successfully transmitted frames after more than a single collision in Half-\/duplex mode. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Number of good frames transmitted. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Number of frames received with \textbf{ CRC} error. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Number of frames received with alignment (dribble) error $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Number of good unicast frames received. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSCNT}~((uint32\+\_\+t)0x00030000)  /$\ast$ Time stamp clock node type $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSMRME}~((uint32\+\_\+t)0x00008000)  /$\ast$ Time stamp snapshot for message relevant to master enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSEME}~((uint32\+\_\+t)0x00004000)  /$\ast$ Time stamp snapshot for event message enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSIPV4\+FE}~((uint32\+\_\+t)0x00002000)  /$\ast$ Time stamp snapshot for IPv4 frames enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSIPV6\+FE}~((uint32\+\_\+t)0x00001000)  /$\ast$ Time stamp snapshot for IPv6 frames enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSPTPOEFE}~((uint32\+\_\+t)0x00000800)  /$\ast$ Time stamp snapshot for PTP over ethernet frames enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSPTPPSV2E}~((uint32\+\_\+t)0x00000400)  /$\ast$ Time stamp PTP packet snooping for version2 format enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSSR}~((uint32\+\_\+t)0x00000200)  /$\ast$ Time stamp Sub-\/seconds rollover $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSARFE}~((uint32\+\_\+t)0x00000100)  /$\ast$ Time stamp snapshot for all received frames enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU}~((uint32\+\_\+t)0x00000020)  /$\ast$ Addend register update $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE}~((uint32\+\_\+t)0x00000010)  /$\ast$ Time stamp interrupt trigger enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU}~((uint32\+\_\+t)0x00000008)  /$\ast$ Time stamp update $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI}~((uint32\+\_\+t)0x00000004)  /$\ast$ Time stamp initialize $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU}~((uint32\+\_\+t)0x00000002)  /$\ast$ Time stamp fine or coarse update $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSE}~((uint32\+\_\+t)0x00000001)  /$\ast$ Time stamp enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI}~((uint32\+\_\+t)0x000000\+FF)  /$\ast$ System time Sub-\/second increment value $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSHR\+\_\+\+STS}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ System Time second $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS}~((uint32\+\_\+t)0x80000000)  /$\ast$ System Time Positive or negative time $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSLR\+\_\+\+STSS}~((uint32\+\_\+t)0x7\+FFFFFFF)  /$\ast$ System Time sub-\/seconds $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Time stamp update seconds $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS}~((uint32\+\_\+t)0x80000000)  /$\ast$ Time stamp update Positive or negative time $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS}~((uint32\+\_\+t)0x7\+FFFFFFF)  /$\ast$ Time stamp update sub-\/seconds $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSAR\+\_\+\+TSA}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Time stamp addend $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Target time stamp high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Target time stamp low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSTTR}~((uint32\+\_\+t)0x00000020)  /$\ast$ Time stamp target time reached $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSO}~((uint32\+\_\+t)0x00000010)  /$\ast$ Time stamp seconds overflow $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+AAB}~((uint32\+\_\+t)0x02000000)  /$\ast$ Address-\/Aligned beats $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+FPM}~((uint32\+\_\+t)0x01000000)  /$\ast$ 4x\+PBL mode $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+USP}~((uint32\+\_\+t)0x00800000)  /$\ast$ Use separate PBL $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP}~((uint32\+\_\+t)0x007\+E0000)  /$\ast$ Rx\+DMA PBL $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+1\+Beat}~((uint32\+\_\+t)0x00020000)  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 1 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+2\+Beat}~((uint32\+\_\+t)0x00040000)  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 2 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4\+Beat}~((uint32\+\_\+t)0x00080000)  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 4 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+8\+Beat}~((uint32\+\_\+t)0x00100000)  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 8 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+16\+Beat}~((uint32\+\_\+t)0x00200000)  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+32\+Beat}~((uint32\+\_\+t)0x00400000)  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 32 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+4\+Beat}~((uint32\+\_\+t)0x01020000)  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 4 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+8\+Beat}~((uint32\+\_\+t)0x01040000)  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 8 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+16\+Beat}~((uint32\+\_\+t)0x01080000)  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+32\+Beat}~((uint32\+\_\+t)0x01100000)  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 32 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+64\+Beat}~((uint32\+\_\+t)0x01200000)  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 64 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+128\+Beat}~((uint32\+\_\+t)0x01400000)  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 128 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+FB}~((uint32\+\_\+t)0x00010000)  /$\ast$ Fixed Burst $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR}~((uint32\+\_\+t)0x0000\+C000)  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+1\+\_\+1}~((uint32\+\_\+t)0x00000000)  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+2\+\_\+1}~((uint32\+\_\+t)0x00004000)  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+3\+\_\+1}~((uint32\+\_\+t)0x00008000)  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+4\+\_\+1}~((uint32\+\_\+t)0x0000\+C000)  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL}~((uint32\+\_\+t)0x00003\+F00)  /$\ast$ Programmable burst length $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+1\+Beat}~((uint32\+\_\+t)0x00000100)  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 1 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+2\+Beat}~((uint32\+\_\+t)0x00000200)  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 2 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4\+Beat}~((uint32\+\_\+t)0x00000400)  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 4 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+8\+Beat}~((uint32\+\_\+t)0x00000800)  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 8 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+16\+Beat}~((uint32\+\_\+t)0x00001000)  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+32\+Beat}~((uint32\+\_\+t)0x00002000)  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 32 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+4\+Beat}~((uint32\+\_\+t)0x01000100)  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 4 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+8\+Beat}~((uint32\+\_\+t)0x01000200)  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 8 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+16\+Beat}~((uint32\+\_\+t)0x01000400)  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+32\+Beat}~((uint32\+\_\+t)0x01000800)  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 32 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+64\+Beat}~((uint32\+\_\+t)0x01001000)  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 64 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+128\+Beat}~((uint32\+\_\+t)0x01002000)  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 128 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+EDE}~((uint32\+\_\+t)0x00000080)  /$\ast$ Enhanced Descriptor Enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+DSL}~((uint32\+\_\+t)0x0000007C)  /$\ast$ Descriptor Skip Length $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+DA}~((uint32\+\_\+t)0x00000002)  /$\ast$ DMA arbitration scheme $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+SR}~((uint32\+\_\+t)0x00000001)  /$\ast$ Software reset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMATPDR\+\_\+\+TPD}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Transmit poll demand $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMARPDR\+\_\+\+RPD}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Receive poll demand  $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMARDLAR\+\_\+\+SRL}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Start of receive list $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMATDLAR\+\_\+\+STL}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Start of transmit list $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TSTS}~((uint32\+\_\+t)0x20000000)  /$\ast$ Time-\/stamp trigger status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+PMTS}~((uint32\+\_\+t)0x10000000)  /$\ast$ PMT status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+MMCS}~((uint32\+\_\+t)0x08000000)  /$\ast$ MMC status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+EBS}~((uint32\+\_\+t)0x03800000)  /$\ast$ Error bits status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access}~((uint32\+\_\+t)0x02000000)  /$\ast$ Error bits 0-\/data buffer, 1-\/desc. access $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf}~((uint32\+\_\+t)0x01000000)  /$\ast$ Error bits 0-\/write trnsf, 1-\/read transfr $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx}~((uint32\+\_\+t)0x00800000)  /$\ast$ Error bits 0-\/Rx DMA, 1-\/Tx DMA $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS}~((uint32\+\_\+t)0x00700000)  /$\ast$ Transmit process state $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Stopped}~((uint32\+\_\+t)0x00000000)  /$\ast$ Stopped -\/ Reset or Stop Tx Command issued  $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching}~((uint32\+\_\+t)0x00100000)  /$\ast$ Running -\/ fetching the Tx descriptor $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting}~((uint32\+\_\+t)0x00200000)  /$\ast$ Running -\/ waiting for status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading}~((uint32\+\_\+t)0x00300000)  /$\ast$ Running -\/ reading the data from host memory $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended}~((uint32\+\_\+t)0x00600000)  /$\ast$ Suspended -\/ Tx Descriptor unavailabe $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing}~((uint32\+\_\+t)0x00700000)  /$\ast$ Running -\/ closing Rx descriptor $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS}~((uint32\+\_\+t)0x000\+E0000)  /$\ast$ Receive process state $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Stopped}~((uint32\+\_\+t)0x00000000)  /$\ast$ Stopped -\/ Reset or Stop Rx Command issued $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching}~((uint32\+\_\+t)0x00020000)  /$\ast$ Running -\/ fetching the Rx descriptor $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting}~((uint32\+\_\+t)0x00060000)  /$\ast$ Running -\/ waiting for packet $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended}~((uint32\+\_\+t)0x00080000)  /$\ast$ Suspended -\/ Rx Descriptor unavailable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing}~((uint32\+\_\+t)0x000\+A0000)  /$\ast$ Running -\/ closing descriptor $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing}~((uint32\+\_\+t)0x000\+E0000)  /$\ast$ Running -\/ queuing the recieve frame into host memory $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+NIS}~((uint32\+\_\+t)0x00010000)  /$\ast$ Normal interrupt summary $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+AIS}~((uint32\+\_\+t)0x00008000)  /$\ast$ Abnormal interrupt summary $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+ERS}~((uint32\+\_\+t)0x00004000)  /$\ast$ Early receive status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+FBES}~((uint32\+\_\+t)0x00002000)  /$\ast$ Fatal bus error status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+ETS}~((uint32\+\_\+t)0x00000400)  /$\ast$ Early transmit status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RWTS}~((uint32\+\_\+t)0x00000200)  /$\ast$ Receive watchdog timeout status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPSS}~((uint32\+\_\+t)0x00000100)  /$\ast$ Receive process stopped status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RBUS}~((uint32\+\_\+t)0x00000080)  /$\ast$ Receive buffer unavailable status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RS}~((uint32\+\_\+t)0x00000040)  /$\ast$ Receive status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TUS}~((uint32\+\_\+t)0x00000020)  /$\ast$ Transmit underflow status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+ROS}~((uint32\+\_\+t)0x00000010)  /$\ast$ Receive overflow status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TJTS}~((uint32\+\_\+t)0x00000008)  /$\ast$ Transmit jabber timeout status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TBUS}~((uint32\+\_\+t)0x00000004)  /$\ast$ Transmit buffer unavailable status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPSS}~((uint32\+\_\+t)0x00000002)  /$\ast$ Transmit process stopped status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TS}~((uint32\+\_\+t)0x00000001)  /$\ast$ Transmit status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD}~((uint32\+\_\+t)0x04000000)  /$\ast$ Disable Dropping of TCP/IP checksum error frames $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RSF}~((uint32\+\_\+t)0x02000000)  /$\ast$ Receive store and forward $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+DFRF}~((uint32\+\_\+t)0x01000000)  /$\ast$ Disable flushing of received frames $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TSF}~((uint32\+\_\+t)0x00200000)  /$\ast$ Transmit store and forward $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+FTF}~((uint32\+\_\+t)0x00100000)  /$\ast$ Flush transmit FIFO $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC}~((uint32\+\_\+t)0x0001\+C000)  /$\ast$ Transmit threshold control $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+64\+Bytes}~((uint32\+\_\+t)0x00000000)  /$\ast$ threshold level of the MTL Transmit FIFO is 64 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+128\+Bytes}~((uint32\+\_\+t)0x00004000)  /$\ast$ threshold level of the MTL Transmit FIFO is 128 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+192\+Bytes}~((uint32\+\_\+t)0x00008000)  /$\ast$ threshold level of the MTL Transmit FIFO is 192 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+256\+Bytes}~((uint32\+\_\+t)0x0000\+C000)  /$\ast$ threshold level of the MTL Transmit FIFO is 256 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+40\+Bytes}~((uint32\+\_\+t)0x00010000)  /$\ast$ threshold level of the MTL Transmit FIFO is 40 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+32\+Bytes}~((uint32\+\_\+t)0x00014000)  /$\ast$ threshold level of the MTL Transmit FIFO is 32 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+24\+Bytes}~((uint32\+\_\+t)0x00018000)  /$\ast$ threshold level of the MTL Transmit FIFO is 24 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+16\+Bytes}~((uint32\+\_\+t)0x0001\+C000)  /$\ast$ threshold level of the MTL Transmit FIFO is 16 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+ST}~((uint32\+\_\+t)0x00002000)  /$\ast$ Start/stop transmission \textbf{ command} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+FEF}~((uint32\+\_\+t)0x00000080)  /$\ast$ Forward error frames $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+FUGF}~((uint32\+\_\+t)0x00000040)  /$\ast$ Forward undersized good frames $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC}~((uint32\+\_\+t)0x00000018)  /$\ast$ receive threshold control $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+64\+Bytes}~((uint32\+\_\+t)0x00000000)  /$\ast$ threshold level of the MTL Receive FIFO is 64 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+32\+Bytes}~((uint32\+\_\+t)0x00000008)  /$\ast$ threshold level of the MTL Receive FIFO is 32 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+96\+Bytes}~((uint32\+\_\+t)0x00000010)  /$\ast$ threshold level of the MTL Receive FIFO is 96 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+128\+Bytes}~((uint32\+\_\+t)0x00000018)  /$\ast$ threshold level of the MTL Receive FIFO is 128 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+OSF}~((uint32\+\_\+t)0x00000004)  /$\ast$ operate on second frame $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+SR}~((uint32\+\_\+t)0x00000002)  /$\ast$ Start/stop receive $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+NISE}~((uint32\+\_\+t)0x00010000)  /$\ast$ Normal interrupt summary enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+AISE}~((uint32\+\_\+t)0x00008000)  /$\ast$ Abnormal interrupt summary enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+ERIE}~((uint32\+\_\+t)0x00004000)  /$\ast$ Early receive interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+FBEIE}~((uint32\+\_\+t)0x00002000)  /$\ast$ Fatal bus error interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+ETIE}~((uint32\+\_\+t)0x00000400)  /$\ast$ Early transmit interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+RWTIE}~((uint32\+\_\+t)0x00000200)  /$\ast$ Receive watchdog timeout interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+RPSIE}~((uint32\+\_\+t)0x00000100)  /$\ast$ Receive process stopped interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+RBUIE}~((uint32\+\_\+t)0x00000080)  /$\ast$ Receive buffer unavailable interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+RIE}~((uint32\+\_\+t)0x00000040)  /$\ast$ Receive interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TUIE}~((uint32\+\_\+t)0x00000020)  /$\ast$ Transmit Underflow interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+ROIE}~((uint32\+\_\+t)0x00000010)  /$\ast$ Receive Overflow interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TJTIE}~((uint32\+\_\+t)0x00000008)  /$\ast$ Transmit jabber timeout interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TBUIE}~((uint32\+\_\+t)0x00000004)  /$\ast$ Transmit buffer unavailable interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TPSIE}~((uint32\+\_\+t)0x00000002)  /$\ast$ Transmit process stopped interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TIE}~((uint32\+\_\+t)0x00000001)  /$\ast$ Transmit interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC}~((uint32\+\_\+t)0x10000000)  /$\ast$ Overflow bit for FIFO overflow counter $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA}~((uint32\+\_\+t)0x0\+FFE0000)  /$\ast$ Number of frames missed by the application $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC}~((uint32\+\_\+t)0x00010000)  /$\ast$ Overflow bit for missed frame counter $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC}~((uint32\+\_\+t)0x0000\+FFFF)  /$\ast$ Number of frames missed by the controller $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Host transmit descriptor address pointer $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Host receive descriptor address pointer $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Host transmit buffer address pointer $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP}~((uint32\+\_\+t)0x\+FFFFFFFF)  /$\ast$ Host receive buffer address pointer $\ast$/
\item 
\#define \textbf{ SET\+\_\+\+BIT}(REG,  BIT)~((REG) $\vert$= (BIT))
\item 
\#define \textbf{ CLEAR\+\_\+\+BIT}(REG,  BIT)~((REG) \&= $\sim$(BIT))
\item 
\#define \textbf{ READ\+\_\+\+BIT}(REG,  BIT)~((REG) \& (BIT))
\item 
\#define \textbf{ CLEAR\+\_\+\+REG}(REG)~((REG) = (0x0))
\item 
\#define \textbf{ WRITE\+\_\+\+REG}(REG,  VAL)~((REG) = (VAL))
\item 
\#define \textbf{ READ\+\_\+\+REG}(REG)~((REG))
\item 
\#define \textbf{ MODIFY\+\_\+\+REG}(REG,  CLEARMASK,  SETMASK)~\textbf{ WRITE\+\_\+\+REG}((REG), (((\textbf{ READ\+\_\+\+REG}(REG)) \& ($\sim$(CLEARMASK))) $\vert$ (SETMASK)))
\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \textbf{ IRQn} \textbf{ IRQn\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxyref{Library\+\_\+configuration\+\_\+section}{p.}{group___library__configuration__section}. \end{DoxyCompactList}\item 
typedef int32\+\_\+t \textbf{ s32}
\item 
typedef int16\+\_\+t \textbf{ s16}
\item 
typedef int8\+\_\+t \textbf{ s8}
\item 
typedef const int32\+\_\+t \textbf{ sc32}
\item 
typedef const int16\+\_\+t \textbf{ sc16}
\item 
typedef const int8\+\_\+t \textbf{ sc8}
\item 
typedef \textbf{ \+\_\+\+\_\+\+IO} int32\+\_\+t \textbf{ vs32}
\item 
typedef \textbf{ \+\_\+\+\_\+\+IO} int16\+\_\+t \textbf{ vs16}
\item 
typedef \textbf{ \+\_\+\+\_\+\+IO} int8\+\_\+t \textbf{ vs8}
\item 
typedef \textbf{ \+\_\+\+\_\+I} int32\+\_\+t \textbf{ vsc32}
\item 
typedef \textbf{ \+\_\+\+\_\+I} int16\+\_\+t \textbf{ vsc16}
\item 
typedef \textbf{ \+\_\+\+\_\+I} int8\+\_\+t \textbf{ vsc8}
\item 
typedef uint32\+\_\+t \textbf{ u32}
\item 
typedef uint16\+\_\+t \textbf{ u16}
\item 
typedef uint8\+\_\+t \textbf{ u8}
\item 
typedef const uint32\+\_\+t \textbf{ uc32}
\item 
typedef const uint16\+\_\+t \textbf{ uc16}
\item 
typedef const uint8\+\_\+t \textbf{ uc8}
\item 
typedef \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ vu32}
\item 
typedef \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ vu16}
\item 
typedef \textbf{ \+\_\+\+\_\+\+IO} uint8\+\_\+t \textbf{ vu8}
\item 
typedef \textbf{ \+\_\+\+\_\+I} uint32\+\_\+t \textbf{ vuc32}
\item 
typedef \textbf{ \+\_\+\+\_\+I} uint16\+\_\+t \textbf{ vuc16}
\item 
typedef \textbf{ \+\_\+\+\_\+I} uint8\+\_\+t \textbf{ vuc8}
\item 
typedef enum \textbf{ Flag\+Status} \textbf{ ITStatus}
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ IRQn} \{ \newline
\textbf{ Non\+Maskable\+Int\+\_\+\+IRQn} = -\/14
, \textbf{ Memory\+Management\+\_\+\+IRQn} = -\/12
, \textbf{ Bus\+Fault\+\_\+\+IRQn} = -\/11
, \textbf{ Usage\+Fault\+\_\+\+IRQn} = -\/10
, \newline
\textbf{ SVCall\+\_\+\+IRQn} = -\/5
, \textbf{ Debug\+Monitor\+\_\+\+IRQn} = -\/4
, \textbf{ Pend\+SV\+\_\+\+IRQn} = -\/2
, \textbf{ Sys\+Tick\+\_\+\+IRQn} = -\/1
, \newline
\textbf{ WWDG\+\_\+\+IRQn} = 0
, \textbf{ PVD\+\_\+\+IRQn} = 1
, \textbf{ TAMP\+\_\+\+STAMP\+\_\+\+IRQn} = 2
, \textbf{ RTC\+\_\+\+WKUP\+\_\+\+IRQn} = 3
, \newline
\textbf{ FLASH\+\_\+\+IRQn} = 4
, \textbf{ RCC\+\_\+\+IRQn} = 5
, \textbf{ EXTI0\+\_\+\+IRQn} = 6
, \textbf{ EXTI1\+\_\+\+IRQn} = 7
, \newline
\textbf{ EXTI2\+\_\+\+IRQn} = 8
, \textbf{ EXTI3\+\_\+\+IRQn} = 9
, \textbf{ EXTI4\+\_\+\+IRQn} = 10
, \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+IRQn} = 11
, \newline
\textbf{ DMA1\+\_\+\+Stream1\+\_\+\+IRQn} = 12
, \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+IRQn} = 13
, \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+IRQn} = 14
, \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+IRQn} = 15
, \newline
\textbf{ DMA1\+\_\+\+Stream5\+\_\+\+IRQn} = 16
, \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+IRQn} = 17
, \textbf{ ADC\+\_\+\+IRQn} = 18
, \textbf{ CAN1\+\_\+\+TX\+\_\+\+IRQn} = 19
, \newline
\textbf{ CAN1\+\_\+\+RX0\+\_\+\+IRQn} = 20
, \textbf{ CAN1\+\_\+\+RX1\+\_\+\+IRQn} = 21
, \textbf{ CAN1\+\_\+\+SCE\+\_\+\+IRQn} = 22
, \textbf{ EXTI9\+\_\+5\+\_\+\+IRQn} = 23
, \newline
\textbf{ TIM1\+\_\+\+BRK\+\_\+\+TIM9\+\_\+\+IRQn} = 24
, \textbf{ TIM1\+\_\+\+UP\+\_\+\+TIM10\+\_\+\+IRQn} = 25
, \textbf{ TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11\+\_\+\+IRQn} = 26
, \textbf{ TIM1\+\_\+\+CC\+\_\+\+IRQn} = 27
, \newline
\textbf{ TIM2\+\_\+\+IRQn} = 28
, \textbf{ TIM3\+\_\+\+IRQn} = 29
, \textbf{ TIM4\+\_\+\+IRQn} = 30
, \textbf{ I2\+C1\+\_\+\+EV\+\_\+\+IRQn} = 31
, \newline
\textbf{ I2\+C1\+\_\+\+ER\+\_\+\+IRQn} = 32
, \textbf{ I2\+C2\+\_\+\+EV\+\_\+\+IRQn} = 33
, \textbf{ I2\+C2\+\_\+\+ER\+\_\+\+IRQn} = 34
, \textbf{ SPI1\+\_\+\+IRQn} = 35
, \newline
\textbf{ SPI2\+\_\+\+IRQn} = 36
, \textbf{ USART1\+\_\+\+IRQn} = 37
, \textbf{ USART2\+\_\+\+IRQn} = 38
, \textbf{ USART3\+\_\+\+IRQn} = 39
, \newline
\textbf{ EXTI15\+\_\+10\+\_\+\+IRQn} = 40
, \textbf{ RTC\+\_\+\+Alarm\+\_\+\+IRQn} = 41
, \textbf{ OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQn} = 42
, \textbf{ TIM8\+\_\+\+BRK\+\_\+\+TIM12\+\_\+\+IRQn} = 43
, \newline
\textbf{ TIM8\+\_\+\+UP\+\_\+\+TIM13\+\_\+\+IRQn} = 44
, \textbf{ TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM14\+\_\+\+IRQn} = 45
, \textbf{ TIM8\+\_\+\+CC\+\_\+\+IRQn} = 46
, \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+IRQn} = 47
, \newline
\textbf{ FSMC\+\_\+\+IRQn} = 48
, \textbf{ SDIO\+\_\+\+IRQn} = 49
, \textbf{ TIM5\+\_\+\+IRQn} = 50
, \textbf{ SPI3\+\_\+\+IRQn} = 51
, \newline
\textbf{ UART4\+\_\+\+IRQn} = 52
, \textbf{ UART5\+\_\+\+IRQn} = 53
, \textbf{ TIM6\+\_\+\+DAC\+\_\+\+IRQn} = 54
, \textbf{ TIM7\+\_\+\+IRQn} = 55
, \newline
\textbf{ DMA2\+\_\+\+Stream0\+\_\+\+IRQn} = 56
, \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+IRQn} = 57
, \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+IRQn} = 58
, \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+IRQn} = 59
, \newline
\textbf{ DMA2\+\_\+\+Stream4\+\_\+\+IRQn} = 60
, \textbf{ ETH\+\_\+\+IRQn} = 61
, \textbf{ ETH\+\_\+\+WKUP\+\_\+\+IRQn} = 62
, \textbf{ CAN2\+\_\+\+TX\+\_\+\+IRQn} = 63
, \newline
\textbf{ CAN2\+\_\+\+RX0\+\_\+\+IRQn} = 64
, \textbf{ CAN2\+\_\+\+RX1\+\_\+\+IRQn} = 65
, \textbf{ CAN2\+\_\+\+SCE\+\_\+\+IRQn} = 66
, \textbf{ OTG\+\_\+\+FS\+\_\+\+IRQn} = 67
, \newline
\textbf{ DMA2\+\_\+\+Stream5\+\_\+\+IRQn} = 68
, \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+IRQn} = 69
, \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+IRQn} = 70
, \textbf{ USART6\+\_\+\+IRQn} = 71
, \newline
\textbf{ I2\+C3\+\_\+\+EV\+\_\+\+IRQn} = 72
, \textbf{ I2\+C3\+\_\+\+ER\+\_\+\+IRQn} = 73
, \textbf{ OTG\+\_\+\+HS\+\_\+\+EP1\+\_\+\+OUT\+\_\+\+IRQn} = 74
, \textbf{ OTG\+\_\+\+HS\+\_\+\+EP1\+\_\+\+IN\+\_\+\+IRQn} = 75
, \newline
\textbf{ OTG\+\_\+\+HS\+\_\+\+WKUP\+\_\+\+IRQn} = 76
, \textbf{ OTG\+\_\+\+HS\+\_\+\+IRQn} = 77
, \textbf{ DCMI\+\_\+\+IRQn} = 78
, \textbf{ CRYP\+\_\+\+IRQn} = 79
, \newline
\textbf{ HASH\+\_\+\+RNG\+\_\+\+IRQn} = 80
, \textbf{ FPU\+\_\+\+IRQn} = 81
 \}
\begin{DoxyCompactList}\small\item\em STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxyref{Library\+\_\+configuration\+\_\+section}{p.}{group___library__configuration__section}. \end{DoxyCompactList}\item 
enum \textbf{ Flag\+Status} \{ \textbf{ RESET} = 0
, \textbf{ SET} = !\+RESET
 \}
\item 
enum \textbf{ Functional\+State} \{ \textbf{ DISABLE} = 0
, \textbf{ ENABLE} = !\+DISABLE
 \}
\item 
enum \textbf{ Error\+Status} \{ \textbf{ ERROR} = 0
, \textbf{ SUCCESS} = !\+ERROR
 \}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS Cortex-\/\+M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for STM32\+F4xx devices. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011 
\end{DoxyDate}
The file is the unique include file that the application programmer is using in the C source code, usually in \doxyref{main.\+c}{p.}{main_8c}. This file contains\+:
\begin{DoxyItemize}
\item Configuration section that allows to select\+:
\begin{DoxyItemize}
\item The device used in the target application
\item To use or not the peripherals drivers in application code(i.\+e. code will be based on direct access to peripherals registers rather than drivers API), this option is controlled by "{}\#define USE\+\_\+\+STDPERIPH\+\_\+\+DRIVER"{}
\item To change few application-\/specific parameters such as the HSE crystal frequency
\end{DoxyItemize}
\item Data structures and the address mapping for all peripherals
\item Peripheral\textquotesingle{}s registers declarations and bits definition
\item Macros to access peripherals registers hardware
\end{DoxyItemize}

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }