
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Programs/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/Programs/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'ste' on host 'desktop-m9rjbi2' (Windows NT_amd64 version 6.2) on Fri Jul 16 20:54:21 +0200 2021
INFO: [HLS 200-10] In directory 'C:/Users/ste/phd/hls_projects/hls_svd'
Sourcing Tcl script '.\run_hls.tcl'
HlsKernelU
================================================================
[INFO] LSTM parameters:
 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28 
================================================================
INFO: [HLS 200-1510] Running: open_project -reset vitis_ZedBoard_HlsKernelU 
INFO: [HLS 200-10] Opening and resetting project 'C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsKernelU'.
WARNING: [HLS 200-40] No C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsKernelU/solution_HlsKernelU/solution_HlsKernelU.aps file found.
INFO: [HLS 200-1510] Running: set_top HlsKernelU 
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding design file 'C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/src/dma/svd_dma.cpp -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding design file 'C:/Users/ste/phd/hls_projects/hls_svd/src/dma/svd_dma.cpp' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/src/hls_utils/adder_tree.cpp -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding design file 'C:/Users/ste/phd/hls_projects/hls_svd/src/hls_utils/adder_tree.cpp' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/src/hls_utils/hls_metaprogramming.cpp -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
WARNING: [HLS 200-40] Cannot find design file 'C:/Users/ste/phd/hls_projects/hls_svd/src/hls_utils/hls_metaprogramming.cpp'
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/include/kernel/u_kernel.h -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding design file 'C:/Users/ste/phd/hls_projects/hls_svd/include/kernel/u_kernel.h' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/include/dma/svd_dma.h -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding design file 'C:/Users/ste/phd/hls_projects/hls_svd/include/dma/svd_dma.h' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/include/hls_utils/adder_tree.h -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding design file 'C:/Users/ste/phd/hls_projects/hls_svd/include/hls_utils/adder_tree.h' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/include/hls_utils/hls_metaprogramming.h -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding design file 'C:/Users/ste/phd/hls_projects/hls_svd/include/hls_utils/hls_metaprogramming.h' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/include/dma/svd_parameters.h -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
WARNING: [HLS 200-40] Cannot find design file 'C:/Users/ste/phd/hls_projects/hls_svd/include/dma/svd_parameters.h'
INFO: [HLS 200-1510] Running: open_solution solution_HlsKernelU 
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsKernelU/solution_HlsKernelU'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: config_schedule -effort high -relax_ii_for_timing=0 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'config_schedule -relax_ii_for_timing' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-483] The 'config_core' command is deprecated and will be removed in a future release. Use 'config_op or config_storage' as its replacement.
INFO: [TECH 200-24] Change the default latency of core 'DSP48' to 3
INFO: [HLS 200-1510] Running: config_dataflow -default_channel fifo 
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file C:/Users/ste/phd/hls_projects/hls_svd/include/dma/svd_parameters.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file C:/Users/ste/phd/hls_projects/hls_svd/src/hls_utils/hls_metaprogramming.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 472.875 MB.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/ste/phd/hls_projects/hls_svd/src/hls_utils/adder_tree.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:64:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:68:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:137:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:141:9
INFO: [HLS 200-10] Analyzing design file 'C:/Users/ste/phd/hls_projects/hls_svd/src/dma/svd_dma.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:121:9
WARNING: [HLS 207-5301] unused parameter 'u_port': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:65:49
WARNING: [HLS 207-5301] unused parameter 'v_port': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:154:49
WARNING: [HLS 207-5301] unused parameter 'verbose': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:439:36
WARNING: [HLS 207-5301] unused parameter 'verbose': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:491:36
INFO: [HLS 200-10] Analyzing design file 'C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:72:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:82:3
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:96:3
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:59:2
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:39:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:99:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:100:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:185:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:186:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:193:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:194:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:222:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:223:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:64:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:68:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:137:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:141:9
WARNING: [HLS 207-5301] unused parameter 'u_port': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:65:49
WARNING: [HLS 207-5301] unused parameter 'v_port': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:154:49
WARNING: [HLS 207-5301] unused parameter 'verbose': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:439:36
WARNING: [HLS 207-5301] unused parameter 'verbose': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:491:36
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 18.522 seconds; current allocated memory: 86.243 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::stream()' into 'svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >::SvdStreams()' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:78:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<3>, 0>::stream()' into 'svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >::SvdStreams()' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:78:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<1>, 0>::stream()' into 'svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >::SvdStreams()' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:78:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<3>, 0>::stream()' into 'svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >::SvdStreams()' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:78:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::stream()' into 'svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >::SvdStreams()' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:78:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::stream()' into 'svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >::SvdStreams()' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:78:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::stream()' into 'svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >::SvdStreams()' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:78:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::stream()' into 'svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >::SvdStreams()' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:78:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::stream()' into 'svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >::SvdStreams()' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:78:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::stream()' into 'svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >::SvdStreams()' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:78:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::stream()' into 'svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >::SvdStreams()' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:78:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::stream()' into 'svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >::SvdStreams()' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:78:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<1>, 0>::stream()' into 'svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >::SvdStreams()' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:78:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >::SvdStreams()' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:78:3)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::pragma() const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::operator[](unsigned long)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:92:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::pragma() const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:92:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::read(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>&)' into 'hls::stream<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::read()' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:793:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:767:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:767:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:759:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:759:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:754:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::ap_fixed_base(int)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::ap_fixed_base(int)' into 'ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>::ap_fixed(int)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<16, 7, true>::mult ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator*<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1119:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator!() const' into 'ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<32, 14, true>::plus ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 15, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<32, 14, true>::plus ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<32, 14, true>::plus ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:793:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:767:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:767:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:759:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:759:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:754:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<32, 14, true>::plus ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+=<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+=<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::read()' into 'void svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >(int, svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >&)' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:33:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::write(ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'void svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >(int, svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >&)' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:41:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+=<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >(int, svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >&)' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:38:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<16, 7, true>::mult ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator*<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&) const' into 'void svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >(int, svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >&)' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:38:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::read()' into 'void svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >(int, svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >&)' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:38:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>::ap_fixed(int)' into 'void svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >(int, svd::SvdStreams<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >&)' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::read(ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>&)' into 'hls::stream<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::read()' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::operator[](unsigned long)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:92:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator!() const' into 'ap_fixed_base<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'ap_fixed_base<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<17, 8, true>::plus ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<17, 8, true>::plus ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<17, 8, true>::plus ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:793:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, false>::ap_int_base(int)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:754:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<17, 8, true>::plus ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&) const' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+=<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+=<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::reduce_add() const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:159:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+=<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'hls::vector<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::reduce_add() const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:159:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator!() const' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:793:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, false>::ap_int_base(int)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:754:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>::ap_fixed<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::write(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'HlsKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:90:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::write(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'HlsKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:104:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>::ap_fixed<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'HlsKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:143:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 0>::read()' into 'HlsKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:141:41)
INFO: [HLS 214-210] Disaggregating variable 'streams'
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_1' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:159:71) in function 'hls::vector<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::reduce_add' completely with a factor of 7 (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:159:71)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::_S_ref(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::operator[](unsigned long)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::operator[](unsigned long)' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::operator[](unsigned long)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:91:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::_S_ref(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long)' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:91:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::_S_ref(ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> const (&) [8], unsigned long)' into 'std::array<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::operator[](unsigned long)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::operator[](unsigned long)' into 'hls::vector<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::operator[](unsigned long)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:91:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::_S_ref(ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> const (&) [8], unsigned long)' into 'std::array<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::operator[](unsigned long) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::operator[](unsigned long) const' into 'hls::vector<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::reduce_add() const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:159:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long)' into 'HlsKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::operator[](unsigned long)' into 'HlsKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:52:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'HlsKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:52:0)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 in loop 'VITIS_LOOP_74_1'(C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:74:22) has been inferred on port 'x_dmem' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:74:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.hls::vectors' into 'HlsKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:145:41)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.233 seconds; current allocated memory: 88.515 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 88.517 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::operator[]' into 'HlsKernelU' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:143).
INFO: [XFORM 203-603] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::operator[]' into 'HlsKernelU' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:90).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 101.681 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-1101] Packing variable 'x_val.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:88) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'u_val.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:102) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xu.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:139).
INFO: [XFORM 203-1101] Packing variable 'xu.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:139) into a 136-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:137) into a 32-bit variable.
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 119.240 MB.
INFO: [XFORM 203-1101] Packing variable 'x_val.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:88) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'u_val.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:102) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xu.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:139).
INFO: [XFORM 203-1101] Packing variable 'xu.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:139) into a 136-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:137) into a 32-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_29_2' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:29) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_84_2' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:84) in function 'HlsKernelU' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_99_7' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:102) in function 'HlsKernelU' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_135_9' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:137) in function 'HlsKernelU' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_31_3' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:31) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_32_4' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:32) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_5' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:34) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_3' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:86) in function 'HlsKernelU' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_4' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:88) in function 'HlsKernelU' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_89_5' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:89) in function 'HlsKernelU' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_103_8' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:103) in function 'HlsKernelU' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_138_10' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:139) in function 'HlsKernelU' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_140_11' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:140) in function 'HlsKernelU' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'streams.0' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'streams.3' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'streams.8' .
INFO: [XFORM 203-101] Partitioning array 'xu.V' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'streams.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'streams.0'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'streams.8'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_buffer.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xu.V' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:26) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'streams.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'streams.0'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'streams.8'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'xu.V' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:26) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'streams.0'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'streams.8'  in dimension 3 completely.
INFO: [XFORM 203-102] Partitioning array 'x_buffer.data._M_elems.V.0' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'x_buffer.data._M_elems.V.1' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'x_buffer.data._M_elems.V.2' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'x_buffer.data._M_elems.V.3' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'x_buffer.data._M_elems.V.4' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'x_buffer.data._M_elems.V.5' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'x_buffer.data._M_elems.V.6' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'x_buffer.data._M_elems.V.7' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69) in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_Store_X_Buffer_proc' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:74) to a process function for dataflow in function 'HlsKernelU'.
INFO: [XFORM 203-721] Changing loop 'Loop_Stream_X_Tiles_proc' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:84) to a process function for dataflow in function 'HlsKernelU'.
INFO: [XFORM 203-721] Changing loop 'Loop_U_Dispatcher_proc' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:98) to a process function for dataflow in function 'HlsKernelU'.
INFO: [XFORM 203-721] Changing loop 'Loop_XU_DMA_proc' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:135) to a process function for dataflow in function 'HlsKernelU'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'HlsKernelU' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:49)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'HlsKernelU' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:49), detected/extracted 6 process function(s): 
	 'HlsKernelU.entry36'
	 'Loop_Store_X_Buffer_proc'
	 'Loop_Stream_X_Tiles_proc33'
	 'Loop_U_Dispatcher_proc34'
	 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'
	 'Loop_XU_DMA_proc35'.
WARNING: [XFORM 203-124] Array  'x_buffer[7][1].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[6][1].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[5][1].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[4][1].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[3][1].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[2][1].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[1][1].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[0][1].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[7][0].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[6][0].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[5][0].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[4][0].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[3][0].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[2][0].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[1][0].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'x_buffer[0][0].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:69): The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:29:31) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:35:17) to (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:6) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:0) to (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:159:20) in function 'hls::vector<ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0>, 8ul>::reduce_add'... converting 29 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) in function 'Loop_XU_DMA_proc35'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) in function 'Loop_XU_DMA_proc35'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.792 seconds; current allocated memory: 165.789 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_1' (C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:28:28) in function 'svd::KernelU<svd::SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)2, 0> > >'.
INFO: [XFORM 203-541] Flattening a loop nest 'XU_DMA' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:135:32) in function 'Loop_XU_DMA_proc35'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_6' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:98:31) in function 'Loop_U_Dispatcher_proc34'.
INFO: [XFORM 203-541] Flattening a loop nest 'U_Dispatcher' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:98:31) in function 'Loop_U_Dispatcher_proc34'.
INFO: [XFORM 203-541] Flattening a loop nest 'Stream_X_Tiles' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:84:31) in function 'Loop_Stream_X_Tiles_proc33'.
WARNING: [HLS 200-960] Cannot flatten loop 'Store_X_Buffer' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:74:31) in function 'Loop_Store_X_Buffer_proc' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-1449] Process Loop_Store_X_Buffer_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 8.196 seconds; current allocated memory: 253.690 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HlsKernelU' ...
WARNING: [SYN 201-103] Legalizing function name 'HlsKernelU.entry36' to 'HlsKernelU_entry36'.
WARNING: [SYN 201-103] Legalizing function name 'KernelU<SvdParameters<2, 256, 1, 1, 8, 1, 0, 0, 4, ap_fixed<16, 7, 5, 2, 0>, ap_fixed<16, 7, 5, 2, 0>, ap_fixed<17, 8, 5, 2, 0> > >' to 'KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_s'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HlsKernelU_entry36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 254.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 254.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Store_X_Buffer_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_74_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 255.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 255.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Stream_X_Tiles_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Stream_X_Tiles_VITIS_LOOP_84_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Stream_X_Tiles_VITIS_LOOP_84_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 255.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 256.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_U_Dispatcher_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'U_Dispatcher_VITIS_LOOP_98_6_VITIS_LOOP_99_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'U_Dispatcher_VITIS_LOOP_98_6_VITIS_LOOP_99_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 257.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 257.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2'
WARNING: [HLS 200-871] Estimated clock period (7.463ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_s' consists of the following:	'add' operation of DSP[2389] ('add_ln1192_55') [2389]  (2.1 ns)
	'icmp' operation ('icmp_ln790_55') [2401]  (2.43 ns)
	'or' operation ('or_ln788_117') [2402]  (0 ns)
	'or' operation ('or_ln788_118') [2403]  (0 ns)
	'and' operation ('and_ln788_55') [2404]  (0.978 ns)
	'or' operation ('or_ln340_110') [2405]  (0 ns)
	'select' operation ('select_ln340_55') [2408]  (0.978 ns)
	'select' operation ('select_ln340_119') [2410]  (0.978 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.139 seconds; current allocated memory: 266.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.641 seconds; current allocated memory: 273.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, function 'reduce_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.994 seconds; current allocated memory: 274.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 274.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_XU_DMA_proc35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XU_DMA_VITIS_LOOP_135_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'XU_DMA_VITIS_LOOP_135_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 275.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 277.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HlsKernelU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_3_0 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_2_0 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_1_0 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_0_0 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_0_1 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_0_2 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_0_3 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_0_4 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_0_5 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_0_6 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_0_7 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_1_1 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_1_2 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_1_3 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_1_4 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_1_5 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_1_6 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_1_7 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_2_1 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_2_2 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_2_3 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_2_4 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_2_5 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_2_6 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_2_7 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_3_1 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_3_2 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_3_3 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_3_4 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_3_5 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_3_6 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO streams_3_3_7 (from Loop_U_Dispatcher_proc34_U0 to KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.573 seconds; current allocated memory: 277.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.004 seconds; current allocated memory: 280.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HlsKernelU_entry36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HlsKernelU_entry36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.933 seconds; current allocated memory: 281.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Store_X_Buffer_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Store_X_Buffer_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.218 seconds; current allocated memory: 281.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Stream_X_Tiles_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Stream_X_Tiles_proc33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 283.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_U_Dispatcher_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_U_Dispatcher_proc34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 286.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_32_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.194 seconds; current allocated memory: 301.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 5 seconds. Elapsed time: 15.486 seconds; current allocated memory: 332.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_XU_DMA_proc35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_XU_DMA_proc35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.557 seconds; current allocated memory: 336.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HlsKernelU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'HlsKernelU/x_dmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HlsKernelU/num_refinements' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HlsKernelU/x_port' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HlsKernelU/u_port' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HlsKernelU/xu_port' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HlsKernelU' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x_port' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'num_refinements' and 'return' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'start_for_KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fixed_16_7_5_2_0_ap_fixed_17_8_5_2_0_U0' to 'start_for_KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fibkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'HlsKernelU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.606 seconds; current allocated memory: 346.181 MB.
INFO: [RTMG 210-285] Implementing FIFO 'x_port_c_U(HlsKernelU_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_port_c_U(HlsKernelU_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_0_0_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_1_0_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_2_0_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_3_0_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_4_0_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_5_0_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_6_0_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_7_0_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_0_1_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_1_1_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_2_1_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_3_1_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_4_1_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_5_1_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_6_1_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_buffer_7_1_data_M_elems_V_U(HlsKernelU_fifo_w16_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_0_0_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_0_0_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_1_0_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_1_0_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_2_0_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_2_0_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_3_0_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_3_0_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_0_1_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_0_1_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_1_1_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_1_1_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_2_1_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_2_1_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_3_1_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_3_1_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_0_2_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_0_2_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_1_2_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_1_2_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_2_2_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_2_2_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_3_2_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_3_2_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_0_3_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_0_3_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_1_3_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_1_3_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_2_3_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_2_3_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_3_3_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_3_3_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_0_4_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_0_4_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_1_4_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_1_4_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_2_4_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_2_4_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_3_4_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_3_4_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_0_5_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_0_5_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_1_5_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_1_5_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_2_5_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_2_5_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_3_5_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_3_5_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_0_6_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_0_6_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_1_6_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_1_6_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_2_6_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_2_6_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_3_6_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_3_6_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_0_7_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_0_7_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_1_7_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_1_7_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_2_7_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_2_7_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_0_3_7_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_0_1_3_7_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_3_0_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_2_0_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_1_0_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_0_0_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_0_1_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_0_2_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_0_3_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_0_4_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_0_5_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_0_6_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_0_7_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_1_1_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_1_2_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_1_3_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_1_4_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_1_5_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_1_6_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_1_7_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_2_1_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_2_2_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_2_3_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_2_4_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_2_5_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_2_6_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_2_7_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_3_1_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_3_2_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_3_3_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_3_4_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_3_5_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_3_6_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_3_3_7_U(HlsKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_0_0_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_0_1_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_0_2_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_0_3_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_0_4_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_0_5_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_0_6_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_0_7_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_1_0_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_1_1_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_1_2_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_1_3_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_1_4_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_1_5_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_1_6_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_1_7_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_2_0_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_2_1_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_2_2_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_2_3_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_2_4_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_2_5_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_2_6_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_2_7_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_3_0_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_3_1_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_3_2_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_3_3_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_3_4_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_3_5_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_3_6_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_0_3_7_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_0_0_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_0_1_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_0_2_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_0_3_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_0_4_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_0_5_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_0_6_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_0_7_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_1_0_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_1_1_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_1_2_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_1_3_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_1_4_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_1_5_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_1_6_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_1_7_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_2_0_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_2_1_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_2_2_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_2_3_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_2_4_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_2_5_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_2_6_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_2_7_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_3_0_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_3_1_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_3_2_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_3_3_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_3_4_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_3_5_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_3_6_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'streams_8_1_3_7_U(HlsKernelU_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_U_Dispatcher_proc34_U0_U(HlsKernelU_start_for_Loop_U_Dispatcher_proc34_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_Stream_X_Tiles_proc33_U0_U(HlsKernelU_start_for_Loop_Stream_X_Tiles_proc33_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fibkb_U(HlsKernelU_start_for_KernelU_SvdParameters_2_256_1_1_8_1_0_0_4_ap_fixed_16_7_5_2_0_ap_fibkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_XU_DMA_proc35_U0_U(HlsKernelU_start_for_Loop_XU_DMA_proc35_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 13 seconds. CPU system time: 5 seconds. Elapsed time: 19.374 seconds; current allocated memory: 359.420 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for HlsKernelU.
INFO: [VLOG 209-307] Generating Verilog RTL for HlsKernelU.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 76 seconds. CPU system time: 14 seconds. Elapsed time: 114.56 seconds; current allocated memory: 363.158 MB.
================================================================
[INFO] Reporting information
================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.463 ns|     2.70 ns|
    +--------+----------+----------+------------+
+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     2068|     2068|  20.680 us|  20.680 us|  2051|  2051|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|   17622|  12376|    -|
|Instance         |        2|   64|    5598|  15988|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   64|   23222|  28394|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   29|      21|     53|    0|
+-----------------+---------+-----+--------+-------+-----+
================================================================
[INFO] Closing project: ./hls/vitis_ZedBoard_HlsKernelU
================================================================
INFO: [HLS 200-112] Total CPU user time: 77 seconds. Total CPU system time: 15 seconds. Total elapsed time: 116.177 seconds; peak allocated memory: 472.875 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Jul 16 20:56:17 2021...
