Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Tue Feb 11 10:39:55 2020
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_multi_wrapper_timing_summary_routed.rpt -pb design_multi_wrapper_timing_summary_routed.pb -rpx design_multi_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_multi_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.649        0.000                      0                34742        0.018        0.000                      0                34742        3.000        0.000                       0                 14957  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                           ------------       ----------      --------------
clk_fpga_0                                                      {0.000 5.000}      10.000          100.000         
design_multi_i/clk_wiz_1/inst/clk_in1                           {0.000 5.000}      10.000          100.000         
  AXI_clk_design_multi_clk_wiz_1_0_1                            {0.000 5.000}      10.000          100.000         
  clkfbout_design_multi_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  hls_clk_design_multi_clk_wiz_1_0_1                            {0.000 5.000}      10.000          100.000         
design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                                        7.845        0.000                       0                     1  
design_multi_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  AXI_clk_design_multi_clk_wiz_1_0_1                                  1.042        0.000                      0                20110        0.024        0.000                      0                20110        3.750        0.000                       0                  7143  
  clkfbout_design_multi_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  
  hls_clk_design_multi_clk_wiz_1_0_1                                  0.649        0.000                      0                13186        0.018        0.000                      0                13186        3.750        0.000                       0                  7515  
design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.677        0.000                      0                  244        0.152        0.000                      0                  244       15.686        0.000                       0                   252  
design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.588        0.000                      0                   49        0.275        0.000                      0                   49       16.166        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AXI_clk_design_multi_clk_wiz_1_0_1  hls_clk_design_multi_clk_wiz_1_0_1        2.329        0.000                      0                 1040        0.376        0.000                      0                 1040  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                      From Clock                                                      To Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                      ----------                                                      --------                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                               AXI_clk_design_multi_clk_wiz_1_0_1                              AXI_clk_design_multi_clk_wiz_1_0_1                                    6.642        0.000                      0                   96        0.522        0.000                      0                   96  
**async_default**                                               design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.424        0.000                      0                    1       17.699        0.000                      0                    1  
**async_default**                                               hls_clk_design_multi_clk_wiz_1_0_1                              hls_clk_design_multi_clk_wiz_1_0_1                                    6.250        0.000                      0                   96        0.498        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_multi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_multi_i/clk_wiz_1/inst/clk_in1
  To Clock:  design_multi_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_multi_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_multi_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  AXI_clk_design_multi_clk_wiz_1_0_1
  To Clock:  AXI_clk_design_multi_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 4.155ns (47.969%)  route 4.507ns (52.031%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 11.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.696     1.699    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y11         RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.153 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.167     5.320    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[15]
    SLICE_X35Y58         LUT6 (Prop_lut6_I3_O)        0.124     5.444 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__142/O
                         net (fo=1, routed)           0.000     5.444    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.994 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.994    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.336 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=13, routed)          0.833     7.169    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Reg_I_LUT/complete_dready
    SLICE_X45Y65         LUT4 (Prop_lut4_I0_O)        0.313     7.482 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Reg_I_LUT/Using_FPGA.Native/O
                         net (fo=2, routed)           0.497     7.979    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/write_Reg_I_S
    SLICE_X47Y71         LUT4 (Prop_lut4_I3_O)        0.124     8.103 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          0.741     8.844    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/RegFile_X2/res_Forward2
    SLICE_X51Y71         LUT5 (Prop_lut5_I2_O)        0.124     8.968 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native_i_3__15/O
                         net (fo=1, routed)           0.765     9.733    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Using_FPGA.Native_3
    SLICE_X55Y71         LUT3 (Prop_lut3_I2_O)        0.124     9.857 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Using_FPGA.Native_i_1__60/O
                         net (fo=1, routed)           0.504    10.361    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/D_0
    SLICE_X55Y70         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.528    11.531    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X55Y70         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.014    11.545    
                         clock uncertainty           -0.074    11.470    
    SLICE_X55Y70         FDRE (Setup_fdre_C_D)       -0.067    11.403    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg/D
                            (rising edge-triggered cell FDSE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 2.200ns (26.030%)  route 6.252ns (73.970%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.655     1.658    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Clk
    SLICE_X37Y56         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.456     2.114 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_FPGA.Native/Q
                         net (fo=12, routed)          0.629     2.743    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/w_fifo_exist
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.153     2.896 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=10, routed)          0.722     3.618    design_multi_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.331     3.949 r  design_multi_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.135     5.084    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X15Y48         LUT3 (Prop_lut3_I1_O)        0.118     5.202 r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           1.056     6.258    design_multi_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.326     6.584 f  design_multi_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.569     7.152    design_multi_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready_0_sn_1
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.118     7.270 r  design_multi_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=9, routed)           0.780     8.051    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WREADY
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.326     8.377 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_3/O
                         net (fo=5, routed)           0.445     8.822    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/p_29_in
    SLICE_X39Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.946 f  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_5/O
                         net (fo=1, routed)           0.462     9.408    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_5_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.532 f  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_2/O
                         net (fo=1, routed)           0.454     9.986    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_2_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.110 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_1/O
                         net (fo=1, routed)           0.000    10.110    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_12
    SLICE_X41Y56         FDSE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.482    11.485    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X41Y56         FDSE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg/C
                         clock pessimism              0.114    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X41Y56         FDSE (Setup_fdse_C_D)        0.031    11.556    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 4.145ns (50.468%)  route 4.068ns (49.532%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.696     1.699    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y11         RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.153 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.167     5.320    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[15]
    SLICE_X35Y58         LUT6 (Prop_lut6_I3_O)        0.124     5.444 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__142/O
                         net (fo=1, routed)           0.000     5.444    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.994 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.994    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.222 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=192, routed)         0.000     6.222    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1/Using_FPGA.Native_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.450 f  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=45, routed)          1.452     7.902    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/take_Intr_Now_III
    SLICE_X57Y68         LUT6 (Prop_lut6_I3_O)        0.313     8.215 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Using_FPGA.Native_i_2__5/O
                         net (fo=9, routed)           0.654     8.869    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Using_FPGA.Native_2
    SLICE_X54Y71         LUT3 (Prop_lut3_I1_O)        0.124     8.993 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Using_FPGA.Native_i_1__19/O
                         net (fo=2, routed)           0.796     9.789    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I3
    SLICE_X53Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.913 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     9.913    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X53Y70         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.458    11.461    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X53Y70         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.014    11.475    
                         clock uncertainty           -0.074    11.400    
    SLICE_X53Y70         FDRE (Setup_fdre_C_D)        0.031    11.431    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mul_Executing_reg/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.290ns  (logic 3.964ns (47.817%)  route 4.326ns (52.183%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.696     1.699    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y11         RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.153 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.167     5.320    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[15]
    SLICE_X35Y58         LUT6 (Prop_lut6_I3_O)        0.124     5.444 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__142/O
                         net (fo=1, routed)           0.000     5.444    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.994 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.994    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.222 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=192, routed)         1.823     8.045    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/mbar_first_reg_3
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.153     8.198 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/wdc_first_i_3/O
                         net (fo=12, routed)          0.771     8.969    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/wdc_first_reg_1
    SLICE_X58Y60         LUT6 (Prop_lut6_I5_O)        0.331     9.300 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/mul_Executing_i_4/O
                         net (fo=1, routed)           0.566     9.865    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/mul_Executing_reg_2
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     9.989 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/mul_Executing_i_1/O
                         net (fo=1, routed)           0.000     9.989    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mul_Executing0
    SLICE_X60Y60         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mul_Executing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.541    11.544    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X60Y60         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mul_Executing_reg/C
                         clock pessimism              0.014    11.558    
                         clock uncertainty           -0.074    11.483    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.029    11.512    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mul_Executing_reg
  -------------------------------------------------------------------
                         required time                         11.512    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 3.964ns (47.863%)  route 4.318ns (52.137%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 11.542 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.696     1.699    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y11         RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.153 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.167     5.320    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[15]
    SLICE_X35Y58         LUT6 (Prop_lut6_I3_O)        0.124     5.444 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__142/O
                         net (fo=1, routed)           0.000     5.444    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.994 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.994    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.222 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=192, routed)         1.823     8.045    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/mbar_first_reg_3
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.153     8.198 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/wdc_first_i_3/O
                         net (fo=12, routed)          0.714     8.913    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/ok_To_Stop
    SLICE_X65Y61         LUT6 (Prop_lut6_I0_O)        0.331     9.244 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_4__2/O
                         net (fo=3, routed)           0.614     9.857    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/S_1
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124     9.981 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_2__67/O
                         net (fo=1, routed)           0.000     9.981    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_2__67_n_0
    SLICE_X65Y63         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.539    11.542    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X65Y63         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                         clock pessimism              0.014    11.556    
                         clock uncertainty           -0.074    11.481    
    SLICE_X65Y63         FDRE (Setup_fdre_C_D)        0.031    11.512    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.512    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 3.964ns (47.911%)  route 4.310ns (52.089%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 11.542 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.696     1.699    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y11         RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.153 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.167     5.320    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[15]
    SLICE_X35Y58         LUT6 (Prop_lut6_I3_O)        0.124     5.444 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__142/O
                         net (fo=1, routed)           0.000     5.444    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.994 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.994    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.222 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=192, routed)         1.823     8.045    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/mbar_first_reg_3
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.153     8.198 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/wdc_first_i_3/O
                         net (fo=12, routed)          0.714     8.913    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/ok_To_Stop
    SLICE_X65Y61         LUT6 (Prop_lut6_I0_O)        0.331     9.244 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_4__2/O
                         net (fo=3, routed)           0.605     9.849    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/S_1
    SLICE_X64Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.973 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_2__66/O
                         net (fo=1, routed)           0.000     9.973    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_2__66_n_0
    SLICE_X64Y63         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.539    11.542    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X64Y63         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                         clock pessimism              0.014    11.556    
                         clock uncertainty           -0.074    11.481    
    SLICE_X64Y63         FDRE (Setup_fdre_C_D)        0.029    11.510    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.510    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.255ns  (logic 4.145ns (50.211%)  route 4.110ns (49.789%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 11.535 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.696     1.699    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y11         RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.153 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.167     5.320    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[15]
    SLICE_X35Y58         LUT6 (Prop_lut6_I3_O)        0.124     5.444 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__142/O
                         net (fo=1, routed)           0.000     5.444    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.994 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.994    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.222 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=192, routed)         0.000     6.222    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1/Using_FPGA.Native_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.450 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=45, routed)          1.452     7.902    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/take_Intr_Now_III
    SLICE_X57Y68         LUT6 (Prop_lut6_I3_O)        0.313     8.215 f  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Using_FPGA.Native_i_2__5/O
                         net (fo=9, routed)           0.640     8.856    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Using_FPGA.Native
    SLICE_X55Y66         LUT2 (Prop_lut2_I1_O)        0.124     8.980 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Using_FPGA.Native_i_1__18/O
                         net (fo=2, routed)           0.851     9.831    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I3
    SLICE_X55Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.955 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     9.955    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X55Y66         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.532    11.535    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X55Y66         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.014    11.549    
                         clock uncertainty           -0.074    11.474    
    SLICE_X55Y66         FDRE (Setup_fdre_C_D)        0.031    11.505    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 4.145ns (50.418%)  route 4.076ns (49.582%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 11.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.696     1.699    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y11         RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.153 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.167     5.320    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[15]
    SLICE_X35Y58         LUT6 (Prop_lut6_I3_O)        0.124     5.444 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__142/O
                         net (fo=1, routed)           0.000     5.444    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.994 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.994    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.222 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=192, routed)         0.000     6.222    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1/Using_FPGA.Native_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.450 f  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=45, routed)          1.452     7.902    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/take_Intr_Now_III
    SLICE_X57Y68         LUT6 (Prop_lut6_I3_O)        0.313     8.215 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Using_FPGA.Native_i_2__5/O
                         net (fo=9, routed)           0.726     8.941    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Using_FPGA.Native_3
    SLICE_X59Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.065 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Using_FPGA.Native_i_1__21/O
                         net (fo=2, routed)           0.732     9.797    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I3
    SLICE_X55Y69         LUT6 (Prop_lut6_I3_O)        0.124     9.921 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     9.921    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X55Y69         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.528    11.531    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X55Y69         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.014    11.545    
                         clock uncertainty           -0.074    11.470    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)        0.029    11.499    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 3.964ns (48.121%)  route 4.274ns (51.879%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 11.542 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.696     1.699    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y11         RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.153 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.167     5.320    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[15]
    SLICE_X35Y58         LUT6 (Prop_lut6_I3_O)        0.124     5.444 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__142/O
                         net (fo=1, routed)           0.000     5.444    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.994 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.994    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.222 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=192, routed)         1.823     8.045    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/mbar_first_reg_3
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.153     8.198 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/wdc_first_i_3/O
                         net (fo=12, routed)          0.714     8.913    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/ok_To_Stop
    SLICE_X65Y61         LUT6 (Prop_lut6_I0_O)        0.331     9.244 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_4__2/O
                         net (fo=3, routed)           0.569     9.813    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S_1
    SLICE_X66Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.937 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_2__65/O
                         net (fo=1, routed)           0.000     9.937    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_2__65_n_0
    SLICE_X66Y63         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.539    11.542    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X66Y63         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C
                         clock pessimism              0.014    11.556    
                         clock uncertainty           -0.074    11.481    
    SLICE_X66Y63         FDRE (Setup_fdre_C_D)        0.077    11.558    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 4.145ns (51.304%)  route 3.934ns (48.696%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.696     1.699    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y11         RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.153 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.167     5.320    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[15]
    SLICE_X35Y58         LUT6 (Prop_lut6_I3_O)        0.124     5.444 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__142/O
                         net (fo=1, routed)           0.000     5.444    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.994 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.994    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.222 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=192, routed)         0.000     6.222    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1/Using_FPGA.Native_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.450 f  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=45, routed)          1.452     7.902    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/take_Intr_Now_III
    SLICE_X57Y68         LUT6 (Prop_lut6_I3_O)        0.313     8.215 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Using_FPGA.Native_i_2__5/O
                         net (fo=9, routed)           0.521     8.737    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[26].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Using_FPGA.Native_3
    SLICE_X54Y69         LUT3 (Prop_lut3_I1_O)        0.124     8.861 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[26].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Using_FPGA.Native_i_1__17/O
                         net (fo=2, routed)           0.794     9.655    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I3
    SLICE_X53Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.779 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     9.779    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X53Y70         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.458    11.461    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X53Y70         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.014    11.475    
                         clock uncertainty           -0.074    11.400    
    SLICE_X53Y70         FDRE (Setup_fdre_C_D)        0.029    11.429    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  1.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y41         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.141     0.736 r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.942    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X14Y41         RAMD32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.862     0.864    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X14Y41         RAMD32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X14Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y41         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.141     0.736 r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.942    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X14Y41         RAMD32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.862     0.864    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X14Y41         RAMD32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X14Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y41         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.141     0.736 r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.942    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X14Y41         RAMD32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.862     0.864    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X14Y41         RAMD32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X14Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y41         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.141     0.736 r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.942    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X14Y41         RAMD32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.862     0.864    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X14Y41         RAMD32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X14Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y41         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.141     0.736 r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.942    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X14Y41         RAMD32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.862     0.864    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X14Y41         RAMD32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X14Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y41         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.141     0.736 r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.942    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X14Y41         RAMD32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.862     0.864    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X14Y41         RAMD32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X14Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y41         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.141     0.736 r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.942    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X14Y41         RAMS32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.862     0.864    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X14Y41         RAMS32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X14Y41         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.918    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y41         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.141     0.736 r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     0.942    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X14Y41         RAMS32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.862     0.864    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X14Y41         RAMS32                                       r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X14Y41         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.918    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.556%)  route 0.225ns (61.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.553     0.555    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Clk
    SLICE_X51Y57         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/Q
                         net (fo=3, routed)           0.225     0.920    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Q[26]
    SLICE_X48Y55         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.826     0.828    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Clk
    SLICE_X48Y55         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[28]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X48Y55         FDRE (Hold_fdre_C_D)         0.070     0.893    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.942%)  route 0.221ns (61.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.553     0.555    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Clk
    SLICE_X51Y57         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/Q
                         net (fo=3, routed)           0.221     0.917    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Q[23]
    SLICE_X49Y55         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.826     0.828    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Clk
    SLICE_X49Y55         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[25]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.066     0.889    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_clk_design_multi_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Data_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Data_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y11     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y11     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18     design_multi_i/axi_bram_ctrl_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18     design_multi_i/axi_bram_ctrl_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y62     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y62     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y62     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y62     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y70     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y70     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y70     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y70     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y62     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y62     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y105    design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y105    design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y105    design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y105    design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y105    design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y105    design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y105    design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y105    design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y95     design_multi_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y95     design_multi_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_multi_clk_wiz_1_0_1
  To Clock:  clkfbout_design_multi_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_multi_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_multi_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  hls_clk_design_multi_clk_wiz_1_0_1
  To Clock:  hls_clk_design_multi_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 2.822ns (31.651%)  route 6.094ns (68.349%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.932     1.935    design_multi_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     3.375 r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          2.070     5.445    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124     5.569 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     5.569    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.101 f  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.278     7.379    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.152     7.531 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8/O
                         net (fo=3, routed)           0.972     8.502    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.326     8.828 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.621     9.449    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X44Y119        LUT5 (Prop_lut5_I3_O)        0.124     9.573 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[9]_i_2/O
                         net (fo=17, routed)          0.633    10.206    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10]_1
    SLICE_X44Y119        LUT4 (Prop_lut4_I3_O)        0.124    10.330 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[11]_i_1__0/O
                         net (fo=4, routed)           0.520    10.851    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X44Y120        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.644    11.647    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X44Y120        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[10]/C
                         clock pessimism              0.132    11.779    
                         clock uncertainty           -0.074    11.705    
    SLICE_X44Y120        FDRE (Setup_fdre_C_CE)      -0.205    11.500    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 2.822ns (31.651%)  route 6.094ns (68.349%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.932     1.935    design_multi_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     3.375 r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          2.070     5.445    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124     5.569 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     5.569    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.101 f  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.278     7.379    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.152     7.531 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8/O
                         net (fo=3, routed)           0.972     8.502    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.326     8.828 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.621     9.449    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X44Y119        LUT5 (Prop_lut5_I3_O)        0.124     9.573 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[9]_i_2/O
                         net (fo=17, routed)          0.633    10.206    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10]_1
    SLICE_X44Y119        LUT4 (Prop_lut4_I3_O)        0.124    10.330 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[11]_i_1__0/O
                         net (fo=4, routed)           0.520    10.851    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X44Y120        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.644    11.647    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X44Y120        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[11]/C
                         clock pessimism              0.132    11.779    
                         clock uncertainty           -0.074    11.705    
    SLICE_X44Y120        FDRE (Setup_fdre_C_CE)      -0.205    11.500    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 2.822ns (31.651%)  route 6.094ns (68.349%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.932     1.935    design_multi_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     3.375 r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          2.070     5.445    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124     5.569 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     5.569    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.101 f  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.278     7.379    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.152     7.531 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8/O
                         net (fo=3, routed)           0.972     8.502    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.326     8.828 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.621     9.449    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X44Y119        LUT5 (Prop_lut5_I3_O)        0.124     9.573 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[9]_i_2/O
                         net (fo=17, routed)          0.633    10.206    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10]_1
    SLICE_X44Y119        LUT4 (Prop_lut4_I3_O)        0.124    10.330 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[11]_i_1__0/O
                         net (fo=4, routed)           0.520    10.851    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X44Y120        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.644    11.647    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X44Y120        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[8]/C
                         clock pessimism              0.132    11.779    
                         clock uncertainty           -0.074    11.705    
    SLICE_X44Y120        FDRE (Setup_fdre_C_CE)      -0.205    11.500    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 2.822ns (31.651%)  route 6.094ns (68.349%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.932     1.935    design_multi_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     3.375 r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          2.070     5.445    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124     5.569 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     5.569    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.101 f  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.278     7.379    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.152     7.531 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8/O
                         net (fo=3, routed)           0.972     8.502    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.326     8.828 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.621     9.449    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X44Y119        LUT5 (Prop_lut5_I3_O)        0.124     9.573 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[9]_i_2/O
                         net (fo=17, routed)          0.633    10.206    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10]_1
    SLICE_X44Y119        LUT4 (Prop_lut4_I3_O)        0.124    10.330 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[11]_i_1__0/O
                         net (fo=4, routed)           0.520    10.851    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X44Y120        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.644    11.647    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X44Y120        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[9]/C
                         clock pessimism              0.132    11.779    
                         clock uncertainty           -0.074    11.705    
    SLICE_X44Y120        FDRE (Setup_fdre_C_CE)      -0.205    11.500    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 2.822ns (31.950%)  route 6.011ns (68.050%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.932     1.935    design_multi_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     3.375 r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          2.070     5.445    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124     5.569 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     5.569    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.101 f  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.278     7.379    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.152     7.531 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8/O
                         net (fo=3, routed)           0.972     8.502    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.326     8.828 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.614     9.442    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I1_O)        0.124     9.566 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_1__0/O
                         net (fo=17, routed)          0.468    10.034    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X45Y121        LUT4 (Prop_lut4_I3_O)        0.124    10.158 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.609    10.767    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_12
    SLICE_X44Y121        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.643    11.646    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X44Y121        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[24]/C
                         clock pessimism              0.132    11.778    
                         clock uncertainty           -0.074    11.704    
    SLICE_X44Y121        FDRE (Setup_fdre_C_CE)      -0.205    11.499    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 2.822ns (31.950%)  route 6.011ns (68.050%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.932     1.935    design_multi_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     3.375 r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          2.070     5.445    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124     5.569 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     5.569    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.101 f  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.278     7.379    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.152     7.531 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8/O
                         net (fo=3, routed)           0.972     8.502    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.326     8.828 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.614     9.442    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I1_O)        0.124     9.566 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_1__0/O
                         net (fo=17, routed)          0.468    10.034    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X45Y121        LUT4 (Prop_lut4_I3_O)        0.124    10.158 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.609    10.767    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_12
    SLICE_X44Y121        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.643    11.646    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X44Y121        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[25]/C
                         clock pessimism              0.132    11.778    
                         clock uncertainty           -0.074    11.704    
    SLICE_X44Y121        FDRE (Setup_fdre_C_CE)      -0.205    11.499    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 2.822ns (31.950%)  route 6.011ns (68.050%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.932     1.935    design_multi_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     3.375 r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          2.070     5.445    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124     5.569 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     5.569    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.101 f  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.278     7.379    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.152     7.531 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8/O
                         net (fo=3, routed)           0.972     8.502    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.326     8.828 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.614     9.442    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I1_O)        0.124     9.566 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_1__0/O
                         net (fo=17, routed)          0.468    10.034    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X45Y121        LUT4 (Prop_lut4_I3_O)        0.124    10.158 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.609    10.767    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_12
    SLICE_X44Y121        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.643    11.646    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X44Y121        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[26]/C
                         clock pessimism              0.132    11.778    
                         clock uncertainty           -0.074    11.704    
    SLICE_X44Y121        FDRE (Setup_fdre_C_CE)      -0.205    11.499    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 2.822ns (31.950%)  route 6.011ns (68.050%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.932     1.935    design_multi_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     3.375 r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          2.070     5.445    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124     5.569 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     5.569    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.101 f  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.278     7.379    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.152     7.531 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8/O
                         net (fo=3, routed)           0.972     8.502    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.326     8.828 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.614     9.442    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I1_O)        0.124     9.566 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_1__0/O
                         net (fo=17, routed)          0.468    10.034    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X45Y121        LUT4 (Prop_lut4_I3_O)        0.124    10.158 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.609    10.767    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_12
    SLICE_X44Y121        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.643    11.646    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X44Y121        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[27]/C
                         clock pessimism              0.132    11.778    
                         clock uncertainty           -0.074    11.704    
    SLICE_X44Y121        FDRE (Setup_fdre_C_CE)      -0.205    11.499    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 2.822ns (32.177%)  route 5.948ns (67.823%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 11.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.932     1.935    design_multi_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     3.375 r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          2.070     5.445    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124     5.569 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     5.569    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.101 f  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.278     7.379    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.152     7.531 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8/O
                         net (fo=3, routed)           0.972     8.502    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.326     8.828 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.559     9.387    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.124     9.511 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[33]_i_1__0/O
                         net (fo=17, routed)          0.502    10.013    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_4
    SLICE_X42Y120        LUT4 (Prop_lut4_I3_O)        0.124    10.137 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[35]_i_1__0/O
                         net (fo=4, routed)           0.568    10.705    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_13
    SLICE_X43Y120        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.645    11.648    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X43Y120        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[32]/C
                         clock pessimism              0.132    11.780    
                         clock uncertainty           -0.074    11.706    
    SLICE_X43Y120        FDRE (Setup_fdre_C_CE)      -0.205    11.501    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         11.501    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 2.822ns (32.177%)  route 5.948ns (67.823%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 11.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.932     1.935    design_multi_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     3.375 r  design_multi_i/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          2.070     5.445    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124     5.569 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     5.569    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.101 f  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           1.278     7.379    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.152     7.531 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8/O
                         net (fo=3, routed)           0.972     8.502    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_8_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.326     8.828 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.559     9.387    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_4__0_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.124     9.511 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[33]_i_1__0/O
                         net (fo=17, routed)          0.502    10.013    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_4
    SLICE_X42Y120        LUT4 (Prop_lut4_I3_O)        0.124    10.137 r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[35]_i_1__0/O
                         net (fo=4, routed)           0.568    10.705    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_13
    SLICE_X43Y120        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.645    11.648    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X43Y120        FDRE                                         r  design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[33]/C
                         clock pessimism              0.132    11.780    
                         clock uncertainty           -0.074    11.706    
    SLICE_X43Y120        FDRE (Setup_fdre_C_CE)      -0.205    11.501    design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         11.501    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  0.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/INPUT_addr_3_read_reg_1200_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.280%)  route 0.172ns (53.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.550     0.552    design_multi_i/Kmeans_0/U0/ap_clk
    SLICE_X32Y26         FDRE                                         r  design_multi_i/Kmeans_0/U0/INPUT_addr_3_read_reg_1200_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.148     0.700 r  design_multi_i/Kmeans_0/U0/INPUT_addr_3_read_reg_1200_reg[6]/Q
                         net (fo=1, routed)           0.172     0.871    design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/Q[6]
    RAMB18_X2Y10         RAMB18E1                                     r  design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.858     0.860    design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/ap_clk
    RAMB18_X2Y10         RAMB18E1                                     r  design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.250     0.610    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243     0.853    design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/tmp_s_reg_1422_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.777%)  route 0.203ns (52.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.544     0.546    design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X51Y26         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/Q
                         net (fo=1, routed)           0.203     0.890    design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/m_axis_result_tdata[8]
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.935 r  design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/tmp_s_reg_1422[8]_i_1/O
                         net (fo=1, routed)           0.000     0.935    design_multi_i/Kmeans_0/U0/grp_moy_fu_607_n_26
    SLICE_X47Y26         FDRE                                         r  design_multi_i/Kmeans_0/U0/tmp_s_reg_1422_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.812     0.814    design_multi_i/Kmeans_0/U0/ap_clk
    SLICE_X47Y26         FDRE                                         r  design_multi_i/Kmeans_0/U0/tmp_s_reg_1422_reg[8]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.092     0.901    design_multi_i/Kmeans_0/U0/tmp_s_reg_1422_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/size_0_reg_544_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_moy_fu_599/taille_int_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.102%)  route 0.229ns (61.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.559     0.561    design_multi_i/Kmeans_0/U0/ap_clk
    SLICE_X49Y45         FDRE                                         r  design_multi_i/Kmeans_0/U0/size_0_reg_544_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_multi_i/Kmeans_0/U0/size_0_reg_544_reg[12]/Q
                         net (fo=2, routed)           0.229     0.931    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Q[12]
    SLICE_X53Y46         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_moy_fu_599/taille_int_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.823     0.825    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/ap_clk
    SLICE_X53Y46         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_moy_fu_599/taille_int_reg_reg[12]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X53Y46         FDRE (Hold_fdre_C_D)         0.072     0.892    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/taille_int_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/dout_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.813%)  route 0.175ns (54.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.561     0.563    design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/ap_clk
    SLICE_X32Y50         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/dout_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.148     0.711 r  design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/dout_buf_reg[4]/Q
                         net (fo=1, routed)           0.175     0.886    design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata_n_34
    SLICE_X33Y47         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.829     0.831    design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/ap_clk
    SLICE_X33Y47         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[4]/C
                         clock pessimism              0.000     0.831    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.013     0.844    design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/reg_653_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.827%)  route 0.121ns (46.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.591     0.593    design_multi_i/Kmeans_0/U0/ap_clk
    SLICE_X23Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/reg_653_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  design_multi_i/Kmeans_0/U0/reg_653_reg[8]/Q
                         net (fo=2, routed)           0.121     0.855    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]_0[8]
    RAMB18_X1Y16         RAMB18E1                                     r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.902     0.904    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X1Y16         RAMB18E1                                     r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism             -0.252     0.652    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     0.807    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/tmp_s_reg_1422_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.190ns (45.589%)  route 0.227ns (54.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.547     0.549    design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X51Y29         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/Q
                         net (fo=1, routed)           0.227     0.916    design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/m_axis_result_tdata[17]
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.049     0.965 r  design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/tmp_s_reg_1422[17]_i_1/O
                         net (fo=1, routed)           0.000     0.965    design_multi_i/Kmeans_0/U0/grp_moy_fu_607_n_17
    SLICE_X47Y26         FDRE                                         r  design_multi_i/Kmeans_0/U0/tmp_s_reg_1422_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.812     0.814    design_multi_i/Kmeans_0/U0/ap_clk
    SLICE_X47Y26         FDRE                                         r  design_multi_i/Kmeans_0/U0/tmp_s_reg_1422_reg[17]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.107     0.916    design_multi_i/Kmeans_0/U0/tmp_s_reg_1422_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/Kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.275ns (59.770%)  route 0.185ns (40.230%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.556     0.558    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/ap_clk
    SLICE_X50Y45         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/din0_buf1_reg[5]/Q
                         net (fo=2, routed)           0.185     0.907    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/Kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/s_axis_a_tdata[5]
    SLICE_X46Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.952 r  design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/Kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     0.952    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/Kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/xor_a[5]
    SLICE_X46Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.018 r  design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/Kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.018    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/Kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/p_26_out
    SLICE_X46Y45         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/Kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.827     0.829    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/Kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X46Y45         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/Kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X46Y45         FDRE (Hold_fdre_C_D)         0.134     0.958    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/Kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/tmp_s_reg_1422_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.942%)  route 0.257ns (58.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.546     0.548    design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X51Y28         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/Q
                         net (fo=1, routed)           0.257     0.946    design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/m_axis_result_tdata[14]
    SLICE_X46Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.991 r  design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/tmp_s_reg_1422[14]_i_1/O
                         net (fo=1, routed)           0.000     0.991    design_multi_i/Kmeans_0/U0/grp_moy_fu_607_n_20
    SLICE_X46Y27         FDRE                                         r  design_multi_i/Kmeans_0/U0/tmp_s_reg_1422_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.814     0.816    design_multi_i/Kmeans_0/U0/ap_clk
    SLICE_X46Y27         FDRE                                         r  design_multi_i/Kmeans_0/U0/tmp_s_reg_1422_reg[14]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.120     0.931    design_multi_i/Kmeans_0/U0/tmp_s_reg_1422_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/size_0_reg_544_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_moy_fu_599/taille_int_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.989%)  route 0.218ns (63.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.559     0.561    design_multi_i/Kmeans_0/U0/ap_clk
    SLICE_X49Y45         FDRE                                         r  design_multi_i/Kmeans_0/U0/size_0_reg_544_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  design_multi_i/Kmeans_0/U0/size_0_reg_544_reg[9]/Q
                         net (fo=2, routed)           0.218     0.907    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Q[9]
    SLICE_X52Y46         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_moy_fu_599/taille_int_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.823     0.825    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/ap_clk
    SLICE_X52Y46         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_moy_fu_599/taille_int_reg_reg[9]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X52Y46         FDRE (Hold_fdre_C_D)         0.025     0.845    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/taille_int_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/Kmeans_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.053%)  route 0.261ns (64.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.548     0.550    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/ap_clk
    SLICE_X52Y19         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[11]/Q
                         net (fo=4, routed)           0.261     0.952    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/Kmeans_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[11]
    SLICE_X45Y15         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/Kmeans_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.821     0.823    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/Kmeans_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X45Y15         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/Kmeans_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X45Y15         FDRE (Hold_fdre_C_D)         0.070     0.888    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/Kmeans_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hls_clk_design_multi_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20     design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20     design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16     design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16     design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10     design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10     design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y11     design_multi_i/Kmeans_0/U0/X_prot_U/Kmeans_X_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y11     design_multi_i/Kmeans_0/U0/X_prot_U/Kmeans_X_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y10     design_multi_i/Kmeans_0/U0/Y_U/Kmeans_X_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y10     design_multi_i/Kmeans_0/U0/Y_U/Kmeans_X_ram_U/ram_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.677ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.536ns  (logic 0.583ns (16.487%)  route 2.953ns (83.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.721 - 33.333 ) 
    Source Clock Delay      (SCD):    3.930ns = ( 20.597 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.698    20.597    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y77         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.459    21.056 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.974    22.030    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.154 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.979    24.133    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.471    36.721    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.329    37.050    
                         clock uncertainty           -0.035    37.015    
    SLICE_X39Y80         FDCE (Setup_fdce_C_CE)      -0.205    36.810    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 12.677    

Slack (MET) :             12.677ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.536ns  (logic 0.583ns (16.487%)  route 2.953ns (83.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.721 - 33.333 ) 
    Source Clock Delay      (SCD):    3.930ns = ( 20.597 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.698    20.597    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y77         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.459    21.056 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.974    22.030    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.154 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.979    24.133    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.471    36.721    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.329    37.050    
                         clock uncertainty           -0.035    37.015    
    SLICE_X39Y80         FDCE (Setup_fdce_C_CE)      -0.205    36.810    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 12.677    

Slack (MET) :             12.677ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.536ns  (logic 0.583ns (16.487%)  route 2.953ns (83.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.721 - 33.333 ) 
    Source Clock Delay      (SCD):    3.930ns = ( 20.597 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.698    20.597    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y77         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.459    21.056 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.974    22.030    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.154 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.979    24.133    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.471    36.721    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              0.329    37.050    
                         clock uncertainty           -0.035    37.015    
    SLICE_X39Y80         FDCE (Setup_fdce_C_CE)      -0.205    36.810    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 12.677    

Slack (MET) :             12.677ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.536ns  (logic 0.583ns (16.487%)  route 2.953ns (83.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.721 - 33.333 ) 
    Source Clock Delay      (SCD):    3.930ns = ( 20.597 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.698    20.597    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y77         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.459    21.056 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.974    22.030    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.154 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.979    24.133    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.471    36.721    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              0.329    37.050    
                         clock uncertainty           -0.035    37.015    
    SLICE_X39Y80         FDCE (Setup_fdce_C_CE)      -0.205    36.810    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 12.677    

Slack (MET) :             12.677ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.536ns  (logic 0.583ns (16.487%)  route 2.953ns (83.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.721 - 33.333 ) 
    Source Clock Delay      (SCD):    3.930ns = ( 20.597 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.698    20.597    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y77         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.459    21.056 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.974    22.030    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.154 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.979    24.133    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.471    36.721    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              0.329    37.050    
                         clock uncertainty           -0.035    37.015    
    SLICE_X39Y80         FDCE (Setup_fdce_C_CE)      -0.205    36.810    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 12.677    

Slack (MET) :             12.677ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.536ns  (logic 0.583ns (16.487%)  route 2.953ns (83.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.721 - 33.333 ) 
    Source Clock Delay      (SCD):    3.930ns = ( 20.597 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.698    20.597    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y77         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.459    21.056 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.974    22.030    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.154 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.979    24.133    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.471    36.721    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              0.329    37.050    
                         clock uncertainty           -0.035    37.015    
    SLICE_X39Y80         FDCE (Setup_fdce_C_CE)      -0.205    36.810    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 12.677    

Slack (MET) :             12.677ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.536ns  (logic 0.583ns (16.487%)  route 2.953ns (83.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.721 - 33.333 ) 
    Source Clock Delay      (SCD):    3.930ns = ( 20.597 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.698    20.597    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y77         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.459    21.056 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.974    22.030    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.154 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.979    24.133    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.471    36.721    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                         clock pessimism              0.329    37.050    
                         clock uncertainty           -0.035    37.015    
    SLICE_X39Y80         FDCE (Setup_fdce_C_CE)      -0.205    36.810    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 12.677    

Slack (MET) :             12.677ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.536ns  (logic 0.583ns (16.487%)  route 2.953ns (83.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.721 - 33.333 ) 
    Source Clock Delay      (SCD):    3.930ns = ( 20.597 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.698    20.597    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y77         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.459    21.056 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.974    22.030    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.154 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.979    24.133    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.471    36.721    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X39Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism              0.329    37.050    
                         clock uncertainty           -0.035    37.015    
    SLICE_X39Y80         FDCE (Setup_fdce_C_CE)      -0.205    36.810    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 12.677    

Slack (MET) :             12.937ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.503ns  (logic 0.707ns (20.182%)  route 2.796ns (79.818%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 36.714 - 33.333 ) 
    Source Clock Delay      (SCD):    3.930ns = ( 20.597 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.698    20.597    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y77         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.459    21.056 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.974    22.030    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.154 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.822    23.976    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X47Y75         LUT4 (Prop_lut4_I0_O)        0.124    24.100 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    24.100    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X47Y75         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.464    36.714    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y75         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.329    37.043    
                         clock uncertainty           -0.035    37.008    
    SLICE_X47Y75         FDCE (Setup_fdce_C_D)        0.029    37.037    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.037    
                         arrival time                         -24.100    
  -------------------------------------------------------------------
                         slack                                 12.937    

Slack (MET) :             12.955ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.531ns  (logic 0.735ns (20.815%)  route 2.796ns (79.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 36.714 - 33.333 ) 
    Source Clock Delay      (SCD):    3.930ns = ( 20.597 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.698    20.597    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y77         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.459    21.056 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.974    22.030    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.154 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.822    23.976    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X47Y75         LUT5 (Prop_lut5_I0_O)        0.152    24.128 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    24.128    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X47Y75         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.464    36.714    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y75         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.329    37.043    
                         clock uncertainty           -0.035    37.008    
    SLICE_X47Y75         FDCE (Setup_fdce_C_D)        0.075    37.083    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.083    
                         arrival time                         -24.128    
  -------------------------------------------------------------------
                         slack                                 12.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.573     1.487    design_multi_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X63Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.113     1.741    design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X64Y79         FDPE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.839     1.886    design_multi_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y79         FDPE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.367     1.519    
    SLICE_X64Y79         FDPE (Hold_fdpe_C_D)         0.070     1.589    design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.573     1.487    design_multi_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y80         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.707    design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X62Y80         FDPE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.840     1.887    design_multi_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y80         FDPE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.400     1.487    
    SLICE_X62Y80         FDPE (Hold_fdpe_C_D)         0.060     1.547    design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.581     1.495    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y55         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.109     1.745    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X61Y56         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.850     1.897    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y56         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.386     1.511    
    SLICE_X61Y56         FDCE (Hold_fdce_C_D)         0.070     1.581    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.209ns (40.747%)  route 0.304ns (59.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.546     1.460    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X46Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/Q
                         net (fo=9, routed)           0.304     1.928    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X51Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.973 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.973    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X51Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.807     1.854    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X51Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
                         clock pessimism             -0.138     1.716    
    SLICE_X51Y76         FDCE (Hold_fdce_C_D)         0.092     1.808    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.579     1.493    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y56         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.112     1.746    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X59Y57         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.848     1.895    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y57         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.387     1.508    
    SLICE_X59Y57         FDCE (Hold_fdce_C_D)         0.070     1.578    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.487%)  route 0.128ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.580     1.494    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y57         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.128     1.763    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X59Y57         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.848     1.895    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y57         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.367     1.528    
    SLICE_X59Y57         FDCE (Hold_fdce_C_D)         0.066     1.594    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.211%)  route 0.164ns (53.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.572     1.486    design_multi_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y79         FDPE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.627 r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.164     1.791    design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X66Y79         SRL16E                                       r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.839     1.886    design_multi_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X66Y79         SRL16E                                       r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.386     1.500    
    SLICE_X66Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.617    design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.906%)  route 0.158ns (49.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.573     1.487    design_multi_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y80         FDPE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDPE (Prop_fdpe_C_Q)         0.164     1.651 r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.158     1.809    design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X58Y80         SRL16E                                       r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.839     1.886    design_multi_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X58Y80         SRL16E                                       r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.367     1.519    
    SLICE_X58Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.634    design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.581     1.495    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y55         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.121     1.757    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X63Y56         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.850     1.897    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y56         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.386     1.511    
    SLICE_X63Y56         FDCE (Hold_fdce_C_D)         0.070     1.581    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.569     1.483    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X61Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/Q
                         net (fo=3, routed)           0.138     1.762    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[15]
    SLICE_X59Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.834     1.881    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
                         clock pessimism             -0.367     1.514    
    SLICE_X59Y76         FDCE (Hold_fdce_C_D)         0.066     1.580    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y77   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X62Y77   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X58Y76   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y76   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y77   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y77   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y77   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y77   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y77   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y75   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y74   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y74   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y74   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y74   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y75   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y75   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y75   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y76   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y76   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X58Y66   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X46Y75   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X50Y76   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X46Y73   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X46Y73   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X50Y76   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X58Y80   design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X58Y80   design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X66Y79   design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X46Y74   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.588ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.326ns  (logic 0.940ns (17.648%)  route 4.386ns (82.352%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 34.693 - 33.333 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.856    18.523    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.340    18.863 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.997    19.860    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124    19.984 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.976    20.960    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.150    21.110 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.967    22.077    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X61Y75         LUT5 (Prop_lut5_I1_O)        0.326    22.403 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.446    23.849    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X65Y60         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.360    34.693    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X65Y60         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.077    34.770    
                         clock uncertainty           -0.035    34.735    
    SLICE_X65Y60         FDCE (Setup_fdce_C_CE)      -0.298    34.437    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.437    
                         arrival time                         -23.849    
  -------------------------------------------------------------------
                         slack                                 10.588    

Slack (MET) :             10.588ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.326ns  (logic 0.940ns (17.648%)  route 4.386ns (82.352%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 34.693 - 33.333 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.856    18.523    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.340    18.863 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.997    19.860    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124    19.984 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.976    20.960    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.150    21.110 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.967    22.077    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X61Y75         LUT5 (Prop_lut5_I1_O)        0.326    22.403 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.446    23.849    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X65Y60         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.360    34.693    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X65Y60         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.077    34.770    
                         clock uncertainty           -0.035    34.735    
    SLICE_X65Y60         FDCE (Setup_fdce_C_CE)      -0.298    34.437    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.437    
                         arrival time                         -23.849    
  -------------------------------------------------------------------
                         slack                                 10.588    

Slack (MET) :             10.756ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.425ns  (logic 0.940ns (17.326%)  route 4.485ns (82.674%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 34.958 - 33.333 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.856    18.523    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.340    18.863 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.997    19.860    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124    19.984 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.976    20.960    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.150    21.110 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.967    22.077    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X61Y75         LUT5 (Prop_lut5_I1_O)        0.326    22.403 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.545    23.948    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X62Y59         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.625    34.958    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y59         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.077    35.035    
                         clock uncertainty           -0.035    34.999    
    SLICE_X62Y59         FDCE (Setup_fdce_C_CE)      -0.295    34.704    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.704    
                         arrival time                         -23.948    
  -------------------------------------------------------------------
                         slack                                 10.756    

Slack (MET) :             10.777ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.137ns  (logic 0.940ns (18.298%)  route 4.197ns (81.702%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 34.693 - 33.333 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.856    18.523    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.340    18.863 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.997    19.860    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124    19.984 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.976    20.960    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.150    21.110 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.967    22.077    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X61Y75         LUT5 (Prop_lut5_I1_O)        0.326    22.403 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.257    23.660    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X64Y60         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.360    34.693    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y60         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.077    34.770    
                         clock uncertainty           -0.035    34.735    
    SLICE_X64Y60         FDCE (Setup_fdce_C_CE)      -0.298    34.437    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.437    
                         arrival time                         -23.660    
  -------------------------------------------------------------------
                         slack                                 10.777    

Slack (MET) :             10.864ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.438ns  (logic 0.940ns (17.287%)  route 4.498ns (82.713%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 35.081 - 33.333 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.856    18.523    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.340    18.863 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.997    19.860    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124    19.984 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.976    20.960    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.150    21.110 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.967    22.077    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X61Y75         LUT5 (Prop_lut5_I1_O)        0.326    22.403 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.558    23.960    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y60         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.748    35.081    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y60         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.077    35.158    
                         clock uncertainty           -0.035    35.122    
    SLICE_X59Y60         FDCE (Setup_fdce_C_CE)      -0.298    34.824    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         34.824    
                         arrival time                         -23.960    
  -------------------------------------------------------------------
                         slack                                 10.864    

Slack (MET) :             10.900ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.984ns  (logic 0.940ns (18.862%)  route 4.044ns (81.138%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 34.659 - 33.333 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.856    18.523    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.340    18.863 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.997    19.860    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124    19.984 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.976    20.960    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.150    21.110 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.967    22.077    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X61Y75         LUT5 (Prop_lut5_I1_O)        0.326    22.403 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.104    23.506    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X66Y61         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.326    34.659    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X66Y61         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.077    34.736    
                         clock uncertainty           -0.035    34.701    
    SLICE_X66Y61         FDCE (Setup_fdce_C_CE)      -0.295    34.406    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.406    
                         arrival time                         -23.506    
  -------------------------------------------------------------------
                         slack                                 10.900    

Slack (MET) :             11.002ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.026ns  (logic 0.940ns (18.703%)  route 4.086ns (81.297%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 34.807 - 33.333 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.856    18.523    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.340    18.863 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.997    19.860    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124    19.984 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.976    20.960    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.150    21.110 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.967    22.077    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X61Y75         LUT5 (Prop_lut5_I1_O)        0.326    22.403 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.146    23.548    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X65Y62         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.474    34.807    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X65Y62         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.077    34.884    
                         clock uncertainty           -0.035    34.848    
    SLICE_X65Y62         FDCE (Setup_fdce_C_CE)      -0.298    34.550    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.550    
                         arrival time                         -23.548    
  -------------------------------------------------------------------
                         slack                                 11.002    

Slack (MET) :             11.165ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.376ns  (logic 0.940ns (21.481%)  route 3.436ns (78.519%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 34.320 - 33.333 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.856    18.523    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.340    18.863 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.997    19.860    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124    19.984 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.976    20.960    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.150    21.110 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.965    22.075    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X61Y75         LUT5 (Prop_lut5_I0_O)        0.326    22.401 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.498    22.899    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X63Y73         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.987    34.320    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y73         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.077    34.397    
                         clock uncertainty           -0.035    34.362    
    SLICE_X63Y73         FDCE (Setup_fdce_C_CE)      -0.298    34.064    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.064    
                         arrival time                         -22.899    
  -------------------------------------------------------------------
                         slack                                 11.165    

Slack (MET) :             11.165ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.376ns  (logic 0.940ns (21.481%)  route 3.436ns (78.519%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 34.320 - 33.333 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.856    18.523    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.340    18.863 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.997    19.860    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124    19.984 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.976    20.960    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.150    21.110 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.965    22.075    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X61Y75         LUT5 (Prop_lut5_I0_O)        0.326    22.401 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.498    22.899    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X63Y73         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.987    34.320    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y73         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.077    34.397    
                         clock uncertainty           -0.035    34.362    
    SLICE_X63Y73         FDCE (Setup_fdce_C_CE)      -0.298    34.064    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.064    
                         arrival time                         -22.899    
  -------------------------------------------------------------------
                         slack                                 11.165    

Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.837ns  (logic 0.940ns (19.435%)  route 3.897ns (80.565%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 34.807 - 33.333 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.856    18.523    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.340    18.863 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.997    19.860    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124    19.984 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.976    20.960    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.150    21.110 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.967    22.077    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X61Y75         LUT5 (Prop_lut5_I1_O)        0.326    22.403 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.957    23.359    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X64Y62         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.474    34.807    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y62         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.077    34.884    
                         clock uncertainty           -0.035    34.848    
    SLICE_X64Y62         FDCE (Setup_fdce_C_CE)      -0.298    34.550    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.550    
                         arrival time                         -23.359    
  -------------------------------------------------------------------
                         slack                                 11.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.163ns (48.191%)  route 0.175ns (51.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.836     0.836    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y78         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.118     0.954 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.175     1.129    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X62Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.174 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.174    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X62Y78         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.941     0.941    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y78         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.105     0.836    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.063     0.899    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.157ns (28.014%)  route 0.403ns (71.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 17.698 - 16.667 ) 
    Source Clock Delay      (SCD):    0.648ns = ( 17.315 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.648    17.315    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y78         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.112    17.427 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.201    17.627    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.045    17.672 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.203    17.875    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y77         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.031    17.698    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y77         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.053    17.645    
    SLICE_X58Y77         FDCE (Hold_fdce_C_CE)       -0.073    17.572    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.572    
                         arrival time                          17.875    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.157ns (28.014%)  route 0.403ns (71.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 17.698 - 16.667 ) 
    Source Clock Delay      (SCD):    0.648ns = ( 17.315 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.648    17.315    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y78         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.112    17.427 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.201    17.627    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.045    17.672 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.203    17.875    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y77         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.031    17.698    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y77         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.053    17.645    
    SLICE_X58Y77         FDCE (Hold_fdce_C_CE)       -0.073    17.572    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.572    
                         arrival time                          17.875    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.157ns (28.014%)  route 0.403ns (71.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 17.698 - 16.667 ) 
    Source Clock Delay      (SCD):    0.648ns = ( 17.315 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.648    17.315    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y78         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.112    17.427 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.201    17.627    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.045    17.672 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.203    17.875    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y77         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.031    17.698    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y77         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.053    17.645    
    SLICE_X58Y77         FDCE (Hold_fdce_C_CE)       -0.073    17.572    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.572    
                         arrival time                          17.875    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.157ns (28.014%)  route 0.403ns (71.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 17.698 - 16.667 ) 
    Source Clock Delay      (SCD):    0.648ns = ( 17.315 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.648    17.315    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y78         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.112    17.427 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.201    17.627    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.045    17.672 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.203    17.875    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y77         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.031    17.698    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y77         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.053    17.645    
    SLICE_X58Y77         FDCE (Hold_fdce_C_CE)       -0.073    17.572    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.572    
                         arrival time                          17.875    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.506ns  (logic 0.157ns (31.037%)  route 0.349ns (68.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 17.628 - 16.667 ) 
    Source Clock Delay      (SCD):    0.648ns = ( 17.315 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.648    17.315    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y78         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.112    17.427 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.201    17.627    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.045    17.672 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.148    17.821    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.961    17.628    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.053    17.575    
    SLICE_X59Y79         FDCE (Hold_fdce_C_CE)       -0.075    17.500    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.500    
                         arrival time                          17.821    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.506ns  (logic 0.157ns (31.037%)  route 0.349ns (68.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 17.628 - 16.667 ) 
    Source Clock Delay      (SCD):    0.648ns = ( 17.315 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.648    17.315    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y78         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.112    17.427 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.201    17.627    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.045    17.672 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.148    17.821    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.961    17.628    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.053    17.575    
    SLICE_X59Y79         FDCE (Hold_fdce_C_CE)       -0.075    17.500    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.500    
                         arrival time                          17.821    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.157ns (40.432%)  route 0.231ns (59.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.862     0.862    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y78         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDCE (Prop_fdce_C_Q)         0.112     0.974 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.231     1.206    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.045     1.251 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.251    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X57Y78         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.965     0.965    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y78         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.103     0.862    
    SLICE_X57Y78         FDCE (Hold_fdce_C_D)         0.056     0.918    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.157ns (28.048%)  route 0.403ns (71.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.788ns = ( 17.455 - 16.667 ) 
    Source Clock Delay      (SCD):    0.648ns = ( 17.315 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.648    17.315    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y78         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.112    17.427 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.201    17.627    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.045    17.672 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.202    17.874    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.788    17.455    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.053    17.402    
    SLICE_X61Y79         FDCE (Hold_fdce_C_CE)       -0.075    17.327    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.327    
                         arrival time                          17.874    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.157ns (28.048%)  route 0.403ns (71.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.788ns = ( 17.455 - 16.667 ) 
    Source Clock Delay      (SCD):    0.648ns = ( 17.315 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.648    17.315    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y78         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.112    17.427 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.201    17.627    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.045    17.672 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.202    17.874    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.788    17.455    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.053    17.402    
    SLICE_X61Y79         FDCE (Hold_fdce_C_CE)       -0.075    17.327    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.327    
                         arrival time                          17.874    
  -------------------------------------------------------------------
                         slack                                  0.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y79  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y79  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X57Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X59Y79  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X59Y79  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y79  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y79  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y78  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y62  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y61  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y62  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X60Y79  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y77  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X60Y79  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X60Y79  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X60Y79  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X60Y79  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  AXI_clk_design_multi_clk_wiz_1_0_1
  To Clock:  hls_clk_design_multi_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/ap_enable_reg_pp0_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 0.940ns (13.088%)  route 6.242ns (86.912%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.703     1.706    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     2.162 r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          5.449     7.611    design_multi_i/Kmeans_0/U0/ap_rst_n
    SLICE_X30Y23         LUT3 (Prop_lut3_I2_O)        0.153     7.764 r  design_multi_i/Kmeans_0/U0/ap_enable_reg_pp0_iter0_i_3/O
                         net (fo=1, routed)           0.794     8.557    design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter0_reg_1
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.331     8.888 r  design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter0_i_1/O
                         net (fo=1, routed)           0.000     8.888    design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U_n_11
    SLICE_X29Y23         FDRE                                         r  design_multi_i/Kmeans_0/U0/ap_enable_reg_pp0_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.553    11.556    design_multi_i/Kmeans_0/U0/ap_clk
    SLICE_X29Y23         FDRE                                         r  design_multi_i/Kmeans_0/U0/ap_enable_reg_pp0_iter0_reg/C
                         clock pessimism             -0.174    11.382    
                         clock uncertainty           -0.194    11.188    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)        0.029    11.217    design_multi_i/Kmeans_0/U0/ap_enable_reg_pp0_iter0_reg
  -------------------------------------------------------------------
                         required time                         11.217    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.580ns (8.702%)  route 6.085ns (91.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.703     1.706    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     2.162 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.108     3.270    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.394 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         4.977     8.371    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0
    SLICE_X24Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.567    11.570    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X24Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]/C
                         clock pessimism             -0.174    11.396    
                         clock uncertainty           -0.194    11.202    
    SLICE_X24Y39         FDRE (Setup_fdre_C_R)       -0.429    10.773    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.580ns (8.702%)  route 6.085ns (91.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.703     1.706    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     2.162 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.108     3.270    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.394 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         4.977     8.371    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0
    SLICE_X24Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.567    11.570    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X24Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]/C
                         clock pessimism             -0.174    11.396    
                         clock uncertainty           -0.194    11.202    
    SLICE_X24Y39         FDRE (Setup_fdre_C_R)       -0.429    10.773    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.580ns (8.702%)  route 6.085ns (91.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.703     1.706    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     2.162 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.108     3.270    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.394 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         4.977     8.371    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0
    SLICE_X24Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.567    11.570    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X24Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[5]/C
                         clock pessimism             -0.174    11.396    
                         clock uncertainty           -0.194    11.202    
    SLICE_X24Y39         FDRE (Setup_fdre_C_R)       -0.429    10.773    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.580ns (8.702%)  route 6.085ns (91.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.703     1.706    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     2.162 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.108     3.270    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.394 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         4.977     8.371    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0
    SLICE_X24Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.567    11.570    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X24Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[7]/C
                         clock pessimism             -0.174    11.396    
                         clock uncertainty           -0.194    11.202    
    SLICE_X24Y39         FDRE (Setup_fdre_C_R)       -0.429    10.773    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.580ns (8.708%)  route 6.081ns (91.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.703     1.706    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     2.162 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.108     3.270    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.394 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         4.972     8.367    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0
    SLICE_X25Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.567    11.570    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X25Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[3]/C
                         clock pessimism             -0.174    11.396    
                         clock uncertainty           -0.194    11.202    
    SLICE_X25Y39         FDRE (Setup_fdre_C_R)       -0.429    10.773    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.580ns (8.708%)  route 6.081ns (91.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.703     1.706    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     2.162 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.108     3.270    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.394 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         4.972     8.367    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0
    SLICE_X25Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.567    11.570    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X25Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[4]/C
                         clock pessimism             -0.174    11.396    
                         clock uncertainty           -0.194    11.202    
    SLICE_X25Y39         FDRE (Setup_fdre_C_R)       -0.429    10.773    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.580ns (8.708%)  route 6.081ns (91.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.703     1.706    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     2.162 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.108     3.270    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.394 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         4.972     8.367    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0
    SLICE_X25Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.567    11.570    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X25Y39         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[6]/C
                         clock pessimism             -0.174    11.396    
                         clock uncertainty           -0.194    11.202    
    SLICE_X25Y39         FDRE (Setup_fdre_C_R)       -0.429    10.773    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/ap_CS_fsm_reg[90]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 0.580ns (8.900%)  route 5.937ns (91.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.703     1.706    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     2.162 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.108     3.270    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.394 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         4.828     8.223    design_multi_i/Kmeans_0/U0/ARESET
    SLICE_X14Y24         FDRE                                         r  design_multi_i/Kmeans_0/U0/ap_CS_fsm_reg[90]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.560    11.563    design_multi_i/Kmeans_0/U0/ap_clk
    SLICE_X14Y24         FDRE                                         r  design_multi_i/Kmeans_0/U0/ap_CS_fsm_reg[90]/C
                         clock pessimism             -0.174    11.389    
                         clock uncertainty           -0.194    11.195    
    SLICE_X14Y24         FDRE (Setup_fdre_C_R)       -0.524    10.671    design_multi_i/Kmeans_0/U0/ap_CS_fsm_reg[90]
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/ap_CS_fsm_reg[91]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 0.580ns (8.900%)  route 5.937ns (91.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.703     1.706    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     2.162 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.108     3.270    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.394 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         4.828     8.223    design_multi_i/Kmeans_0/U0/ARESET
    SLICE_X14Y24         FDRE                                         r  design_multi_i/Kmeans_0/U0/ap_CS_fsm_reg[91]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.560    11.563    design_multi_i/Kmeans_0/U0/ap_clk
    SLICE_X14Y24         FDRE                                         r  design_multi_i/Kmeans_0/U0/ap_CS_fsm_reg[91]/C
                         clock pessimism             -0.174    11.389    
                         clock uncertainty           -0.194    11.195    
    SLICE_X14Y24         FDRE (Setup_fdre_C_R)       -0.524    10.671    design_multi_i/Kmeans_0/U0/ap_CS_fsm_reg[91]
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  2.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/full_n_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.186ns (19.482%)  route 0.769ns (80.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.571     0.573    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     0.714 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.769     1.482    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/ap_rst_n
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.527 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/full_n_tmp_i_1__1/O
                         net (fo=1, routed)           0.000     1.527    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/full_n_tmp_i_1__1_n_3
    SLICE_X37Y78         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/full_n_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.814     0.816    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X37Y78         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/full_n_tmp_reg/C
                         clock pessimism              0.050     0.866    
                         clock uncertainty            0.194     1.061    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.091     1.152    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/full_n_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.212%)  route 0.691ns (78.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.571     0.573    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     0.714 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.494     1.208    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.253 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         0.196     1.450    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/SR[0]
    SLICE_X38Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.810     0.812    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X38Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[4]/C
                         clock pessimism              0.050     0.862    
                         clock uncertainty            0.194     1.057    
    SLICE_X38Y75         FDRE (Hold_fdre_C_R)         0.009     1.066    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.212%)  route 0.691ns (78.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.571     0.573    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     0.714 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.494     1.208    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.253 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         0.196     1.450    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/SR[0]
    SLICE_X38Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.810     0.812    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X38Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[5]/C
                         clock pessimism              0.050     0.862    
                         clock uncertainty            0.194     1.057    
    SLICE_X38Y75         FDRE (Hold_fdre_C_R)         0.009     1.066    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.212%)  route 0.691ns (78.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.571     0.573    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     0.714 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.494     1.208    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.253 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         0.196     1.450    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/SR[0]
    SLICE_X38Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.810     0.812    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X38Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[7]/C
                         clock pessimism              0.050     0.862    
                         clock uncertainty            0.194     1.057    
    SLICE_X38Y75         FDRE (Hold_fdre_C_R)         0.009     1.066    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/full_n_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.186ns (18.347%)  route 0.828ns (81.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.571     0.573    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     0.714 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.828     1.541    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_rst_n
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.586 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/full_n_tmp_i_1__4/O
                         net (fo=1, routed)           0.000     1.586    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/full_n_tmp_i_1__4_n_3
    SLICE_X38Y69         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/full_n_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.816     0.818    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_clk
    SLICE_X38Y69         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/full_n_tmp_reg/C
                         clock pessimism              0.050     0.868    
                         clock uncertainty            0.194     1.063    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121     1.184    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/full_n_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.916%)  route 0.748ns (80.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.571     0.573    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     0.714 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.494     1.208    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.253 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         0.254     1.507    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/SR[0]
    SLICE_X34Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.811     0.813    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X34Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[10]/C
                         clock pessimism              0.050     0.863    
                         clock uncertainty            0.194     1.058    
    SLICE_X34Y75         FDRE (Hold_fdre_C_R)         0.009     1.067    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.916%)  route 0.748ns (80.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.571     0.573    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     0.714 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.494     1.208    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.253 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         0.254     1.507    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/SR[0]
    SLICE_X34Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.811     0.813    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X34Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[11]/C
                         clock pessimism              0.050     0.863    
                         clock uncertainty            0.194     1.058    
    SLICE_X34Y75         FDRE (Hold_fdre_C_R)         0.009     1.067    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.916%)  route 0.748ns (80.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.571     0.573    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     0.714 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.494     1.208    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.253 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         0.254     1.507    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/SR[0]
    SLICE_X34Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.811     0.813    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X34Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[14]/C
                         clock pessimism              0.050     0.863    
                         clock uncertainty            0.194     1.058    
    SLICE_X34Y75         FDRE (Hold_fdre_C_R)         0.009     1.067    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.916%)  route 0.748ns (80.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.571     0.573    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     0.714 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.494     1.208    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.253 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         0.254     1.507    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/SR[0]
    SLICE_X34Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.811     0.813    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X34Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[15]/C
                         clock pessimism              0.050     0.863    
                         clock uncertainty            0.194     1.058    
    SLICE_X34Y75         FDRE (Hold_fdre_C_R)         0.009     1.067    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.916%)  route 0.748ns (80.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.571     0.573    design_multi_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     0.714 f  design_multi_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.494     1.208    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.253 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1/O
                         net (fo=833, routed)         0.254     1.507    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/SR[0]
    SLICE_X34Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.811     0.813    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X34Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[16]/C
                         clock pessimism              0.050     0.863    
                         clock uncertainty            0.194     1.058    
    SLICE_X34Y75         FDRE (Hold_fdre_C_R)         0.009     1.067    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AXI_clk_design_multi_clk_wiz_1_0_1
  To Clock:  AXI_clk_design_multi_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.718ns (25.493%)  route 2.098ns (74.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.753     1.756    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.175 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.819     2.994    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.299     3.293 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.280     4.572    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X13Y41         FDCE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.576    11.579    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y41         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.115    11.694    
                         clock uncertainty           -0.074    11.620    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.405    11.215    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.718ns (25.493%)  route 2.098ns (74.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.753     1.756    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.175 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.819     2.994    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.299     3.293 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.280     4.572    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X13Y41         FDPE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.576    11.579    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y41         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.115    11.694    
                         clock uncertainty           -0.074    11.620    
    SLICE_X13Y41         FDPE (Recov_fdpe_C_PRE)     -0.359    11.261    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.718ns (27.822%)  route 1.863ns (72.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.581 - 10.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.754     1.757    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y45         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDPE (Prop_fdpe_C_Q)         0.419     2.176 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.879     3.055    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y45         LUT3 (Prop_lut3_I2_O)        0.299     3.354 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.984     4.338    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y47          FDPE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.578    11.581    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y47          FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.115    11.696    
                         clock uncertainty           -0.074    11.622    
    SLICE_X8Y47          FDPE (Recov_fdpe_C_PRE)     -0.361    11.261    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.718ns (27.822%)  route 1.863ns (72.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.581 - 10.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.754     1.757    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y45         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDPE (Prop_fdpe_C_Q)         0.419     2.176 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.879     3.055    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y45         LUT3 (Prop_lut3_I2_O)        0.299     3.354 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.984     4.338    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y47          FDPE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.578    11.581    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y47          FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.115    11.696    
                         clock uncertainty           -0.074    11.622    
    SLICE_X8Y47          FDPE (Recov_fdpe_C_PRE)     -0.361    11.261    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.718ns (28.508%)  route 1.801ns (71.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.753     1.756    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.175 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.819     2.994    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.299     3.293 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     4.275    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y40         FDCE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.575    11.578    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y40         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.115    11.693    
                         clock uncertainty           -0.074    11.619    
    SLICE_X15Y40         FDCE (Recov_fdce_C_CLR)     -0.405    11.214    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.718ns (28.508%)  route 1.801ns (71.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.753     1.756    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.175 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.819     2.994    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.299     3.293 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     4.275    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y40         FDCE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.575    11.578    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y40         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.115    11.693    
                         clock uncertainty           -0.074    11.619    
    SLICE_X15Y40         FDCE (Recov_fdce_C_CLR)     -0.405    11.214    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.718ns (28.508%)  route 1.801ns (71.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.753     1.756    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.175 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.819     2.994    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.299     3.293 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     4.275    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y40         FDCE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.575    11.578    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y40         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.115    11.693    
                         clock uncertainty           -0.074    11.619    
    SLICE_X15Y40         FDCE (Recov_fdce_C_CLR)     -0.405    11.214    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.718ns (28.508%)  route 1.801ns (71.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.753     1.756    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.175 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.819     2.994    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.299     3.293 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     4.275    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y40         FDCE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.575    11.578    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y40         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.115    11.693    
                         clock uncertainty           -0.074    11.619    
    SLICE_X15Y40         FDCE (Recov_fdce_C_CLR)     -0.405    11.214    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.718ns (28.508%)  route 1.801ns (71.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.753     1.756    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.175 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.819     2.994    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.299     3.293 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     4.275    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y40         FDCE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.575    11.578    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y40         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.115    11.693    
                         clock uncertainty           -0.074    11.619    
    SLICE_X15Y40         FDCE (Recov_fdce_C_CLR)     -0.405    11.214    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.718ns (28.508%)  route 1.801ns (71.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.753     1.756    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.175 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.819     2.994    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.299     3.293 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     4.275    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y40         FDCE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        1.575    11.578    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y40         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.115    11.693    
                         clock uncertainty           -0.074    11.619    
    SLICE_X15Y40         FDCE (Recov_fdce_C_CLR)     -0.405    11.214    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  6.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.226ns (48.006%)  route 0.245ns (51.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y45         FDRE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     0.723 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     0.808    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.098     0.906 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.159     1.065    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X22Y46         FDCE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.861     0.863    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y46         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.252     0.611    
    SLICE_X22Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.544    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.226ns (48.006%)  route 0.245ns (51.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y45         FDRE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     0.723 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     0.808    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.098     0.906 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.159     1.065    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X22Y46         FDCE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.861     0.863    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y46         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.252     0.611    
    SLICE_X22Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.544    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.226ns (48.006%)  route 0.245ns (51.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y45         FDRE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     0.723 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     0.808    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.098     0.906 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.159     1.065    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X23Y46         FDCE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.861     0.863    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X23Y46         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.252     0.611    
    SLICE_X23Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.519    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.226ns (48.006%)  route 0.245ns (51.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y45         FDRE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     0.723 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     0.808    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.098     0.906 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.159     1.065    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X23Y46         FDCE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.861     0.863    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X23Y46         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.252     0.611    
    SLICE_X23Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.519    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.226ns (48.006%)  route 0.245ns (51.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y45         FDRE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     0.723 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     0.808    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.098     0.906 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.159     1.065    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X23Y46         FDCE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.861     0.863    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X23Y46         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.252     0.611    
    SLICE_X23Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.519    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.226ns (48.006%)  route 0.245ns (51.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y45         FDRE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     0.723 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     0.808    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.098     0.906 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.159     1.065    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X23Y46         FDPE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.861     0.863    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X23Y46         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.252     0.611    
    SLICE_X23Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     0.516    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.226ns (48.006%)  route 0.245ns (51.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y45         FDRE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     0.723 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     0.808    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.098     0.906 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.159     1.065    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X23Y46         FDPE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.861     0.863    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X23Y46         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.252     0.611    
    SLICE_X23Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     0.516    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.226ns (48.006%)  route 0.245ns (51.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y45         FDRE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     0.723 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     0.808    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.098     0.906 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.159     1.065    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X23Y46         FDPE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.861     0.863    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X23Y46         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.252     0.611    
    SLICE_X23Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     0.516    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.226ns (48.006%)  route 0.245ns (51.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y45         FDRE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     0.723 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     0.808    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.098     0.906 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.159     1.065    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X23Y46         FDPE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.861     0.863    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X23Y46         FDPE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.252     0.611    
    SLICE_X23Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     0.516    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.226ns (41.875%)  route 0.314ns (58.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.593     0.595    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y45         FDRE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     0.723 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     0.808    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.098     0.906 f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.228     1.134    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X20Y46         FDCE                                         f  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7144, routed)        0.862     0.864    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X20Y46         FDCE                                         r  design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.233     0.631    
    SLICE_X20Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.564    design_multi_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.571    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.424ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.146ns  (logic 0.490ns (22.838%)  route 1.656ns (77.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 34.948 - 33.333 ) 
    Source Clock Delay      (SCD):    2.206ns = ( 18.872 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.206    18.872    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X57Y77         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDCE (Prop_fdce_C_Q)         0.340    19.212 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.075    20.287    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X58Y79         LUT2 (Prop_lut2_I0_O)        0.150    20.437 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.580    21.018    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X58Y79         FDCE                                         f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.615    34.948    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.198    35.146    
                         clock uncertainty           -0.035    35.111    
    SLICE_X58Y79         FDCE (Recov_fdce_C_CLR)     -0.669    34.442    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         34.442    
                         arrival time                         -21.018    
  -------------------------------------------------------------------
                         slack                                 13.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.699ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.763ns  (logic 0.159ns (20.852%)  route 0.604ns (79.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.990ns = ( 17.656 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.990    17.656    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X57Y77         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDCE (Prop_fdce_C_Q)         0.112    17.768 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.420    18.188    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X58Y79         LUT2 (Prop_lut2_I0_O)        0.047    18.235 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.183    18.419    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X58Y79         FDCE                                         f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.961     0.961    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y79         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.080     0.881    
                         clock uncertainty            0.035     0.916    
    SLICE_X58Y79         FDCE (Remov_fdce_C_CLR)     -0.197     0.719    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                          18.419    
  -------------------------------------------------------------------
                         slack                                 17.699    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hls_clk_design_multi_clk_wiz_1_0_1
  To Clock:  hls_clk_design_multi_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.718ns (22.089%)  route 2.533ns (77.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.641     1.644    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y70         FDPE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDPE (Prop_fdpe_C_Q)         0.419     2.063 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.125     3.188    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y68         LUT3 (Prop_lut3_I2_O)        0.299     3.487 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.407     4.895    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X43Y67         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.474    11.477    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X43Y67         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.147    11.624    
                         clock uncertainty           -0.074    11.550    
    SLICE_X43Y67         FDCE (Recov_fdce_C_CLR)     -0.405    11.145    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.718ns (22.089%)  route 2.533ns (77.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.641     1.644    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y70         FDPE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDPE (Prop_fdpe_C_Q)         0.419     2.063 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.125     3.188    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y68         LUT3 (Prop_lut3_I2_O)        0.299     3.487 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.407     4.895    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X43Y67         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.474    11.477    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X43Y67         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.147    11.624    
                         clock uncertainty           -0.074    11.550    
    SLICE_X43Y67         FDCE (Recov_fdce_C_CLR)     -0.405    11.145    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.718ns (22.089%)  route 2.533ns (77.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.641     1.644    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y70         FDPE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDPE (Prop_fdpe_C_Q)         0.419     2.063 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.125     3.188    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y68         LUT3 (Prop_lut3_I2_O)        0.299     3.487 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.407     4.895    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y67         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.474    11.477    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y67         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.147    11.624    
                         clock uncertainty           -0.074    11.550    
    SLICE_X42Y67         FDCE (Recov_fdce_C_CLR)     -0.361    11.189    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.779ns (24.508%)  route 2.400ns (75.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.653     1.656    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y59         FDPE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDPE (Prop_fdpe_C_Q)         0.478     2.134 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.976     3.110    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y61         LUT3 (Prop_lut3_I2_O)        0.301     3.411 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.424     4.835    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X37Y61         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.479    11.482    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X37Y61         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.148    11.630    
                         clock uncertainty           -0.074    11.556    
    SLICE_X37Y61         FDCE (Recov_fdce_C_CLR)     -0.405    11.151    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.779ns (24.508%)  route 2.400ns (75.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.653     1.656    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y59         FDPE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDPE (Prop_fdpe_C_Q)         0.478     2.134 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.976     3.110    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y61         LUT3 (Prop_lut3_I2_O)        0.301     3.411 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.424     4.835    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X37Y61         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.479    11.482    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X37Y61         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.148    11.630    
                         clock uncertainty           -0.074    11.556    
    SLICE_X37Y61         FDCE (Recov_fdce_C_CLR)     -0.405    11.151    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.779ns (24.508%)  route 2.400ns (75.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.653     1.656    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y59         FDPE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDPE (Prop_fdpe_C_Q)         0.478     2.134 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.976     3.110    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y61         LUT3 (Prop_lut3_I2_O)        0.301     3.411 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.424     4.835    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X37Y61         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.479    11.482    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X37Y61         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.148    11.630    
                         clock uncertainty           -0.074    11.556    
    SLICE_X37Y61         FDCE (Recov_fdce_C_CLR)     -0.405    11.151    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.779ns (24.508%)  route 2.400ns (75.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.653     1.656    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y59         FDPE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDPE (Prop_fdpe_C_Q)         0.478     2.134 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.976     3.110    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y61         LUT3 (Prop_lut3_I2_O)        0.301     3.411 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.424     4.835    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X37Y61         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.479    11.482    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X37Y61         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.148    11.630    
                         clock uncertainty           -0.074    11.556    
    SLICE_X37Y61         FDCE (Recov_fdce_C_CLR)     -0.405    11.151    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.718ns (22.089%)  route 2.533ns (77.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.641     1.644    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y70         FDPE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDPE (Prop_fdpe_C_Q)         0.419     2.063 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.125     3.188    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y68         LUT3 (Prop_lut3_I2_O)        0.299     3.487 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.407     4.895    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y67         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.474    11.477    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y67         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.147    11.624    
                         clock uncertainty           -0.074    11.550    
    SLICE_X42Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.231    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.718ns (22.089%)  route 2.533ns (77.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.641     1.644    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y70         FDPE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDPE (Prop_fdpe_C_Q)         0.419     2.063 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.125     3.188    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y68         LUT3 (Prop_lut3_I2_O)        0.299     3.487 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.407     4.895    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y67         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.474    11.477    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y67         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.147    11.624    
                         clock uncertainty           -0.074    11.550    
    SLICE_X42Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.231    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.718ns (22.089%)  route 2.533ns (77.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.641     1.644    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y70         FDPE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDPE (Prop_fdpe_C_Q)         0.419     2.063 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.125     3.188    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y68         LUT3 (Prop_lut3_I2_O)        0.299     3.487 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.407     4.895    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y67         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        1.474    11.477    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y67         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.147    11.624    
                         clock uncertainty           -0.074    11.550    
    SLICE_X42Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.231    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.657%)  route 0.261ns (58.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.558     0.560    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y61         FDRE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.066     0.767    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045     0.812 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.194     1.006    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X34Y60         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.825     0.827    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y60         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.251     0.576    
    SLICE_X34Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.509    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.657%)  route 0.261ns (58.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.558     0.560    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y61         FDRE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.066     0.767    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045     0.812 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.194     1.006    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X34Y60         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.825     0.827    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y60         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.251     0.576    
    SLICE_X34Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.509    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.657%)  route 0.261ns (58.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.558     0.560    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y61         FDRE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.066     0.767    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045     0.812 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.194     1.006    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X34Y60         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.825     0.827    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y60         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.251     0.576    
    SLICE_X34Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.509    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.657%)  route 0.261ns (58.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.558     0.560    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y61         FDRE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.066     0.767    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045     0.812 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.194     1.006    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X34Y60         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.825     0.827    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y60         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.251     0.576    
    SLICE_X34Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.509    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.657%)  route 0.261ns (58.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.558     0.560    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y61         FDRE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.066     0.767    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045     0.812 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.194     1.006    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X34Y60         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.825     0.827    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y60         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.251     0.576    
    SLICE_X34Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.509    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.657%)  route 0.261ns (58.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.558     0.560    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y61         FDRE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.066     0.767    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045     0.812 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.194     1.006    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X34Y60         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.825     0.827    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y60         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.251     0.576    
    SLICE_X34Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.509    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.657%)  route 0.261ns (58.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.558     0.560    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y61         FDRE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.066     0.767    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045     0.812 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.194     1.006    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X34Y60         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.825     0.827    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y60         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.251     0.576    
    SLICE_X34Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.509    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.482%)  route 0.324ns (63.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.558     0.560    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y61         FDRE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.066     0.767    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045     0.812 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.258     1.070    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X34Y61         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.825     0.827    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y61         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X34Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.506    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.482%)  route 0.324ns (63.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.558     0.560    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y61         FDRE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.066     0.767    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045     0.812 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.258     1.070    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X34Y61         FDCE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.825     0.827    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y61         FDCE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X34Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.506    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.482%)  route 0.324ns (63.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.558     0.560    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y61         FDRE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.066     0.767    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045     0.812 f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.258     1.070    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X34Y61         FDPE                                         f  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7521, routed)        0.825     0.827    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y61         FDPE                                         r  design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X34Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     0.502    design_multi_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.568    





