

================================================================
== Synthesis Summary Report of 'spmv_ellpack'
================================================================
+ General Information: 
    * Date:           Sun May 18 05:47:34 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        hls_prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ spmv_ellpack                       |     -|  0.32|  4209665|  2.105e+07|         -|  4209666|     -|        no|     -|  11 (~0%)|  1500 (~0%)|  1197 (~0%)|    -|
    | o ellpack_1                         |     -|  3.65|  4209664|  2.105e+07|      4111|        -|  1024|        no|     -|         -|           -|           -|    -|
    |  + spmv_ellpack_Pipeline_ellpack_2  |     -|  0.32|     4107|  2.054e+04|         -|     4107|     -|        no|     -|  11 (~0%)|  1335 (~0%)|  1090 (~0%)|    -|
    |   o ellpack_2                       |    II|  3.65|     4105|  2.052e+04|        14|        4|  1024|       yes|     -|         -|           -|           -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| cols_address0  | 20       |
| cols_q0        | 32       |
| nzval_address0 | 20       |
| nzval_q0       | 64       |
| out_r_address0 | 10       |
| out_r_d0       | 64       |
| out_r_q0       | 64       |
| vec_address0   | 10       |
| vec_q0         | 64       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| nzval    | in        | double*  |
| cols     | in        | int*     |
| vec      | in        | double*  |
| out      | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| nzval    | nzval_address0 | port    | offset   |
| nzval    | nzval_ce0      | port    |          |
| nzval    | nzval_q0       | port    |          |
| cols     | cols_address0  | port    | offset   |
| cols     | cols_ce0       | port    |          |
| cols     | cols_q0        | port    |          |
| vec      | vec_address0   | port    | offset   |
| vec      | vec_ce0        | port    |          |
| vec      | vec_q0         | port    |          |
| out      | out_r_address0 | port    | offset   |
| out      | out_r_ce0      | port    |          |
| out      | out_r_we0      | port    |          |
| out      | out_r_d0       | port    |          |
| out      | out_r_q0       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+----------+------+---------+---------+
| + spmv_ellpack                       | 11  |        |          |      |         |         |
|   add_ln13_fu_94_p2                  | -   |        | add_ln13 | add  | fabric  | 0       |
|  + spmv_ellpack_Pipeline_ellpack_2   | 11  |        |          |      |         |         |
|    add_ln15_fu_161_p2                | -   |        | add_ln15 | add  | fabric  | 0       |
|    add_ln16_fu_171_p2                | -   |        | add_ln16 | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U2  | 8   |        | Si       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_2    | dadd | fulldsp | 4       |
+--------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

