Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Oct 11 18:26:04 2018
| Host         : Ceres running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[12]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[14]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[16]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[17]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[18]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[19]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[20]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[21]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[22]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[23]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[24]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[25]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/divcounter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lights1/check_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lights2/check_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: req_mux1/out_addr_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: req_mux1/out_w_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: req_mux2/out_addr_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: req_mux2/out_w_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.972        0.000                      0                  132        0.202        0.000                      0                  132        4.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.972        0.000                      0                  132        0.202        0.000                      0                  132        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 clock/divcounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/divcounter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.952ns (20.986%)  route 3.584ns (79.014%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.565     5.086    clock/clk_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  clock/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock/divcounter_reg[20]/Q
                         net (fo=2, routed)           0.680     6.222    clock/divcounter[20]
    SLICE_X49Y14         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  clock/divcounter[25]_i_6/O
                         net (fo=1, routed)           0.405     6.752    clock/divcounter[25]_i_6_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I4_O)        0.124     6.876 f  clock/divcounter[25]_i_4/O
                         net (fo=2, routed)           0.811     7.687    clock/divcounter[25]_i_4_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.811 f  clock/divcounter[25]_i_2/O
                         net (fo=2, routed)           0.414     8.225    clock/divcounter[25]_i_2_n_0
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.124     8.349 r  clock/divcounter[25]_i_1/O
                         net (fo=25, routed)          1.273     9.623    clock/divcounter[25]_i_1_n_0
    SLICE_X48Y16         FDRE                                         r  clock/divcounter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.444    14.785    clock/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  clock/divcounter_reg[25]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X48Y16         FDRE (Setup_fdre_C_R)       -0.429    14.595    clock/divcounter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 membrana/C0/sclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            membrana/C0/sclk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.072ns (24.212%)  route 3.356ns (75.788%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.625     5.146    membrana/C0/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  membrana/C0/sclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  membrana/C0/sclk_reg[5]/Q
                         net (fo=18, routed)          1.621     7.185    membrana/C0/sclk[5]
    SLICE_X60Y95         LUT4 (Prop_lut4_I3_O)        0.325     7.510 f  membrana/C0/sclk[19]_i_5/O
                         net (fo=2, routed)           0.611     8.122    membrana/C0/sclk[19]_i_5_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I5_O)        0.328     8.450 r  membrana/C0/sclk[19]_i_1/O
                         net (fo=19, routed)          1.124     9.573    membrana/C0/sclk[19]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  membrana/C0/sclk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.508    14.849    membrana/C0/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  membrana/C0/sclk_reg[1]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y91         FDRE (Setup_fdre_C_R)       -0.429    14.657    membrana/C0/sclk_reg[1]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 membrana/C0/sclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            membrana/C0/sclk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.072ns (24.212%)  route 3.356ns (75.788%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.625     5.146    membrana/C0/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  membrana/C0/sclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  membrana/C0/sclk_reg[5]/Q
                         net (fo=18, routed)          1.621     7.185    membrana/C0/sclk[5]
    SLICE_X60Y95         LUT4 (Prop_lut4_I3_O)        0.325     7.510 f  membrana/C0/sclk[19]_i_5/O
                         net (fo=2, routed)           0.611     8.122    membrana/C0/sclk[19]_i_5_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I5_O)        0.328     8.450 r  membrana/C0/sclk[19]_i_1/O
                         net (fo=19, routed)          1.124     9.573    membrana/C0/sclk[19]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  membrana/C0/sclk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.508    14.849    membrana/C0/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  membrana/C0/sclk_reg[2]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y91         FDRE (Setup_fdre_C_R)       -0.429    14.657    membrana/C0/sclk_reg[2]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 membrana/C0/sclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            membrana/C0/sclk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.072ns (24.212%)  route 3.356ns (75.788%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.625     5.146    membrana/C0/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  membrana/C0/sclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  membrana/C0/sclk_reg[5]/Q
                         net (fo=18, routed)          1.621     7.185    membrana/C0/sclk[5]
    SLICE_X60Y95         LUT4 (Prop_lut4_I3_O)        0.325     7.510 f  membrana/C0/sclk[19]_i_5/O
                         net (fo=2, routed)           0.611     8.122    membrana/C0/sclk[19]_i_5_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I5_O)        0.328     8.450 r  membrana/C0/sclk[19]_i_1/O
                         net (fo=19, routed)          1.124     9.573    membrana/C0/sclk[19]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  membrana/C0/sclk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.508    14.849    membrana/C0/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  membrana/C0/sclk_reg[4]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y91         FDRE (Setup_fdre_C_R)       -0.429    14.657    membrana/C0/sclk_reg[4]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 clock/divcounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/divcounter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.952ns (21.664%)  route 3.442ns (78.336%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.565     5.086    clock/clk_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  clock/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock/divcounter_reg[20]/Q
                         net (fo=2, routed)           0.680     6.222    clock/divcounter[20]
    SLICE_X49Y14         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  clock/divcounter[25]_i_6/O
                         net (fo=1, routed)           0.405     6.752    clock/divcounter[25]_i_6_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I4_O)        0.124     6.876 f  clock/divcounter[25]_i_4/O
                         net (fo=2, routed)           0.811     7.687    clock/divcounter[25]_i_4_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.811 f  clock/divcounter[25]_i_2/O
                         net (fo=2, routed)           0.414     8.225    clock/divcounter[25]_i_2_n_0
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.124     8.349 r  clock/divcounter[25]_i_1/O
                         net (fo=25, routed)          1.132     9.481    clock/divcounter[25]_i_1_n_0
    SLICE_X48Y15         FDRE                                         r  clock/divcounter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.445    14.786    clock/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  clock/divcounter_reg[21]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X48Y15         FDRE (Setup_fdre_C_R)       -0.429    14.596    clock/divcounter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 clock/divcounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/divcounter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.952ns (21.664%)  route 3.442ns (78.336%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.565     5.086    clock/clk_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  clock/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock/divcounter_reg[20]/Q
                         net (fo=2, routed)           0.680     6.222    clock/divcounter[20]
    SLICE_X49Y14         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  clock/divcounter[25]_i_6/O
                         net (fo=1, routed)           0.405     6.752    clock/divcounter[25]_i_6_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I4_O)        0.124     6.876 f  clock/divcounter[25]_i_4/O
                         net (fo=2, routed)           0.811     7.687    clock/divcounter[25]_i_4_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.811 f  clock/divcounter[25]_i_2/O
                         net (fo=2, routed)           0.414     8.225    clock/divcounter[25]_i_2_n_0
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.124     8.349 r  clock/divcounter[25]_i_1/O
                         net (fo=25, routed)          1.132     9.481    clock/divcounter[25]_i_1_n_0
    SLICE_X48Y15         FDRE                                         r  clock/divcounter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.445    14.786    clock/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  clock/divcounter_reg[22]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X48Y15         FDRE (Setup_fdre_C_R)       -0.429    14.596    clock/divcounter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 clock/divcounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/divcounter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.952ns (21.664%)  route 3.442ns (78.336%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.565     5.086    clock/clk_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  clock/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock/divcounter_reg[20]/Q
                         net (fo=2, routed)           0.680     6.222    clock/divcounter[20]
    SLICE_X49Y14         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  clock/divcounter[25]_i_6/O
                         net (fo=1, routed)           0.405     6.752    clock/divcounter[25]_i_6_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I4_O)        0.124     6.876 f  clock/divcounter[25]_i_4/O
                         net (fo=2, routed)           0.811     7.687    clock/divcounter[25]_i_4_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.811 f  clock/divcounter[25]_i_2/O
                         net (fo=2, routed)           0.414     8.225    clock/divcounter[25]_i_2_n_0
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.124     8.349 r  clock/divcounter[25]_i_1/O
                         net (fo=25, routed)          1.132     9.481    clock/divcounter[25]_i_1_n_0
    SLICE_X48Y15         FDRE                                         r  clock/divcounter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.445    14.786    clock/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  clock/divcounter_reg[23]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X48Y15         FDRE (Setup_fdre_C_R)       -0.429    14.596    clock/divcounter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 clock/divcounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/divcounter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.952ns (21.664%)  route 3.442ns (78.336%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.565     5.086    clock/clk_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  clock/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock/divcounter_reg[20]/Q
                         net (fo=2, routed)           0.680     6.222    clock/divcounter[20]
    SLICE_X49Y14         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  clock/divcounter[25]_i_6/O
                         net (fo=1, routed)           0.405     6.752    clock/divcounter[25]_i_6_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I4_O)        0.124     6.876 f  clock/divcounter[25]_i_4/O
                         net (fo=2, routed)           0.811     7.687    clock/divcounter[25]_i_4_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.811 f  clock/divcounter[25]_i_2/O
                         net (fo=2, routed)           0.414     8.225    clock/divcounter[25]_i_2_n_0
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.124     8.349 r  clock/divcounter[25]_i_1/O
                         net (fo=25, routed)          1.132     9.481    clock/divcounter[25]_i_1_n_0
    SLICE_X48Y15         FDRE                                         r  clock/divcounter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.445    14.786    clock/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  clock/divcounter_reg[24]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X48Y15         FDRE (Setup_fdre_C_R)       -0.429    14.596    clock/divcounter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 membrana/C0/sclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            membrana/C0/DecodeOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.553ns (32.529%)  route 3.221ns (67.471%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.625     5.146    membrana/C0/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  membrana/C0/sclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  membrana/C0/sclk_reg[8]/Q
                         net (fo=21, routed)          1.366     6.931    membrana/C0/sclk[8]
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.324     7.255 f  membrana/C0/Col[3]_i_9/O
                         net (fo=2, routed)           0.317     7.571    membrana/C0/Col[3]_i_9_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.326     7.897 f  membrana/C0/Col[3]_i_3/O
                         net (fo=4, routed)           1.043     8.940    membrana/C0/Col[3]_i_3_n_0
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.153     9.093 r  membrana/C0/DecodeOut[1]_i_2/O
                         net (fo=1, routed)           0.496     9.589    membrana/C0/DecodeOut[1]_i_2_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.331     9.920 r  membrana/C0/DecodeOut[1]_i_1/O
                         net (fo=1, routed)           0.000     9.920    membrana/C0/DecodeOut[1]_i_1_n_0
    SLICE_X65Y93         FDRE                                         r  membrana/C0/DecodeOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.509    14.850    membrana/C0/clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  membrana/C0/DecodeOut_reg[1]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)        0.029    15.116    membrana/C0/DecodeOut_reg[1]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 membrana/C0/sclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            membrana/C0/sclk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.180ns (24.891%)  route 3.561ns (75.109%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.625     5.146    membrana/C0/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  membrana/C0/sclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  membrana/C0/sclk_reg[7]/Q
                         net (fo=13, routed)          0.978     6.580    membrana/C0/sclk[7]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.150     6.730 f  membrana/C0/DecodeOut[3]_i_12/O
                         net (fo=4, routed)           0.850     7.579    membrana/C0/DecodeOut[3]_i_12_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.326     7.905 f  membrana/C0/sclk[18]_i_5/O
                         net (fo=1, routed)           0.403     8.308    membrana/C0/sclk[18]_i_5_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.432 f  membrana/C0/sclk[18]_i_2/O
                         net (fo=9, routed)           1.330     9.763    membrana/C0/sclk[18]_i_2_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.887 r  membrana/C0/sclk[12]_i_1/O
                         net (fo=1, routed)           0.000     9.887    membrana/C0/sclk[12]_i_1_n_0
    SLICE_X61Y93         FDRE                                         r  membrana/C0/sclk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.508    14.849    membrana/C0/clk_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  membrana/C0/sclk_reg[12]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y93         FDRE (Setup_fdre_C_D)        0.029    15.101    membrana/C0/sclk_reg[12]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 membrana/C0/DecodeOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            membrana/C1/flr_req_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.133%)  route 0.123ns (39.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.593     1.476    membrana/C0/clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  membrana/C0/DecodeOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  membrana/C0/DecodeOut_reg[0]/Q
                         net (fo=3, routed)           0.123     1.741    membrana/C1/Decode[0]
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.786 r  membrana/C1/floor_req/O
                         net (fo=1, routed)           0.000     1.786    membrana/C1/flr_req
    SLICE_X65Y92         FDRE                                         r  membrana/C1/flr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.862     1.990    membrana/C1/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  membrana/C1/flr_req_reg/C
                         clock pessimism             -0.499     1.491    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.092     1.583    membrana/C1/flr_req_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 membrana/C0/DecodeOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            membrana/C1/elevr_req_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.939%)  route 0.124ns (40.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.592     1.475    membrana/C0/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  membrana/C0/DecodeOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  membrana/C0/DecodeOut_reg[2]/Q
                         net (fo=3, routed)           0.124     1.741    membrana/C0/Decode[2]
    SLICE_X65Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.786 r  membrana/C0/elevr_req[0]_i_1/O
                         net (fo=1, routed)           0.000     1.786    membrana/C1/DecodeOut_reg[1]
    SLICE_X65Y92         FDRE                                         r  membrana/C1/elevr_req_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.862     1.990    membrana/C1/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  membrana/C1/elevr_req_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.092     1.567    membrana/C1/elevr_req_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.585     1.468    display/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  display/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  display/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    display/refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  display/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    display/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  display/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.854     1.981    display/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  display/refresh_counter_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    display/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.585     1.468    display/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  display/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  display/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.747    display/refresh_counter_reg_n_0_[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  display/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    display/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  display/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.853     1.980    display/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  display/refresh_counter_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    display/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.587     1.470    display/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  display/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  display/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.749    display/refresh_counter_reg_n_0_[2]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  display/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    display/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  display/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.856     1.983    display/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  display/refresh_counter_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    display/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.586     1.469    display/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  display/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  display/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.748    display/refresh_counter_reg_n_0_[6]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  display/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    display/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  display/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.855     1.982    display/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  display/refresh_counter_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    display/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 membrana/C0/sclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            membrana/C0/sclk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.285ns (75.285%)  route 0.094ns (24.715%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.592     1.475    membrana/C0/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  membrana/C0/sclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  membrana/C0/sclk_reg[3]/Q
                         net (fo=13, routed)          0.094     1.710    membrana/C0/sclk[3]
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.854 r  membrana/C0/sclk0_carry/O[3]
                         net (fo=1, routed)           0.000     1.854    membrana/C0/sclk0_carry_n_4
    SLICE_X62Y91         FDRE                                         r  membrana/C0/sclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.862     1.990    membrana/C0/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  membrana/C0/sclk_reg[4]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.105     1.593    membrana/C0/sclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 membrana/C0/DecodeOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            membrana/C0/DecodeOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.592     1.475    membrana/C0/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  membrana/C0/DecodeOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  membrana/C0/DecodeOut_reg[2]/Q
                         net (fo=3, routed)           0.168     1.784    membrana/C0/Decode[2]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.045     1.829 r  membrana/C0/DecodeOut[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    membrana/C0/DecodeOut[2]_i_1_n_0
    SLICE_X65Y92         FDRE                                         r  membrana/C0/DecodeOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.862     1.990    membrana/C0/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  membrana/C0/DecodeOut_reg[2]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.091     1.566    membrana/C0/DecodeOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 membrana/C0/KeyPress_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            membrana/C0/KeyPress_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.592     1.475    membrana/C0/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  membrana/C0/KeyPress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  membrana/C0/KeyPress_reg/Q
                         net (fo=3, routed)           0.168     1.784    membrana/C0/KeyPress
    SLICE_X63Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  membrana/C0/KeyPress_i_1/O
                         net (fo=1, routed)           0.000     1.829    membrana/C0/KeyPress_i_1_n_0
    SLICE_X63Y91         FDRE                                         r  membrana/C0/KeyPress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.862     1.990    membrana/C0/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  membrana/C0/KeyPress_reg/C
                         clock pessimism             -0.515     1.475    
    SLICE_X63Y91         FDRE (Hold_fdre_C_D)         0.091     1.566    membrana/C0/KeyPress_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 membrana/C0/sclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            membrana/C0/sclk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.591     1.474    membrana/C0/clk_IBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  membrana/C0/sclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  membrana/C0/sclk_reg[0]/Q
                         net (fo=5, routed)           0.180     1.796    membrana/C0/sclk[0]
    SLICE_X61Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  membrana/C0/sclk[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    membrana/C0/sclk[0]_i_1_n_0
    SLICE_X61Y92         FDRE                                         r  membrana/C0/sclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.860     1.988    membrana/C0/clk_IBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  membrana/C0/sclk_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X61Y92         FDRE (Hold_fdre_C_D)         0.091     1.565    membrana/C0/sclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y10   clock/divcounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y12   clock/divcounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y12   clock/divcounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y12   clock/divcounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y13   clock/divcounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y13   clock/divcounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y13   clock/divcounter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y13   clock/divcounter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y14   clock/divcounter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   clock/divcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   clock/divcounter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   clock/divcounter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   clock/divcounter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   clock/divcounter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   clock/divcounter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   clock/divcounter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   clock/divcounter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   clock/divcounter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   clock/divcounter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   display/refresh_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   display/refresh_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   display/refresh_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   display/refresh_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   display/refresh_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   display/refresh_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   display/refresh_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y93   membrana/C0/DecodeOut_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y93   membrana/C0/DecodeOut_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   membrana/C0/DecodeOut_reg[2]/C



