<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1463</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1463-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1463.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-183</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:601px;left:69px;white-space:nowrap" class="ft02">35.10.2 &#160;&#160;Additional MSRs Supported by&#160;Intel</p>
<p style="position:absolute;top:600px;left:435px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:601px;left:448px;white-space:nowrap" class="ft02">&#160;Xeon</p>
<p style="position:absolute;top:600px;left:494px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:598px;left:507px;white-space:nowrap" class="ft03">&#160;</p>
<p style="position:absolute;top:601px;left:512px;white-space:nowrap" class="ft02">Processor E7 v2 Family</p>
<p style="position:absolute;top:631px;left:69px;white-space:nowrap" class="ft04">Intel</p>
<p style="position:absolute;top:629px;left:100px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:631px;left:111px;white-space:nowrap" class="ft04">&#160;Xeon</p>
<p style="position:absolute;top:629px;left:149px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:631px;left:160px;white-space:nowrap" class="ft04">&#160;processor E7&#160;v2 family&#160;(based on&#160;Ivy&#160;Bridge-E&#160;microarchitecture)&#160;with CPUID&#160;</p>
<p style="position:absolute;top:648px;left:69px;white-space:nowrap" class="ft07">DisplayFamily_DisplayModel signature&#160;06_3EH supports the MSR interfaces liste<a href="o_fe12b1e2a880e0ce-1423.html">d in Table&#160;35-18</a>,&#160;<a href="o_fe12b1e2a880e0ce-1456.html">Table 35-24,</a>&#160;and&#160;<br/><a href="o_fe12b1e2a880e0ce-1463.html">Table 35-25.&#160;</a></p>
<p style="position:absolute;top:207px;left:81px;white-space:nowrap" class="ft04">470H</p>
<p style="position:absolute;top:207px;left:137px;white-space:nowrap" class="ft04">1136</p>
<p style="position:absolute;top:207px;left:186px;white-space:nowrap" class="ft04">IA32_MC28_CTL</p>
<p style="position:absolute;top:207px;left:358px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:207px;left:450px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”&#160;th</a>rough<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;</a></p>
<p style="position:absolute;top:223px;left:450px;white-space:nowrap" class="ft08"><a href="o_fe12b1e2a880e0ce-515.html">15.3.2.4, “IA32_MCi_MISC&#160;MSRs.”</a>.<br/>Bank&#160;MC28&#160;reports MC&#160;error from&#160;a specific&#160;CBo (core&#160;broadcast)&#160;</p>
<p style="position:absolute;top:261px;left:450px;white-space:nowrap" class="ft04">and its&#160;corresponding slice of&#160;L3.</p>
<p style="position:absolute;top:231px;left:81px;white-space:nowrap" class="ft04">471H</p>
<p style="position:absolute;top:231px;left:137px;white-space:nowrap" class="ft04">1137</p>
<p style="position:absolute;top:231px;left:186px;white-space:nowrap" class="ft04">IA32_MC28_STATUS</p>
<p style="position:absolute;top:231px;left:358px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:254px;left:81px;white-space:nowrap" class="ft04">472H</p>
<p style="position:absolute;top:254px;left:137px;white-space:nowrap" class="ft04">1138</p>
<p style="position:absolute;top:254px;left:186px;white-space:nowrap" class="ft04">IA32_MC28_ADDR</p>
<p style="position:absolute;top:254px;left:358px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:279px;left:81px;white-space:nowrap" class="ft04">473H</p>
<p style="position:absolute;top:279px;left:137px;white-space:nowrap" class="ft04">1139</p>
<p style="position:absolute;top:279px;left:186px;white-space:nowrap" class="ft04">IA32_MC28_MISC</p>
<p style="position:absolute;top:279px;left:358px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:306px;left:81px;white-space:nowrap" class="ft04">613H</p>
<p style="position:absolute;top:306px;left:137px;white-space:nowrap" class="ft04">1555</p>
<p style="position:absolute;top:306px;left:186px;white-space:nowrap" class="ft04">MSR_PKG_PERF_STATUS</p>
<p style="position:absolute;top:306px;left:358px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:306px;left:450px;white-space:nowrap" class="ft04">Package RAPL&#160;Perf Status (R/O)&#160;</p>
<p style="position:absolute;top:330px;left:81px;white-space:nowrap" class="ft04">618H</p>
<p style="position:absolute;top:330px;left:137px;white-space:nowrap" class="ft04">1560</p>
<p style="position:absolute;top:330px;left:186px;white-space:nowrap" class="ft04">MSR_DRAM_POWER_LIMIT</p>
<p style="position:absolute;top:330px;left:358px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:330px;left:450px;white-space:nowrap" class="ft09">DRAM&#160;RAPL&#160;Power&#160;Limit&#160;Control (R/W)&#160;<br/>See<a href="o_fe12b1e2a880e0ce-503.html">&#160;Section&#160;14.9.5, “DRAM RAPL Domain.”</a></p>
<p style="position:absolute;top:375px;left:81px;white-space:nowrap" class="ft04">619H</p>
<p style="position:absolute;top:375px;left:137px;white-space:nowrap" class="ft04">1561</p>
<p style="position:absolute;top:375px;left:186px;white-space:nowrap" class="ft04">MSR_DRAM_ENERGY_</p>
<p style="position:absolute;top:391px;left:186px;white-space:nowrap" class="ft04">STATUS</p>
<p style="position:absolute;top:375px;left:358px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:375px;left:450px;white-space:nowrap" class="ft09">DRAM&#160;Energy&#160;Status (R/O)&#160;<br/>See<a href="o_fe12b1e2a880e0ce-503.html">&#160;Section&#160;14.9.5, “DRAM RAPL Domain.”</a></p>
<p style="position:absolute;top:420px;left:81px;white-space:nowrap" class="ft04">61BH</p>
<p style="position:absolute;top:420px;left:137px;white-space:nowrap" class="ft04">1563</p>
<p style="position:absolute;top:420px;left:186px;white-space:nowrap" class="ft04">MSR_DRAM_PERF_STATUS&#160;Package</p>
<p style="position:absolute;top:420px;left:450px;white-space:nowrap" class="ft04">DRAM&#160;Performance Throttling&#160;Status (R/O)&#160;Se<a href="o_fe12b1e2a880e0ce-503.html">e Section 14.9.5,&#160;</a></p>
<p style="position:absolute;top:436px;left:450px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-503.html">“DRAM RAPL Domain.”</a></p>
<p style="position:absolute;top:460px;left:81px;white-space:nowrap" class="ft04">61CH</p>
<p style="position:absolute;top:460px;left:137px;white-space:nowrap" class="ft04">1564</p>
<p style="position:absolute;top:460px;left:186px;white-space:nowrap" class="ft04">MSR_DRAM_POWER_INFO</p>
<p style="position:absolute;top:460px;left:358px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:460px;left:450px;white-space:nowrap" class="ft09">DRAM&#160;RAPL&#160;Parameters&#160;(R/W)&#160;<br/>See<a href="o_fe12b1e2a880e0ce-503.html">&#160;Section&#160;14.9.5, “DRAM RAPL Domain.”</a></p>
<p style="position:absolute;top:505px;left:81px;white-space:nowrap" class="ft04">639H</p>
<p style="position:absolute;top:505px;left:137px;white-space:nowrap" class="ft04">1593</p>
<p style="position:absolute;top:505px;left:186px;white-space:nowrap" class="ft04">MSR_PP0_ENERGY_STATU</p>
<p style="position:absolute;top:521px;left:186px;white-space:nowrap" class="ft04">S</p>
<p style="position:absolute;top:505px;left:358px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:505px;left:450px;white-space:nowrap" class="ft09">PP0 Energy&#160;Status (R/O)&#160;<br/>See<a href="o_fe12b1e2a880e0ce-501.html">&#160;Section&#160;14.9.4, “PP0/PP1 RAPL Domains.”</a></p>
<p style="position:absolute;top:550px;left:107px;white-space:nowrap" class="ft04">See&#160;<a href="o_fe12b1e2a880e0ce-1423.html">Table 35-18,</a>&#160;for other MSR definitions applicable to&#160;Intel Xeon&#160;processor E5&#160;v2 with&#160;CPUID signature 06_3EH&#160;</p>
<p style="position:absolute;top:705px;left:69px;white-space:nowrap" class="ft06">Table 35-25.&#160; Additional MSRs&#160;Supported&#160;by&#160;Intel® Xeon® Processor E7 v2&#160;Family&#160;with DisplayFamily_DisplayModel&#160;</p>
<p style="position:absolute;top:723px;left:390px;white-space:nowrap" class="ft06">Signature 06_3EH</p>
<p style="position:absolute;top:748px;left:99px;white-space:nowrap" class="ft04">Register&#160;</p>
<p style="position:absolute;top:765px;left:100px;white-space:nowrap" class="ft04">Address</p>
<p style="position:absolute;top:765px;left:222px;white-space:nowrap" class="ft04">Register Name</p>
<p style="position:absolute;top:748px;left:373px;white-space:nowrap" class="ft04">Scope</p>
<p style="position:absolute;top:765px;left:587px;white-space:nowrap" class="ft04">Bit Description</p>
<p style="position:absolute;top:789px;left:83px;white-space:nowrap" class="ft04">&#160;Hex</p>
<p style="position:absolute;top:789px;left:141px;white-space:nowrap" class="ft04">Dec</p>
<p style="position:absolute;top:813px;left:84px;white-space:nowrap" class="ft04">3AH</p>
<p style="position:absolute;top:813px;left:145px;white-space:nowrap" class="ft04">58</p>
<p style="position:absolute;top:813px;left:187px;white-space:nowrap" class="ft04">IA32_FEATURE_CONTROL</p>
<p style="position:absolute;top:813px;left:359px;white-space:nowrap" class="ft04">Thread</p>
<p style="position:absolute;top:813px;left:434px;white-space:nowrap" class="ft09">Control Features in Intel 64 Processor (R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:858px;left:186px;white-space:nowrap" class="ft04">0</p>
<p style="position:absolute;top:858px;left:434px;white-space:nowrap" class="ft04">Lock&#160;(R/WL)&#160;</p>
<p style="position:absolute;top:881px;left:186px;white-space:nowrap" class="ft04">1</p>
<p style="position:absolute;top:881px;left:434px;white-space:nowrap" class="ft04">Enable&#160;VMX&#160;inside&#160;SMX operation (R/WL)&#160;</p>
<p style="position:absolute;top:906px;left:186px;white-space:nowrap" class="ft04">2</p>
<p style="position:absolute;top:906px;left:434px;white-space:nowrap" class="ft04">Enable VMX&#160;outside SMX&#160;operation (R/WL)&#160;</p>
<p style="position:absolute;top:930px;left:186px;white-space:nowrap" class="ft04">14:8</p>
<p style="position:absolute;top:930px;left:434px;white-space:nowrap" class="ft04">SENTER local&#160;functions enables&#160;(R/WL)&#160;</p>
<p style="position:absolute;top:953px;left:186px;white-space:nowrap" class="ft04">15</p>
<p style="position:absolute;top:953px;left:434px;white-space:nowrap" class="ft04">SENTER global functions enable&#160;(R/WL)&#160;</p>
<p style="position:absolute;top:978px;left:186px;white-space:nowrap" class="ft04">63:16</p>
<p style="position:absolute;top:978px;left:434px;white-space:nowrap" class="ft04">Reserved.</p>
<p style="position:absolute;top:1002px;left:81px;white-space:nowrap" class="ft04">179H</p>
<p style="position:absolute;top:1002px;left:141px;white-space:nowrap" class="ft04">377</p>
<p style="position:absolute;top:1002px;left:186px;white-space:nowrap" class="ft04">IA32_MCG_CAP</p>
<p style="position:absolute;top:1002px;left:359px;white-space:nowrap" class="ft04">Thread</p>
<p style="position:absolute;top:1002px;left:434px;white-space:nowrap" class="ft04">Global Machine Check Capability&#160;(R/O)</p>
<p style="position:absolute;top:1025px;left:186px;white-space:nowrap" class="ft04">7:0</p>
<p style="position:absolute;top:1025px;left:434px;white-space:nowrap" class="ft04">Count</p>
<p style="position:absolute;top:1050px;left:186px;white-space:nowrap" class="ft04">8</p>
<p style="position:absolute;top:1050px;left:434px;white-space:nowrap" class="ft04">MCG_CTL_P</p>
<p style="position:absolute;top:100px;left:110px;white-space:nowrap" class="ft06">Table 35-24. &#160;MSRs Supported by&#160;Intel®&#160;Xeon®&#160;Processors&#160;E5 v2 Product&#160;Family&#160;(based on&#160;Ivy&#160;Bridge-E&#160;</p>
<p style="position:absolute;top:118px;left:363px;white-space:nowrap" class="ft06">microarchitecture)&#160;(Contd.)</p>
<p style="position:absolute;top:142px;left:99px;white-space:nowrap" class="ft04">Register&#160;</p>
<p style="position:absolute;top:159px;left:100px;white-space:nowrap" class="ft04">Address</p>
<p style="position:absolute;top:159px;left:222px;white-space:nowrap" class="ft04">Register Name</p>
<p style="position:absolute;top:142px;left:380px;white-space:nowrap" class="ft04">Scope</p>
<p style="position:absolute;top:159px;left:595px;white-space:nowrap" class="ft04">Bit&#160;Description</p>
<p style="position:absolute;top:182px;left:83px;white-space:nowrap" class="ft04">&#160;Hex</p>
<p style="position:absolute;top:182px;left:141px;white-space:nowrap" class="ft04">Dec</p>
</div>
</body>
</html>
