#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec  7 16:03:37 2018
# Process ID: 6961
# Current directory: /users/start2016/r0629332/Project-DDP/actual_project/hw_project
# Command line: vivado project_hw/project_hw.xpr -tempDir /tmp
# Log file: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/vivado.log
# Journal file: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_hw/project_hw.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_ipcores'.
INFO: [IP_Flow 19-2207] Repository '/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_ipcores' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_ipcores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 5989.699 ; gain = 148.113 ; free physical = 12269 ; free virtual = 46634
update_compile_order -fileset sources_1
set_property top rsa_project_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_rsa_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_rsa_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpadder
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery
WARNING: [VRFC 10-756] identifier c_mux is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:74]
WARNING: [VRFC 10-756] identifier c_mux is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:81]
WARNING: [VRFC 10-756] identifier prep_stage is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:82]
WARNING: [VRFC 10-756] identifier counter is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:123]
WARNING: [VRFC 10-756] identifier counter is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:125]
WARNING: [VRFC 10-756] identifier counter is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:127]
WARNING: [VRFC 10-756] identifier counter is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:129]
WARNING: [VRFC 10-756] identifier counter is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:131]
WARNING: [VRFC 10-756] identifier counter is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:133]
WARNING: [VRFC 10-756] identifier counter is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:135]
WARNING: [VRFC 10-756] identifier counter is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:137]
WARNING: [VRFC 10-756] identifier counter is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:139]
WARNING: [VRFC 10-756] identifier counter is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:141]
WARNING: [VRFC 10-756] identifier state is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:143]
WARNING: [VRFC 10-756] identifier state is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:158]
WARNING: [VRFC 10-756] identifier state is used before its declaration [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/new/exponentiation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponentiation
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/rsa_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rsa_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl_tb/tb_rsa_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rsa_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj tb_rsa_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto c7256dacc86943a6ab0a53aabde068ac --debug typical --relax --mt 8 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rsa_wrapper_behav xil_defaultlib.tb_rsa_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mpadder
Compiling module xil_defaultlib.montgomery
Compiling module xil_defaultlib.exponentiation
Compiling module xil_defaultlib.rsa_wrapper
Compiling module xil_defaultlib.tb_rsa_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rsa_wrapper_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.sim/sim_1/behav/xsim.dir/tb_rsa_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  7 16:05:25 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_rsa_wrapper_behav -key {Behavioral:sim_1:Functional:tb_rsa_wrapper} -tclbatch {tb_rsa_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_rsa_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test for seed 2018.1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_rsa_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:03 . Memory (MB): peak = 6168.566 ; gain = 167.289 ; free physical = 11884 ; free virtual = 46471
run 1000 us
Encryption is correct.
Encoded ciphertext is      1c1f19b8a6bef4e86bf8574df7b576cfc8d2f79010eae22f0e4a6c11fa34def6dcc19b0204f3cfb17f8735d364aa2aec61b3d0015d5a17f6eb6008daf85af4c184eea3de7e0d87e2447a540cada80aca352c7cfac809b7257aa646005f1f3611846dc881c9e0bee49ce09f59fba086a60a86e8e183bd1d82bdafaea75d183991
run 1000 us
reset_run synth_1
launch_runs impl_1
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- user.org:module_ref:rsa_wrapper:1.0 - rsa_wrapper_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ARCACHE
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ARUSER
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /Interface_Cell/axi_dma_0/M_AXIS_MM2S. Setting parameter on /Interface_Cell/axi_dma_0/M_AXIS_MM2S failed
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_1
Adding cell -- cosic:fturan:command_interface:1.0 - command_interface_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </Interface_Cell/axi_dma_0/Data_MM2S>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </Interface_Cell/axi_dma_0/Data_MM2S>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </Interface_Cell/axi_dma_0/Data_S2MM>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </Interface_Cell/axi_dma_0/Data_S2MM>
Successfully read diagram <rsa_project> from BD file </users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/rsa_project.bd>
INFO: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is excluded from all addressable master spaces.
INFO: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_IOP> is excluded from all addressable master spaces.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_ACP_ARCACHE has been overridden by the user. This pin will not be connected as a part of the interface connection: Interface_Cell_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_ACP_AWCACHE has been overridden by the user. This pin will not be connected as a part of the interface connection: Interface_Cell_M00_AXI 
Verilog Output written to : /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hdl/rsa_project.v
Verilog Output written to : /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hdl/rsa_project_wrapper.v
Wrote  : </users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/rsa_project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/ARCACHE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/ARUSER .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axis_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axis_dwidth_converter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/command_interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rsa_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axi_mem_intercon/s01_couplers/auto_us .
Exporting to file /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hw_handoff/rsa_project.hwh
Generated Block Design Tcl file /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hw_handoff/rsa_project_bd.tcl
Generated Hardware Definition File /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hdl/rsa_project.hwdef
[Fri Dec  7 16:06:23 2018] Launched synth_1...
Run output will be captured here: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/synth_1/runme.log
[Fri Dec  7 16:06:23 2018] Launched impl_1...
Run output will be captured here: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 6485.438 ; gain = 229.000 ; free physical = 11651 ; free virtual = 46250
set_property strategy Flow_AreaOptimized_high [get_runs synth_1]
set_property strategy Congestion_SSI_SpreadLogic_low [get_runs impl_1]
reset_run synth_1
launch_runs impl_1
[Fri Dec  7 16:15:29 2018] Launched synth_1...
Run output will be captured here: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/synth_1/runme.log
[Fri Dec  7 16:15:29 2018] Launched impl_1...
Run output will be captured here: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Constraints for rsa_project_wrapper
Finished Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 6899.973 ; gain = 388.750 ; free physical = 9927 ; free virtual = 45151
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 7377.238 ; gain = 474.836 ; free physical = 9505 ; free virtual = 44728
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 7384.234 ; gain = 6.996 ; free physical = 9481 ; free virtual = 44716
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hdl/rsa_project.v" into library work [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hdl/rsa_project.v:1]
[Fri Dec  7 16:35:02 2018] Launched synth_1...
Run output will be captured here: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/synth_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/rsa_wrapper.v" into library work [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/rsa_wrapper.v:1]
[Fri Dec  7 16:41:33 2018] Launched synth_1...
Run output will be captured here: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Constraints for rsa_project_wrapper
Finished Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 7407.031 ; gain = 0.000 ; free physical = 10158 ; free virtual = 45368
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 7416.031 ; gain = 9.000 ; free physical = 10122 ; free virtual = 45328
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 7423.027 ; gain = 6.996 ; free physical = 10100 ; free virtual = 45319
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AreaMapLargeShiftRegToBRAM [get_runs synth_1]
reset_run synth_1
update_module_reference rsa_project_rsa_wrapper_0_0
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'STATE_BITS' by 3 for port or parameter 'r_state'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'STATE_BITS' by 3 for port or parameter 'next_state'
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_ipcores'.
INFO: [IP_Flow 19-2207] Repository '/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_ipcores' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_ipcores'.
Upgrading '/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/rsa_project.bd'
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- user.org:module_ref:rsa_wrapper:1.0 - rsa_wrapper_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ARCACHE
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ARUSER
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_1
Adding cell -- cosic:fturan:command_interface:1.0 - command_interface_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </Interface_Cell/axi_dma_0/Data_MM2S>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </Interface_Cell/axi_dma_0/Data_MM2S>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </Interface_Cell/axi_dma_0/Data_S2MM>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </Interface_Cell/axi_dma_0/Data_S2MM>
Successfully read diagram <rsa_project> from BD file </users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/rsa_project.bd>
INFO: [IP_Flow 19-1972] Upgraded rsa_project_rsa_wrapper_0_0 from rsa_wrapper_v1_0 1.0 to rsa_wrapper_v1_0 1.0
Wrote  : </users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/rsa_project.bd> 
launch_runs synth_1
INFO: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_IOP> is excluded from all addressable master spaces.
INFO: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is excluded from all addressable master spaces.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_ACP_ARCACHE has been overridden by the user. This pin will not be connected as a part of the interface connection: Interface_Cell_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_ACP_AWCACHE has been overridden by the user. This pin will not be connected as a part of the interface connection: Interface_Cell_M00_AXI 
Verilog Output written to : /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hdl/rsa_project.v
Verilog Output written to : /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hdl/rsa_project_wrapper.v
Wrote  : </users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/rsa_project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/ARCACHE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/ARUSER .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axis_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axis_dwidth_converter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/command_interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rsa_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_Cell/axi_mem_intercon/s01_couplers/auto_us .
Exporting to file /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hw_handoff/rsa_project.hwh
Generated Block Design Tcl file /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hw_handoff/rsa_project_bd.tcl
Generated Hardware Definition File /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hdl/rsa_project.hwdef
INFO: [HDL 9-2216] Analyzing Verilog file "/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hdl/rsa_project.v" into library work [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hdl/rsa_project.v:1]
[Fri Dec  7 16:58:27 2018] Launched synth_1...
Run output will be captured here: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 7459.238 ; gain = 14.379 ; free physical = 10061 ; free virtual = 45276
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property strategy Performance_NetDelay_high [get_runs impl_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
refresh_design
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Constraints for rsa_project_wrapper
Finished Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 7527.160 ; gain = 35.602 ; free physical = 9977 ; free virtual = 45209
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 7530.559 ; gain = 3.398 ; free physical = 9975 ; free virtual = 45208
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 7530.559 ; gain = 0.000 ; free physical = 9959 ; free virtual = 45205
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hdl/rsa_project.v" into library work [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/hdl/rsa_project.v:1]
[Fri Dec  7 17:08:33 2018] Launched synth_1...
Run output will be captured here: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 249 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Constraints for rsa_project_wrapper
Finished Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 7530.559 ; gain = 0.000 ; free physical = 9936 ; free virtual = 45172
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 7530.559 ; gain = 0.000 ; free physical = 9937 ; free virtual = 45171
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 7530.559 ; gain = 0.000 ; free physical = 9920 ; free virtual = 45167
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  7 17:17:16 2018...
