`timescale 1ns / 1ps

// è¯¥æ¨¡å—ç”¨äºä»æŒ‡ä»¤å­˜å‚¨å™¨ä¸­è¯»å–æŒ‡ä»¤ï¼Œä¸ºCPUçš„æŒ‡ä»¤æ‰§è¡Œæä¾›å¿…è¦çš„æŒ‡ä»¤æ”¯æŒ
module Ifetc32 (
    Instruction,
    branch_base_addr,
    Addr_result,
    Read_data_1,
    Branch,
    nBranch,
    Jmp,
    Jal,
    Jr,
    Zero,
    clock,
    reset,
    link_addr
);
  output [31:0] Instruction;  // ä»è¿™ä¸ªæ¨¡å—è·å–åˆ°çš„æŒ‡ä»¤ï¼Œè¾“å‡ºåˆ°å…¶ä»–æ¨¡å?
  output [31:0] branch_base_addr;  // ç”¨äºbeq,bneæŒ‡ä»¤ï¼?(pc+4)è¾“å‡ºåˆ°ALU
  output [31:0] link_addr;  // ç”¨äºjalæŒ‡ä»¤ï¼?(pc+4)è¾“å‡ºåˆ°è§£ç å™¨

  input [31:0] Addr_result;  // ALUä¸­è®¡ç®—å‡ºçš„åœ°å?
  input [31:0] Read_data_1;  // jræŒ‡ä»¤æ›´æ–°PCæ—¶ç”¨çš„åœ°å?
  input Branch;  // å½“Branchä¸?1æ—¶ï¼Œè¡¨ç¤ºå½“å‰æŒ‡ä»¤æ˜¯beq
  input nBranch;  // å½“nBranchä¸?1æ—¶ï¼Œè¡¨ç¤ºå½“å‰æŒ‡ä»¤ä¸ºbnq
  input Jmp;  // å½“Jmpä¸?1æ—¶ï¼Œè¡¨ç¤ºå½“å‰æŒ‡ä»¤ä¸ºjump
  input Jal;  // å½“Jalä¸?1æ—¶ï¼Œè¡¨ç¤ºå½“å‰æŒ‡ä»¤ä¸ºjal
  input Jr;  // å½“Jrä¸?1æ—¶ï¼Œè¡¨ç¤ºå½“å‰æŒ‡ä»¤ä¸ºjr
  input Zero;  // å½“Zeroä¸?1æ—¶ï¼Œè¡¨ç¤ºALUresultä¸?0
  input        clock,reset;           // æ—¶é’Ÿä¸å¤ä½ï¼ˆåŒæ­¥å¤ä½ä¿¡å·ï¼Œé«˜ç”µå¹³æœ‰æ•ˆï¼Œå½“reset=1æ—¶ï¼ŒPCèµ‹å?¼ä¸º0ï¼?


  reg [31:0] PC, Next_PC;  // å½“å‰æŒ‡ä»¤ï¼šPC ä¸‹ä¸€æ¡æŒ‡ä»¤ï¼šNext_PC
  reg [31:0] link_addr_reg;  // ç”¨äºjalæŒ‡ä»¤ï¼?(pc+4)è¾“å‡ºåˆ°è§£ç å™¨

  always @(*) begin
    // jr
    if (Jr == 1'b1) begin
      Next_PC = Read_data_1;
    end  // beq, bne
    else if (((Branch == 1'b1) && (Zero == 1'b1)) || ((nBranch == 1'b1) && (Zero == 1'b0))) begin
      Next_PC = Addr_result;
    end  // PC + 4
    else begin
      Next_PC = PC + 4;
    end
  end

  always @(negedge clock or posedge reset) begin
    if (reset == 1'b1) begin
      PC <= 32'h0000_0000;
    end else begin
      // j or jal
      if ((Jmp == 1'b1) || (Jal == 1'b1)) begin
        PC <= {PC[31:28], Instruction[25:0], 2'b00};  // 26ä½çš„æŒ‡ä»¤å·¦ç§»ä¸¤ä½ï¼Œç„¶åè¡¥0
        link_addr_reg <= PC + 4;  // jalæŒ‡ä»¤ï¼?(pc+4)è¾“å‡ºåˆ°è§£ç å™¨
      end  // å…¶å®ƒçš„æ­£å¸¸æ›´æ–°PC
      else begin
        PC <= Next_PC;
      end
    end
  end


  assign branch_base_addr = PC + 4;  // ä»pc + 4è¿›è¡Œbranch
  assign link_addr = link_addr_reg;  // jalæŒ‡ä»¤ï¼?(pc+4)è¾“å‡ºåˆ°è§£ç å™¨


  prgrom instmem (
      .clka(clock),  // input wire clka
      .addra(PC[15:2]),  // input wire [13 : 0] addra
      .douta(Instruction)  // output wire [31 : 0] douta
  );


endmodule
