$date
	Wed Oct 22 15:52:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module shiftReg6Bit_tb $end
$var wire 6 ! Q [5:0] $end
$var reg 1 " W $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$scope module shiftReg6Bit_ins $end
$var wire 1 " W $end
$var wire 1 # clk $end
$var wire 1 $ clr $end
$var wire 6 % Q [5:0] $end
$scope module DFF_ins1 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 & Q $end
$upscope $end
$scope module DFF_ins2 $end
$var wire 1 ' D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ( Q $end
$upscope $end
$scope module DFF_ins3 $end
$var wire 1 ) D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 * Q $end
$upscope $end
$scope module DFF_ins4 $end
$var wire 1 + D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 , Q $end
$upscope $end
$scope module DFF_ins5 $end
$var wire 1 - D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 . Q $end
$upscope $end
$scope module DFF_ins6 $end
$var wire 1 / D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 0 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
b0 %
1$
0#
x"
b0 !
$end
#5
0"
0$
#10
1#
#15
1"
#20
0#
#25
0"
#30
1#
#40
0#
#45
1"
#50
1'
b100000 !
b100000 %
1&
1#
#60
0#
#70
1)
b110000 !
b110000 %
1(
1#
#80
0#
#85
0"
#90
1+
0'
1*
b11000 !
b11000 %
0&
1#
#100
0#
#110
0)
1-
0(
b1100 !
b1100 %
1,
1#
#120
0#
#125
