<<<<<<< Updated upstream
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701928239956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701928239961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:50:39 2023 " "Processing started: Wed Dec 06 22:50:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701928239961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701928239961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_rf -c alu_rf " "Command: quartus_sta alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701928239961 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701928240097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701928241027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928241068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928241069 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701928241619 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_rf.sdc " "Reading SDC File: 'alu_rf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701928241693 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928241696 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " "create_clock -period 1.000 -name vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701928241716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701928241716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|controller:cont\|previous_state\[0\] cpu:cpu\|controller:cont\|previous_state\[0\] " "create_clock -period 1.000 -name cpu:cpu\|controller:cont\|previous_state\[0\] cpu:cpu\|controller:cont\|previous_state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701928241716 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701928241716 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout " "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928241737 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701928241737 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701928241747 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701928241860 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701928241862 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701928241871 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701928242266 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701928242266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.783 " "Worst-case setup slack is -15.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.783            -304.711 cpu:cpu\|controller:cont\|previous_state\[0\]  " "  -15.783            -304.711 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.709          -23023.751 clk  " "   -7.709          -23023.751 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.634            -781.175 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -7.634            -781.175 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928242268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.165 " "Worst-case hold slack is -2.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.165              -2.874 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -2.165              -2.874 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845              -1.597 clk  " "   -0.845              -1.597 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.441               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928242299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701928242302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701928242305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.434 " "Worst-case minimum pulse width slack is -2.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.434            -179.425 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -2.434            -179.425 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25286.390 clk  " "   -2.174          -25286.390 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404            -118.881 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.404            -118.881 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928242310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928242310 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701928242372 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701928242406 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701928243997 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout " "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928244201 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701928244201 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701928244319 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701928244400 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701928244400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.515 " "Worst-case setup slack is -15.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.515            -300.271 cpu:cpu\|controller:cont\|previous_state\[0\]  " "  -15.515            -300.271 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.794            -789.271 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -7.794            -789.271 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.236          -22225.290 clk  " "   -7.236          -22225.290 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928244402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.081 " "Worst-case hold slack is -2.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.081              -2.760 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -2.081              -2.760 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935              -2.166 clk  " "   -0.935              -2.166 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.431               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928244429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701928244432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701928244435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.372 " "Worst-case minimum pulse width slack is -2.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.372            -187.512 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -2.372            -187.512 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25258.623 clk  " "   -2.174          -25258.623 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -115.046 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.394            -115.046 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928244440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928244440 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701928244504 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701928244658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701928246131 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout " "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701928246337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701928246456 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701928246483 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701928246483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.702 " "Worst-case setup slack is -9.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.702            -185.782 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -9.702            -185.782 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.301          -13019.403 clk  " "   -5.301          -13019.403 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.149            -440.749 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -4.149            -440.749 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928246485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.544 " "Worst-case hold slack is -1.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.544              -2.293 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -1.544              -2.293 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.533              -1.100 clk  " "   -0.533              -1.100 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.134               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928246513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701928246516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701928246519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25055.989 clk  " "   -2.174          -25055.989 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.311             -71.648 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -1.311             -71.648 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158              -3.564 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.158              -3.564 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928246524 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701928246588 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout " "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701928246838 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701928246838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701928246956 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701928246982 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701928246982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.704 " "Worst-case setup slack is -8.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.704            -167.466 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -8.704            -167.466 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.460          -11228.600 clk  " "   -4.460          -11228.600 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.888            -422.227 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -3.888            -422.227 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928246985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928246985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.324 " "Worst-case hold slack is -1.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928247013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928247013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324              -1.952 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -1.324              -1.952 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928247013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.620              -1.747 clk  " "   -0.620              -1.747 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928247013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.135               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928247013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928247013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701928247016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701928247018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928247024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928247024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25074.468 clk  " "   -2.174          -25074.468 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928247024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.103             -58.209 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -1.103             -58.209 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928247024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -1.051 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.080              -1.051 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701928247024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701928247024 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701928248467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701928248467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5363 " "Peak virtual memory: 5363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701928248538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 22:50:48 2023 " "Processing ended: Wed Dec 06 22:50:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701928248538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701928248538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701928248538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701928248538 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702006227190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702006227196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 20:30:26 2023 " "Processing started: Thu Dec 07 20:30:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702006227196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702006227196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_rf -c alu_rf " "Command: quartus_sta alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702006227196 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702006227331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702006228273 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006228312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006228312 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_rf.sdc " "Reading SDC File: 'alu_rf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1702006228924 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006228927 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702006228946 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " "create_clock -period 1.000 -name vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702006228946 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702006228946 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702006228972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702006229085 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702006229087 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702006229096 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702006229548 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702006229548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.398 " "Worst-case setup slack is -7.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006229550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006229550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.398           -1024.980 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -7.398           -1024.980 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006229550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.977          -23293.544 clk  " "   -6.977          -23293.544 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006229550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006229550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006229575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006229575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 clk  " "    0.215               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006229575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.582               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006229575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006229575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702006229578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702006229580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006229585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006229585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28619.103 clk  " "   -2.636          -28619.103 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006229585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -108.719 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.394            -108.719 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006229585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006229585 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702006229643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702006229678 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702006231204 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702006231504 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702006231574 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702006231574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.636 " "Worst-case setup slack is -7.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006231576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006231576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.636           -1028.628 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -7.636           -1028.628 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006231576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.871          -22235.672 clk  " "   -6.871          -22235.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006231576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006231576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.204 " "Worst-case hold slack is 0.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006231598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006231598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 clk  " "    0.204               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006231598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.584               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006231598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006231598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702006231601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702006231604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006231608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006231608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28587.149 clk  " "   -2.636          -28587.149 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006231608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -105.324 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.394            -105.324 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006231608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006231608 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702006231668 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702006231821 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702006233218 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702006233520 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702006233542 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702006233542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.394 " "Worst-case setup slack is -4.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006233544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006233544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.394          -13095.265 clk  " "   -4.394          -13095.265 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006233544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.764            -537.171 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -3.764            -537.171 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006233544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006233544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006233566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006233566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 clk  " "    0.140               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006233566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.246               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006233566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006233566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702006233569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702006233572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006233576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006233576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28358.437 clk  " "   -2.636          -28358.437 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006233576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -1.670 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.041              -1.670 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006233576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006233576 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702006233633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702006233992 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702006234013 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702006234013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.734 " "Worst-case setup slack is -3.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006234015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006234015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.734          -11062.343 clk  " "   -3.734          -11062.343 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006234015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.540            -502.593 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -3.540            -502.593 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006234015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006234015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.062 " "Worst-case hold slack is 0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006234036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006234036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 clk  " "    0.062               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006234036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.227               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006234036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006234036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702006234041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702006234044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006234049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006234049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28376.463 clk  " "   -2.636          -28376.463 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006234049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.009               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702006234049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702006234049 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702006235462 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702006235463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5359 " "Peak virtual memory: 5359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702006235531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 20:30:35 2023 " "Processing ended: Thu Dec 07 20:30:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702006235531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702006235531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702006235531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702006235531 ""}
>>>>>>> Stashed changes
