timestamp=1436405177680

[TestBench]
A/TestBench=22|./src/testbench.v|3|1*13534
B/TestBench=3*12727
P/~emb=59,270,439,574
R=./src/testbench.v|3

[dff]
A/dff=22|./src/flip-flops.v|1|1*5384
B/dff=3*6071
P/~emb=159,315,441,525
R=./src/flip-flops.v|1

[parity]
A/parity=22|./src/parity.v|1|1*10752
B/parity=3*12142
P/~emb=166,331,452,571
R=./src/parity.v|1

[~A]
LastVerilogToplevel=TestBench
ModifyID=85
Version=73
c:/My_Designs/design4/design4/src/flip-flops.v=0*12469*12991

[~MFT]
0=30|0design4.mgf|12991|4958
1=12|1design4.mgf|13534|8429
3=12|3design4.mgf|12727|11248

[~U]
TestBench=12|0*11521||0x90
dff=12|0*8075||0x80
parity=12|0*9705||0x90

