inference_mul_8s_6ns_14_1_1
inference_mul_8s_6s_14_1_1
inference_mul_16s_5ns_19_1_1
inference_mul_16s_5s_19_1_1
inference_mul_32s_34ns_65_1_1
inference_regslice_both
inference_regslice_both
inference_regslice_both
inference_regslice_both
inference_regslice_both
inference_regslice_both
inference_regslice_both
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s
linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_5_3_0_linear_config4_s
dense_latency_ap_fixed_8_3_5_3_0_ap_fixed_16_6_5_3_0_config5_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config7_s
dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config8_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config10_s
dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config11_s
inference
