
DMA_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008ec  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080009f8  080009f8  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080009f8  080009f8  000109f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080009fc  080009fc  000109fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08000a00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000fc0  20000014  08000a14  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  20000fd4  08000a14  00020fd4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   00001c05  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000008dc  00000000  00000000  00021c42  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000200  00000000  00000000  00022520  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000178  00000000  00000000  00022720  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000012e2  00000000  00000000  00022898  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000a26  00000000  00000000  00023b7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000245a0  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000530  00000000  00000000  0002461c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000014 	.word	0x20000014
 8000128:	00000000 	.word	0x00000000
 800012c:	080009e0 	.word	0x080009e0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000018 	.word	0x20000018
 8000148:	080009e0 	.word	0x080009e0

0800014c <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	6039      	str	r1, [r7, #0]
 8000156:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800015c:	2b00      	cmp	r3, #0
 800015e:	da0b      	bge.n	8000178 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000160:	490d      	ldr	r1, [pc, #52]	; (8000198 <NVIC_SetPriority+0x4c>)
 8000162:	79fb      	ldrb	r3, [r7, #7]
 8000164:	f003 030f 	and.w	r3, r3, #15
 8000168:	3b04      	subs	r3, #4
 800016a:	683a      	ldr	r2, [r7, #0]
 800016c:	b2d2      	uxtb	r2, r2
 800016e:	0112      	lsls	r2, r2, #4
 8000170:	b2d2      	uxtb	r2, r2
 8000172:	440b      	add	r3, r1
 8000174:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000176:	e009      	b.n	800018c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000178:	4908      	ldr	r1, [pc, #32]	; (800019c <NVIC_SetPriority+0x50>)
 800017a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800017e:	683a      	ldr	r2, [r7, #0]
 8000180:	b2d2      	uxtb	r2, r2
 8000182:	0112      	lsls	r2, r2, #4
 8000184:	b2d2      	uxtb	r2, r2
 8000186:	440b      	add	r3, r1
 8000188:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800018c:	bf00      	nop
 800018e:	370c      	adds	r7, #12
 8000190:	46bd      	mov	sp, r7
 8000192:	bc80      	pop	{r7}
 8000194:	4770      	bx	lr
 8000196:	bf00      	nop
 8000198:	e000ed00 	.word	0xe000ed00
 800019c:	e000e100 	.word	0xe000e100

080001a0 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80001ae:	d301      	bcc.n	80001b4 <SysTick_Config+0x14>
 80001b0:	2301      	movs	r3, #1
 80001b2:	e011      	b.n	80001d8 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80001b4:	4a0a      	ldr	r2, [pc, #40]	; (80001e0 <SysTick_Config+0x40>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80001bc:	3b01      	subs	r3, #1
 80001be:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 80001c0:	210f      	movs	r1, #15
 80001c2:	f04f 30ff 	mov.w	r0, #4294967295
 80001c6:	f7ff ffc1 	bl	800014c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80001ca:	4b05      	ldr	r3, [pc, #20]	; (80001e0 <SysTick_Config+0x40>)
 80001cc:	2200      	movs	r2, #0
 80001ce:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80001d0:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <SysTick_Config+0x40>)
 80001d2:	2207      	movs	r2, #7
 80001d4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80001d6:	2300      	movs	r3, #0
}
 80001d8:	4618      	mov	r0, r3
 80001da:	3708      	adds	r7, #8
 80001dc:	46bd      	mov	sp, r7
 80001de:	bd80      	pop	{r7, pc}
 80001e0:	e000e010 	.word	0xe000e010

080001e4 <SysTick_Delay>:
 * @note    SysTick will be update with IRQ callback
 * @param   Waiting time in milliseconds
 * @retval  None
 */
void SysTick_Delay(uint32_t wait_time_ms)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b085      	sub	sp, #20
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
  /* Store start tick */
  uint32_t startTick = SysTickCounter;
 80001ec:	4b07      	ldr	r3, [pc, #28]	; (800020c <SysTick_Delay+0x28>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	60fb      	str	r3, [r7, #12]

  /* Loop until timeout */
  while((SysTickCounter - startTick) < wait_time_ms)
 80001f2:	bf00      	nop
 80001f4:	4b05      	ldr	r3, [pc, #20]	; (800020c <SysTick_Delay+0x28>)
 80001f6:	681a      	ldr	r2, [r3, #0]
 80001f8:	68fb      	ldr	r3, [r7, #12]
 80001fa:	1ad2      	subs	r2, r2, r3
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	429a      	cmp	r2, r3
 8000200:	d3f8      	bcc.n	80001f4 <SysTick_Delay+0x10>
  {

  }
}
 8000202:	bf00      	nop
 8000204:	3714      	adds	r7, #20
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000030 	.word	0x20000030

08000210 <SysTick_Init>:
 * @note
 * @param   None
 * @retval  None
 */
void SysTick_Init(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b082      	sub	sp, #8
 8000214:	af00      	add	r7, sp, #0
  uint32_t returnCode;

  /* Update clock configuration */
  SystemCoreClockUpdate();
 8000216:	f000 faeb 	bl	80007f0 <SystemCoreClockUpdate>

  /* Check clock configuration */
  if(SystemCoreClock != (uint32_t) 8000000)
 800021a:	4b0e      	ldr	r3, [pc, #56]	; (8000254 <SysTick_Init+0x44>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	4a0e      	ldr	r2, [pc, #56]	; (8000258 <SysTick_Init+0x48>)
 8000220:	4293      	cmp	r3, r2
 8000222:	d000      	beq.n	8000226 <SysTick_Init+0x16>
  {
    /* Clock configuration is not OK */
    while(1)
 8000224:	e7fe      	b.n	8000224 <SysTick_Init+0x14>
  {
    /* Clock configuration is OK */
  }

  /* Configure SysTick to generate an interrupt every millisecond */
  returnCode = SysTick_Config(SystemCoreClock / 1000);
 8000226:	4b0b      	ldr	r3, [pc, #44]	; (8000254 <SysTick_Init+0x44>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	4a0c      	ldr	r2, [pc, #48]	; (800025c <SysTick_Init+0x4c>)
 800022c:	fba2 2303 	umull	r2, r3, r2, r3
 8000230:	099b      	lsrs	r3, r3, #6
 8000232:	4618      	mov	r0, r3
 8000234:	f7ff ffb4 	bl	80001a0 <SysTick_Config>
 8000238:	6078      	str	r0, [r7, #4]

  /* Check return code for errors */
  if (returnCode != 0)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	2b00      	cmp	r3, #0
 800023e:	d000      	beq.n	8000242 <SysTick_Init+0x32>
  {
    /* SysTick configuration failed */
    while(1)
 8000240:	e7fe      	b.n	8000240 <SysTick_Init+0x30>
  }
  else
  {
    /* Do nothing, SysTick configuration OK */
  }
  NVIC_SetPriority(SysTick_IRQn,  0);
 8000242:	2100      	movs	r1, #0
 8000244:	f04f 30ff 	mov.w	r0, #4294967295
 8000248:	f7ff ff80 	bl	800014c <NVIC_SetPriority>
}
 800024c:	bf00      	nop
 800024e:	3708      	adds	r7, #8
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000000 	.word	0x20000000
 8000258:	007a1200 	.word	0x007a1200
 800025c:	10624dd3 	.word	0x10624dd3

08000260 <DMA1_Channel3_Init>:
 * @note    Used for data transfer between two memory buffers
 * @param   None
 * @retval  None
 */
void DMA1_Channel3_Init(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
  /* Enable clock for DMA1*/
  RCC ->AHBENR |= RCC_AHBENR_DMA1EN;
 8000264:	4a25      	ldr	r2, [pc, #148]	; (80002fc <DMA1_Channel3_Init+0x9c>)
 8000266:	4b25      	ldr	r3, [pc, #148]	; (80002fc <DMA1_Channel3_Init+0x9c>)
 8000268:	695b      	ldr	r3, [r3, #20]
 800026a:	f043 0301 	orr.w	r3, r3, #1
 800026e:	6153      	str	r3, [r2, #20]

  /* disable channel, since this registers must not be written when the channel is enabled */
  DMA_ChannelDisable(DMA1_Channel3);
 8000270:	4823      	ldr	r0, [pc, #140]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 8000272:	f000 f88f 	bl	8000394 <DMA_ChannelDisable>

  /* Set Peripheral size 32-bits (10)*/
  DMA1_Channel3 ->CCR   &= ~DMA_CCR1_PSIZE;
 8000276:	4a22      	ldr	r2, [pc, #136]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 8000278:	4b21      	ldr	r3, [pc, #132]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000280:	6013      	str	r3, [r2, #0]
  DMA1_Channel3 ->CCR   |= DMA_CCR1_PSIZE_1;
 8000282:	4a1f      	ldr	r2, [pc, #124]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 8000284:	4b1e      	ldr	r3, [pc, #120]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800028c:	6013      	str	r3, [r2, #0]

  /* Set Memory size 32-bits (10)*/
  DMA1_Channel3 ->CCR   &= ~DMA_CCR1_MSIZE;
 800028e:	4a1c      	ldr	r2, [pc, #112]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 8000290:	4b1b      	ldr	r3, [pc, #108]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000298:	6013      	str	r3, [r2, #0]
  DMA1_Channel3 ->CCR   |= DMA_CCR1_MSIZE_1;
 800029a:	4a19      	ldr	r2, [pc, #100]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 800029c:	4b18      	ldr	r3, [pc, #96]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80002a4:	6013      	str	r3, [r2, #0]

  /* Set Channel priority Very high (11)*/
  DMA1_Channel3 ->CCR   |= DMA_CCR1_PL;
 80002a6:	4a16      	ldr	r2, [pc, #88]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 80002a8:	4b15      	ldr	r3, [pc, #84]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80002b0:	6013      	str	r3, [r2, #0]

  /* Enable Peripheral increment mode (1) */
  DMA1_Channel3 ->CCR   |= DMA_CCR1_PINC;
 80002b2:	4a13      	ldr	r2, [pc, #76]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 80002b4:	4b12      	ldr	r3, [pc, #72]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80002bc:	6013      	str	r3, [r2, #0]

  /* Enable memory increment mode (1)*/
  DMA1_Channel3 ->CCR   |= DMA_CCR1_MINC;
 80002be:	4a10      	ldr	r2, [pc, #64]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 80002c0:	4b0f      	ldr	r3, [pc, #60]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002c8:	6013      	str	r3, [r2, #0]

  /* Enable M2M Mode (1) */
  DMA1_Channel3 ->CCR   |= DMA_CCR1_MEM2MEM;
 80002ca:	4a0d      	ldr	r2, [pc, #52]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 80002cc:	4b0c      	ldr	r3, [pc, #48]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80002d4:	6013      	str	r3, [r2, #0]

  /* Data transfer direction Read from memory (1)*/
  DMA1_Channel3 ->CCR   |= DMA_CCR1_DIR;
 80002d6:	4a0a      	ldr	r2, [pc, #40]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 80002d8:	4b09      	ldr	r3, [pc, #36]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	f043 0310 	orr.w	r3, r3, #16
 80002e0:	6013      	str	r3, [r2, #0]

  /* Enable Transfer complete interrupt */
  DMA1_Channel3 ->CCR   |= DMA_CCR1_TCIE;
 80002e2:	4a07      	ldr	r2, [pc, #28]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 80002e4:	4b06      	ldr	r3, [pc, #24]	; (8000300 <DMA1_Channel3_Init+0xa0>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	f043 0302 	orr.w	r3, r3, #2
 80002ec:	6013      	str	r3, [r2, #0]

	__ASM("NOP");
 80002ee:	bf00      	nop
	__ASM("NOP");
 80002f0:	bf00      	nop
	__ASM("NOP");
 80002f2:	bf00      	nop
	__ASM("NOP");
 80002f4:	bf00      	nop
}
 80002f6:	bf00      	nop
 80002f8:	bd80      	pop	{r7, pc}
 80002fa:	bf00      	nop
 80002fc:	40021000 	.word	0x40021000
 8000300:	40020030 	.word	0x40020030

08000304 <DMA_Channel_Set_Addresses>:
 * @param   DMA_Channel, Peripheral_Adr, Memory_Adr, size
 * @retval  None
 */
void DMA_Channel_Set_Addresses(DMA_Channel_TypeDef *DMA_Channel, const uint32_t * Peripheral_Adr,
                                uint32_t * Memory_Adr, const uint32_t size)
{
 8000304:	b480      	push	{r7}
 8000306:	b085      	sub	sp, #20
 8000308:	af00      	add	r7, sp, #0
 800030a:	60f8      	str	r0, [r7, #12]
 800030c:	60b9      	str	r1, [r7, #8]
 800030e:	607a      	str	r2, [r7, #4]
 8000310:	603b      	str	r3, [r7, #0]
    /* Set address for peripheral */
	DMA_Channel ->CPAR   = (uint32_t)Peripheral_Adr;
 8000312:	68ba      	ldr	r2, [r7, #8]
 8000314:	68fb      	ldr	r3, [r7, #12]
 8000316:	609a      	str	r2, [r3, #8]

    /* Set address for memory */
	DMA_Channel ->CMAR   = (uint32_t)Memory_Adr;
 8000318:	687a      	ldr	r2, [r7, #4]
 800031a:	68fb      	ldr	r3, [r7, #12]
 800031c:	60da      	str	r2, [r3, #12]

    /* Set no. of data to transfer */
	DMA_Channel ->CNDTR  = size;
 800031e:	68fb      	ldr	r3, [r7, #12]
 8000320:	683a      	ldr	r2, [r7, #0]
 8000322:	605a      	str	r2, [r3, #4]
}
 8000324:	bf00      	nop
 8000326:	3714      	adds	r7, #20
 8000328:	46bd      	mov	sp, r7
 800032a:	bc80      	pop	{r7}
 800032c:	4770      	bx	lr
	...

08000330 <DMA_ChannelEnable>:
 * @note
 * @param   DMAx_Channely   where: x= 1 or 2 , y= 1 ..7 for DMA1 and 1 ..5 for DMA2
 * @retval  None
 */
void DMA_ChannelEnable(DMA_Channel_TypeDef *DMA_Channel,uint8_t DMA_Num, uint8_t Ch_Num)
{
 8000330:	b480      	push	{r7}
 8000332:	b083      	sub	sp, #12
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
 8000338:	460b      	mov	r3, r1
 800033a:	70fb      	strb	r3, [r7, #3]
 800033c:	4613      	mov	r3, r2
 800033e:	70bb      	strb	r3, [r7, #2]
  /*Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register */
	if(DMA_Num == 1)DMA1->IFCR |= (1 << (4*(Ch_Num-1)) );
 8000340:	78fb      	ldrb	r3, [r7, #3]
 8000342:	2b01      	cmp	r3, #1
 8000344:	d10b      	bne.n	800035e <DMA_ChannelEnable+0x2e>
 8000346:	4911      	ldr	r1, [pc, #68]	; (800038c <DMA_ChannelEnable+0x5c>)
 8000348:	4b10      	ldr	r3, [pc, #64]	; (800038c <DMA_ChannelEnable+0x5c>)
 800034a:	685b      	ldr	r3, [r3, #4]
 800034c:	78ba      	ldrb	r2, [r7, #2]
 800034e:	3a01      	subs	r2, #1
 8000350:	0092      	lsls	r2, r2, #2
 8000352:	2001      	movs	r0, #1
 8000354:	fa00 f202 	lsl.w	r2, r0, r2
 8000358:	4313      	orrs	r3, r2
 800035a:	604b      	str	r3, [r1, #4]
 800035c:	e00a      	b.n	8000374 <DMA_ChannelEnable+0x44>
	else DMA2->IFCR |= (1 << (4*(Ch_Num-1)) );
 800035e:	490c      	ldr	r1, [pc, #48]	; (8000390 <DMA_ChannelEnable+0x60>)
 8000360:	4b0b      	ldr	r3, [pc, #44]	; (8000390 <DMA_ChannelEnable+0x60>)
 8000362:	685b      	ldr	r3, [r3, #4]
 8000364:	78ba      	ldrb	r2, [r7, #2]
 8000366:	3a01      	subs	r2, #1
 8000368:	0092      	lsls	r2, r2, #2
 800036a:	2001      	movs	r0, #1
 800036c:	fa00 f202 	lsl.w	r2, r0, r2
 8000370:	4313      	orrs	r3, r2
 8000372:	604b      	str	r3, [r1, #4]
 /* Channel enable */
	DMA_Channel->CCR |=  DMA_CCR1_EN;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	f043 0201 	orr.w	r2, r3, #1
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	601a      	str	r2, [r3, #0]
}
 8000380:	bf00      	nop
 8000382:	370c      	adds	r7, #12
 8000384:	46bd      	mov	sp, r7
 8000386:	bc80      	pop	{r7}
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	40020000 	.word	0x40020000
 8000390:	40020400 	.word	0x40020400

08000394 <DMA_ChannelDisable>:
 * @brief   Disable DMA
 * @note
 * @param   DMAx_Channely   where: x= 1 or 2 , y= 1 ..7 for DMA1 and 1 ..5 for DMA2
 * @retval  None
 */
void DMA_ChannelDisable(DMA_Channel_TypeDef *DMA_Channel){
 8000394:	b480      	push	{r7}
 8000396:	b083      	sub	sp, #12
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
  DMA_Channel->CCR &= ~DMA_CCR1_EN;
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	f023 0201 	bic.w	r2, r3, #1
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	601a      	str	r2, [r3, #0]
}
 80003a8:	bf00      	nop
 80003aa:	370c      	adds	r7, #12
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bc80      	pop	{r7}
 80003b0:	4770      	bx	lr
	...

080003b4 <EXTI_Init_PB>:

#include "exti.h"
#include "stm32f10x.h"

void EXTI_Init_PB(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0

 /* --------------- EXTI initialization and connect the External line to the GPIO --------------- */
 /* Enable AFIO_EXTICR clock */
    RCC-> APB2ENR |= RCC_APB2ENR_AFIOEN;
 80003b8:	4a15      	ldr	r2, [pc, #84]	; (8000410 <EXTI_Init_PB+0x5c>)
 80003ba:	4b15      	ldr	r3, [pc, #84]	; (8000410 <EXTI_Init_PB+0x5c>)
 80003bc:	699b      	ldr	r3, [r3, #24]
 80003be:	f043 0301 	orr.w	r3, r3, #1
 80003c2:	6193      	str	r3, [r2, #24]

 /* MAP the PA0 to EXTI0  */
    AFIO-> EXTICR[0] |= AFIO_EXTICR1_EXTI0_PA ;
 80003c4:	4a13      	ldr	r2, [pc, #76]	; (8000414 <EXTI_Init_PB+0x60>)
 80003c6:	4b13      	ldr	r3, [pc, #76]	; (8000414 <EXTI_Init_PB+0x60>)
 80003c8:	689b      	ldr	r3, [r3, #8]
 80003ca:	6093      	str	r3, [r2, #8]

 /* Rising trigger selection ( 1 = trigger enable) */
	EXTI-> RTSR |= EXTI_RTSR_TR0  ;
 80003cc:	4a12      	ldr	r2, [pc, #72]	; (8000418 <EXTI_Init_PB+0x64>)
 80003ce:	4b12      	ldr	r3, [pc, #72]	; (8000418 <EXTI_Init_PB+0x64>)
 80003d0:	689b      	ldr	r3, [r3, #8]
 80003d2:	f043 0301 	orr.w	r3, r3, #1
 80003d6:	6093      	str	r3, [r2, #8]

 /* Falling trigger selection ( 0 = trigger disable) */
	EXTI-> FTSR &= ~EXTI_FTSR_TR0  ;
 80003d8:	4a0f      	ldr	r2, [pc, #60]	; (8000418 <EXTI_Init_PB+0x64>)
 80003da:	4b0f      	ldr	r3, [pc, #60]	; (8000418 <EXTI_Init_PB+0x64>)
 80003dc:	68db      	ldr	r3, [r3, #12]
 80003de:	f023 0301 	bic.w	r3, r3, #1
 80003e2:	60d3      	str	r3, [r2, #12]

 /* Interrupt Mask Register ( 1 = not masked [enable], 0=masked) */
    EXTI-> IMR |= EXTI_IMR_MR0 ;
 80003e4:	4a0c      	ldr	r2, [pc, #48]	; (8000418 <EXTI_Init_PB+0x64>)
 80003e6:	4b0c      	ldr	r3, [pc, #48]	; (8000418 <EXTI_Init_PB+0x64>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	f043 0301 	orr.w	r3, r3, #1
 80003ee:	6013      	str	r3, [r2, #0]

 /* Enable event line */
    EXTI -> EMR |= EXTI_EMR_MR0;
 80003f0:	4a09      	ldr	r2, [pc, #36]	; (8000418 <EXTI_Init_PB+0x64>)
 80003f2:	4b09      	ldr	r3, [pc, #36]	; (8000418 <EXTI_Init_PB+0x64>)
 80003f4:	685b      	ldr	r3, [r3, #4]
 80003f6:	f043 0301 	orr.w	r3, r3, #1
 80003fa:	6053      	str	r3, [r2, #4]

 /* Clear pending if any */
	EXTI->PR |= EXTI_PR_PR0;
 80003fc:	4a06      	ldr	r2, [pc, #24]	; (8000418 <EXTI_Init_PB+0x64>)
 80003fe:	4b06      	ldr	r3, [pc, #24]	; (8000418 <EXTI_Init_PB+0x64>)
 8000400:	695b      	ldr	r3, [r3, #20]
 8000402:	f043 0301 	orr.w	r3, r3, #1
 8000406:	6153      	str	r3, [r2, #20]

}
 8000408:	bf00      	nop
 800040a:	46bd      	mov	sp, r7
 800040c:	bc80      	pop	{r7}
 800040e:	4770      	bx	lr
 8000410:	40021000 	.word	0x40021000
 8000414:	40010000 	.word	0x40010000
 8000418:	40010400 	.word	0x40010400

0800041c <GPIO_OnBoard_Init_LED>:
 * @note    Yellow_LED -> PC13
 * @param   None
 * @retval  None
 */
void GPIO_OnBoard_Init_LED(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
 /* Enable clock for GPIOC */
    RCC ->APB2ENR |= RCC_APB2ENR_IOPCEN;
 8000420:	4a10      	ldr	r2, [pc, #64]	; (8000464 <GPIO_OnBoard_Init_LED+0x48>)
 8000422:	4b10      	ldr	r3, [pc, #64]	; (8000464 <GPIO_OnBoard_Init_LED+0x48>)
 8000424:	699b      	ldr	r3, [r3, #24]
 8000426:	f043 0310 	orr.w	r3, r3, #16
 800042a:	6193      	str	r3, [r2, #24]
 /* Configure PC.13 in output mode, max speed 2 MHz. */
    GPIOC ->CRH &= ~GPIO_CRH_MODE13;
 800042c:	4a0e      	ldr	r2, [pc, #56]	; (8000468 <GPIO_OnBoard_Init_LED+0x4c>)
 800042e:	4b0e      	ldr	r3, [pc, #56]	; (8000468 <GPIO_OnBoard_Init_LED+0x4c>)
 8000430:	685b      	ldr	r3, [r3, #4]
 8000432:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000436:	6053      	str	r3, [r2, #4]
    GPIOC ->CRH |=  GPIO_CRH_MODE13_1;
 8000438:	4a0b      	ldr	r2, [pc, #44]	; (8000468 <GPIO_OnBoard_Init_LED+0x4c>)
 800043a:	4b0b      	ldr	r3, [pc, #44]	; (8000468 <GPIO_OnBoard_Init_LED+0x4c>)
 800043c:	685b      	ldr	r3, [r3, #4]
 800043e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000442:	6053      	str	r3, [r2, #4]
 /* Configure PC.13 as  general purpose output push-pull */
    GPIOC ->CRH  &= ~GPIO_CRH_CNF13;
 8000444:	4a08      	ldr	r2, [pc, #32]	; (8000468 <GPIO_OnBoard_Init_LED+0x4c>)
 8000446:	4b08      	ldr	r3, [pc, #32]	; (8000468 <GPIO_OnBoard_Init_LED+0x4c>)
 8000448:	685b      	ldr	r3, [r3, #4]
 800044a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800044e:	6053      	str	r3, [r2, #4]
 /* Led OFF */
    GPIOC ->ODR  |= GPIO_ODR_ODR13;
 8000450:	4a05      	ldr	r2, [pc, #20]	; (8000468 <GPIO_OnBoard_Init_LED+0x4c>)
 8000452:	4b05      	ldr	r3, [pc, #20]	; (8000468 <GPIO_OnBoard_Init_LED+0x4c>)
 8000454:	68db      	ldr	r3, [r3, #12]
 8000456:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800045a:	60d3      	str	r3, [r2, #12]

}
 800045c:	bf00      	nop
 800045e:	46bd      	mov	sp, r7
 8000460:	bc80      	pop	{r7}
 8000462:	4770      	bx	lr
 8000464:	40021000 	.word	0x40021000
 8000468:	40011000 	.word	0x40011000

0800046c <GPIO_Init_PB>:
 * @note    Push button connected to PA0
 * @param   None
 * @retval  None
 */
void GPIO_Init_PB(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
	RCC -> APB2ENR |=  RCC_APB2ENR_IOPAEN;  //Enable Clock for GPIOA
 8000470:	4a10      	ldr	r2, [pc, #64]	; (80004b4 <GPIO_Init_PB+0x48>)
 8000472:	4b10      	ldr	r3, [pc, #64]	; (80004b4 <GPIO_Init_PB+0x48>)
 8000474:	699b      	ldr	r3, [r3, #24]
 8000476:	f043 0304 	orr.w	r3, r3, #4
 800047a:	6193      	str	r3, [r2, #24]
	GPIOA -> CRL   &= ~GPIO_CRL_MODE0;      //Input mode (reset state)
 800047c:	4a0e      	ldr	r2, [pc, #56]	; (80004b8 <GPIO_Init_PB+0x4c>)
 800047e:	4b0e      	ldr	r3, [pc, #56]	; (80004b8 <GPIO_Init_PB+0x4c>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	f023 0303 	bic.w	r3, r3, #3
 8000486:	6013      	str	r3, [r2, #0]
	GPIOA -> CRL   &= ~GPIO_CRL_CNF0_0;     //Input with pull-up / pull-down
 8000488:	4a0b      	ldr	r2, [pc, #44]	; (80004b8 <GPIO_Init_PB+0x4c>)
 800048a:	4b0b      	ldr	r3, [pc, #44]	; (80004b8 <GPIO_Init_PB+0x4c>)
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	f023 0304 	bic.w	r3, r3, #4
 8000492:	6013      	str	r3, [r2, #0]
	GPIOA -> CRL   |=  GPIO_CRL_CNF0_1;     //
 8000494:	4a08      	ldr	r2, [pc, #32]	; (80004b8 <GPIO_Init_PB+0x4c>)
 8000496:	4b08      	ldr	r3, [pc, #32]	; (80004b8 <GPIO_Init_PB+0x4c>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f043 0308 	orr.w	r3, r3, #8
 800049e:	6013      	str	r3, [r2, #0]
	GPIOA ->ODR    &= ~GPIO_ODR_ODR0;       //active pull-down resistor
 80004a0:	4a05      	ldr	r2, [pc, #20]	; (80004b8 <GPIO_Init_PB+0x4c>)
 80004a2:	4b05      	ldr	r3, [pc, #20]	; (80004b8 <GPIO_Init_PB+0x4c>)
 80004a4:	68db      	ldr	r3, [r3, #12]
 80004a6:	f023 0301 	bic.w	r3, r3, #1
 80004aa:	60d3      	str	r3, [r2, #12]
}
 80004ac:	bf00      	nop
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bc80      	pop	{r7}
 80004b2:	4770      	bx	lr
 80004b4:	40021000 	.word	0x40021000
 80004b8:	40010800 	.word	0x40010800

080004bc <NVIC_SetPriorityGrouping>:
{
 80004bc:	b480      	push	{r7}
 80004be:	b085      	sub	sp, #20
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	f003 0307 	and.w	r3, r3, #7
 80004ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004cc:	4b0c      	ldr	r3, [pc, #48]	; (8000500 <NVIC_SetPriorityGrouping+0x44>)
 80004ce:	68db      	ldr	r3, [r3, #12]
 80004d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 80004d2:	68ba      	ldr	r2, [r7, #8]
 80004d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80004d8:	4013      	ands	r3, r2
 80004da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 80004e0:	68bb      	ldr	r3, [r7, #8]
 80004e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                 |
 80004e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80004ee:	4a04      	ldr	r2, [pc, #16]	; (8000500 <NVIC_SetPriorityGrouping+0x44>)
 80004f0:	68bb      	ldr	r3, [r7, #8]
 80004f2:	60d3      	str	r3, [r2, #12]
}
 80004f4:	bf00      	nop
 80004f6:	3714      	adds	r7, #20
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bc80      	pop	{r7}
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	e000ed00 	.word	0xe000ed00

08000504 <NVIC_EnableIRQ>:
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	4603      	mov	r3, r0
 800050c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 800050e:	4908      	ldr	r1, [pc, #32]	; (8000530 <NVIC_EnableIRQ+0x2c>)
 8000510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000514:	095b      	lsrs	r3, r3, #5
 8000516:	79fa      	ldrb	r2, [r7, #7]
 8000518:	f002 021f 	and.w	r2, r2, #31
 800051c:	2001      	movs	r0, #1
 800051e:	fa00 f202 	lsl.w	r2, r0, r2
 8000522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000526:	bf00      	nop
 8000528:	370c      	adds	r7, #12
 800052a:	46bd      	mov	sp, r7
 800052c:	bc80      	pop	{r7}
 800052e:	4770      	bx	lr
 8000530:	e000e100 	.word	0xe000e100

08000534 <NVIC_SetPriority>:
{
 8000534:	b480      	push	{r7}
 8000536:	b083      	sub	sp, #12
 8000538:	af00      	add	r7, sp, #0
 800053a:	4603      	mov	r3, r0
 800053c:	6039      	str	r1, [r7, #0]
 800053e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000544:	2b00      	cmp	r3, #0
 8000546:	da0b      	bge.n	8000560 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000548:	490d      	ldr	r1, [pc, #52]	; (8000580 <NVIC_SetPriority+0x4c>)
 800054a:	79fb      	ldrb	r3, [r7, #7]
 800054c:	f003 030f 	and.w	r3, r3, #15
 8000550:	3b04      	subs	r3, #4
 8000552:	683a      	ldr	r2, [r7, #0]
 8000554:	b2d2      	uxtb	r2, r2
 8000556:	0112      	lsls	r2, r2, #4
 8000558:	b2d2      	uxtb	r2, r2
 800055a:	440b      	add	r3, r1
 800055c:	761a      	strb	r2, [r3, #24]
}
 800055e:	e009      	b.n	8000574 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000560:	4908      	ldr	r1, [pc, #32]	; (8000584 <NVIC_SetPriority+0x50>)
 8000562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000566:	683a      	ldr	r2, [r7, #0]
 8000568:	b2d2      	uxtb	r2, r2
 800056a:	0112      	lsls	r2, r2, #4
 800056c:	b2d2      	uxtb	r2, r2
 800056e:	440b      	add	r3, r1
 8000570:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000574:	bf00      	nop
 8000576:	370c      	adds	r7, #12
 8000578:	46bd      	mov	sp, r7
 800057a:	bc80      	pop	{r7}
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	e000ed00 	.word	0xe000ed00
 8000584:	e000e100 	.word	0xe000e100

08000588 <NVIC_Init>:
 * @note
 * @param   None
 * @retval  None
 */
void NVIC_Init(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
	  /* Set priority group to 3
	   * bits[3:0] are the sub-priority,
	   * bits[7:4] are the pre-empt priority */

	  NVIC_SetPriorityGrouping(3);
 800058c:	2003      	movs	r0, #3
 800058e:	f7ff ff95 	bl	80004bc <NVIC_SetPriorityGrouping>

	  /* Set priority levels */
	  NVIC_SetPriority(EXTI0_IRQn, 2);
 8000592:	2102      	movs	r1, #2
 8000594:	2006      	movs	r0, #6
 8000596:	f7ff ffcd 	bl	8000534 <NVIC_SetPriority>
	  NVIC_SetPriority(DMA1_Channel3_IRQn, 1);
 800059a:	2101      	movs	r1, #1
 800059c:	200d      	movs	r0, #13
 800059e:	f7ff ffc9 	bl	8000534 <NVIC_SetPriority>

	  /* Enable interrupts at NVIC */
	  NVIC_EnableIRQ(EXTI0_IRQn);
 80005a2:	2006      	movs	r0, #6
 80005a4:	f7ff ffae 	bl	8000504 <NVIC_EnableIRQ>
	  NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80005a8:	200d      	movs	r0, #13
 80005aa:	f7ff ffab 	bl	8000504 <NVIC_EnableIRQ>
}
 80005ae:	bf00      	nop
 80005b0:	bd80      	pop	{r7, pc}
	...

080005b4 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
	SysTick_Init();
 80005ba:	f7ff fe29 	bl	8000210 <SysTick_Init>
    GPIO_OnBoard_Init_LED();
 80005be:	f7ff ff2d 	bl	800041c <GPIO_OnBoard_Init_LED>

    GPIO_Init_PB();
 80005c2:	f7ff ff53 	bl	800046c <GPIO_Init_PB>
    EXTI_Init_PB();
 80005c6:	f7ff fef5 	bl	80003b4 <EXTI_Init_PB>
    NVIC_Init();
 80005ca:	f7ff ffdd 	bl	8000588 <NVIC_Init>

    DMA1_Channel3_Init();
 80005ce:	f7ff fe47 	bl	8000260 <DMA1_Channel3_Init>
    DMA_Channel_Set_Addresses(DMA1_Channel3, dstBuffer, srcBuffer, BUFFER_SIZE);
 80005d2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80005d6:	4a12      	ldr	r2, [pc, #72]	; (8000620 <main+0x6c>)
 80005d8:	4912      	ldr	r1, [pc, #72]	; (8000624 <main+0x70>)
 80005da:	4813      	ldr	r0, [pc, #76]	; (8000628 <main+0x74>)
 80005dc:	f7ff fe92 	bl	8000304 <DMA_Channel_Set_Addresses>

    /* Initialize source buffer */
    for (int idx = 0; idx < BUFFER_SIZE; idx++)
 80005e0:	2300      	movs	r3, #0
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	e007      	b.n	80005f6 <main+0x42>
    {
      srcBuffer[idx] = idx;
 80005e6:	687a      	ldr	r2, [r7, #4]
 80005e8:	490d      	ldr	r1, [pc, #52]	; (8000620 <main+0x6c>)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int idx = 0; idx < BUFFER_SIZE; idx++)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	3301      	adds	r3, #1
 80005f4:	607b      	str	r3, [r7, #4]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80005fc:	d3f3      	bcc.n	80005e6 <main+0x32>
    }
    Yellow_LED_BITBAND = 1;
 80005fe:	4b0b      	ldr	r3, [pc, #44]	; (800062c <main+0x78>)
 8000600:	2201      	movs	r2, #1
 8000602:	601a      	str	r2, [r3, #0]
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
 8000604:	b662      	cpsie	i
    __enable_irq();
    SysTick_Delay(50);
 8000606:	2032      	movs	r0, #50	; 0x32
 8000608:	f7ff fdec 	bl	80001e4 <SysTick_Delay>

      /* Signal start of coping data, by turning on Yellow LED */
    	Yellow_LED_BITBAND = 0;
 800060c:	4b07      	ldr	r3, [pc, #28]	; (800062c <main+0x78>)
 800060e:	2200      	movs	r2, #0
 8000610:	601a      	str	r2, [r3, #0]

     #ifdef USE_DMA
      /* Clear PRIMASK, enable IRQs */

      /* DMA enable */
      DMA_ChannelEnable(DMA1_Channel3, 1,3);
 8000612:	2203      	movs	r2, #3
 8000614:	2101      	movs	r1, #1
 8000616:	4804      	ldr	r0, [pc, #16]	; (8000628 <main+0x74>)
 8000618:	f7ff fe8a 	bl	8000330 <DMA_ChannelEnable>

      #endif
  while(1);
 800061c:	e7fe      	b.n	800061c <main+0x68>
 800061e:	bf00      	nop
 8000620:	20000034 	.word	0x20000034
 8000624:	20000804 	.word	0x20000804
 8000628:	40020030 	.word	0x40020030
 800062c:	422201b4 	.word	0x422201b4

08000630 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000630:	f8df d038 	ldr.w	sp, [pc, #56]	; 800066c <LoopFillZerobss+0x16>

  /* Disable interrupt (set PRIMASK) */
  CPSID i
 8000634:	b672      	cpsid	i

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000636:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000638:	e003      	b.n	8000642 <LoopCopyDataInit>

0800063a <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800063a:	4b0d      	ldr	r3, [pc, #52]	; (8000670 <LoopFillZerobss+0x1a>)
	ldr	r3, [r3, r1]
 800063c:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800063e:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000640:	3104      	adds	r1, #4

08000642 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000642:	480c      	ldr	r0, [pc, #48]	; (8000674 <LoopFillZerobss+0x1e>)
	ldr	r3, =_edata
 8000644:	4b0c      	ldr	r3, [pc, #48]	; (8000678 <LoopFillZerobss+0x22>)
	adds	r2, r0, r1
 8000646:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000648:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800064a:	d3f6      	bcc.n	800063a <CopyDataInit>
	ldr	r2, =_sbss
 800064c:	4a0b      	ldr	r2, [pc, #44]	; (800067c <LoopFillZerobss+0x26>)
	b	LoopFillZerobss
 800064e:	e002      	b.n	8000656 <LoopFillZerobss>

08000650 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000650:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000652:	f842 3b04 	str.w	r3, [r2], #4

08000656 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000656:	4b0a      	ldr	r3, [pc, #40]	; (8000680 <LoopFillZerobss+0x2a>)
	cmp	r2, r3
 8000658:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800065a:	d3f9      	bcc.n	8000650 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800065c:	f000 f894 	bl	8000788 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000660:	f000 f99a 	bl	8000998 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000664:	f7ff ffa6 	bl	80005b4 <main>
	bx	lr
 8000668:	4770      	bx	lr
 800066a:	0000      	.short	0x0000
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800066c:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8000670:	08000a00 	.word	0x08000a00
	ldr	r0, =_sdata
 8000674:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000678:	20000014 	.word	0x20000014
	ldr	r2, =_sbss
 800067c:	20000014 	.word	0x20000014
	ldr	r3, = _ebss
 8000680:	20000fd4 	.word	0x20000fd4

08000684 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000684:	e7fe      	b.n	8000684 <ADC1_2_IRQHandler>

08000686 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000686:	b480      	push	{r7}
 8000688:	af00      	add	r7, sp, #0
}
 800068a:	bf00      	nop
 800068c:	46bd      	mov	sp, r7
 800068e:	bc80      	pop	{r7}
 8000690:	4770      	bx	lr

08000692 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000692:	b480      	push	{r7}
 8000694:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000696:	e7fe      	b.n	8000696 <HardFault_Handler+0x4>

08000698 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800069c:	e7fe      	b.n	800069c <MemManage_Handler+0x4>

0800069e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800069e:	b480      	push	{r7}
 80006a0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80006a2:	e7fe      	b.n	80006a2 <BusFault_Handler+0x4>

080006a4 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80006a8:	e7fe      	b.n	80006a8 <UsageFault_Handler+0x4>

080006aa <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80006aa:	b480      	push	{r7}
 80006ac:	af00      	add	r7, sp, #0
}
 80006ae:	bf00      	nop
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bc80      	pop	{r7}
 80006b4:	4770      	bx	lr

080006b6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80006b6:	b480      	push	{r7}
 80006b8:	af00      	add	r7, sp, #0
}
 80006ba:	bf00      	nop
 80006bc:	46bd      	mov	sp, r7
 80006be:	bc80      	pop	{r7}
 80006c0:	4770      	bx	lr

080006c2 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80006c2:	b480      	push	{r7}
 80006c4:	af00      	add	r7, sp, #0
}
 80006c6:	bf00      	nop
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bc80      	pop	{r7}
 80006cc:	4770      	bx	lr
	...

080006d0 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
	++SysTickCounter;
 80006d4:	4b04      	ldr	r3, [pc, #16]	; (80006e8 <SysTick_Handler+0x18>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	3301      	adds	r3, #1
 80006da:	4a03      	ldr	r2, [pc, #12]	; (80006e8 <SysTick_Handler+0x18>)
 80006dc:	6013      	str	r3, [r2, #0]
}
 80006de:	bf00      	nop
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bc80      	pop	{r7}
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	20000030 	.word	0x20000030

080006ec <EXTI0_IRQHandler>:
  * @note   None
  * @param  None
  * @retval None
  */
void EXTI0_IRQHandler(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0

 /* Turn on Yellow LED */
    Yellow_LED_BITBAND = 0;
 80006f0:	4b0a      	ldr	r3, [pc, #40]	; (800071c <EXTI0_IRQHandler+0x30>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	601a      	str	r2, [r3, #0]

 /* Wait one second */
    SysTick_Delay(1000);
 80006f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006fa:	f7ff fd73 	bl	80001e4 <SysTick_Delay>

 /* Turn OFF Yellow LED */
    Yellow_LED_BITBAND = 1;
 80006fe:	4b07      	ldr	r3, [pc, #28]	; (800071c <EXTI0_IRQHandler+0x30>)
 8000700:	2201      	movs	r2, #1
 8000702:	601a      	str	r2, [r3, #0]

 /* Wait one second */
    SysTick_Delay(1000);
 8000704:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000708:	f7ff fd6c 	bl	80001e4 <SysTick_Delay>

 /* Clear pending bit */
    EXTI->PR |= EXTI_PR_PR0;
 800070c:	4a04      	ldr	r2, [pc, #16]	; (8000720 <EXTI0_IRQHandler+0x34>)
 800070e:	4b04      	ldr	r3, [pc, #16]	; (8000720 <EXTI0_IRQHandler+0x34>)
 8000710:	695b      	ldr	r3, [r3, #20]
 8000712:	f043 0301 	orr.w	r3, r3, #1
 8000716:	6153      	str	r3, [r2, #20]
}
 8000718:	bf00      	nop
 800071a:	bd80      	pop	{r7, pc}
 800071c:	422201b4 	.word	0x422201b4
 8000720:	40010400 	.word	0x40010400

08000724 <EXTI1_IRQHandler>:
  * @note   None
  * @param  None
  * @retval None
  */
void EXTI1_IRQHandler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0

}
 8000728:	bf00      	nop
 800072a:	46bd      	mov	sp, r7
 800072c:	bc80      	pop	{r7}
 800072e:	4770      	bx	lr

08000730 <EXTI2_IRQHandler>:
  * @note   None
  * @param  None
  * @retval None
  */
void EXTI2_IRQHandler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0

}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	bc80      	pop	{r7}
 800073a:	4770      	bx	lr

0800073c <EXTI3_IRQHandler>:
  * @note   None
  * @param  None
  * @retval None
  */
void EXTI3_IRQHandler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0

}
 8000740:	bf00      	nop
 8000742:	46bd      	mov	sp, r7
 8000744:	bc80      	pop	{r7}
 8000746:	4770      	bx	lr

08000748 <DMA1_Channel3_IRQHandler>:
  * @param  None
  * @retval None
  */

void DMA1_Channel3_IRQHandler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0

	if((DMA1->ISR & DMA_ISR_TCIF3) == DMA_ISR_TCIF3)
 800074c:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <DMA1_Channel3_IRQHandler+0x38>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000754:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000758:	d108      	bne.n	800076c <DMA1_Channel3_IRQHandler+0x24>
	{
		/* DMA transfer is complete, turn off Yellow LED */
		Yellow_LED_BITBAND = 1;
 800075a:	4b0a      	ldr	r3, [pc, #40]	; (8000784 <DMA1_Channel3_IRQHandler+0x3c>)
 800075c:	2201      	movs	r2, #1
 800075e:	601a      	str	r2, [r3, #0]
	    /* Clear transfer complete flag */
		DMA1->IFCR |= DMA_IFCR_CTCIF3;
 8000760:	4a07      	ldr	r2, [pc, #28]	; (8000780 <DMA1_Channel3_IRQHandler+0x38>)
 8000762:	4b07      	ldr	r3, [pc, #28]	; (8000780 <DMA1_Channel3_IRQHandler+0x38>)
 8000764:	685b      	ldr	r3, [r3, #4]
 8000766:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800076a:	6053      	str	r3, [r2, #4]
	}

	 /* Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register */
		DMA1->IFCR |= DMA_IFCR_CGIF3;
 800076c:	4a04      	ldr	r2, [pc, #16]	; (8000780 <DMA1_Channel3_IRQHandler+0x38>)
 800076e:	4b04      	ldr	r3, [pc, #16]	; (8000780 <DMA1_Channel3_IRQHandler+0x38>)
 8000770:	685b      	ldr	r3, [r3, #4]
 8000772:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000776:	6053      	str	r3, [r2, #4]

}
 8000778:	bf00      	nop
 800077a:	46bd      	mov	sp, r7
 800077c:	bc80      	pop	{r7}
 800077e:	4770      	bx	lr
 8000780:	40020000 	.word	0x40020000
 8000784:	422201b4 	.word	0x422201b4

08000788 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800078c:	4a15      	ldr	r2, [pc, #84]	; (80007e4 <SystemInit+0x5c>)
 800078e:	4b15      	ldr	r3, [pc, #84]	; (80007e4 <SystemInit+0x5c>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	f043 0301 	orr.w	r3, r3, #1
 8000796:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000798:	4912      	ldr	r1, [pc, #72]	; (80007e4 <SystemInit+0x5c>)
 800079a:	4b12      	ldr	r3, [pc, #72]	; (80007e4 <SystemInit+0x5c>)
 800079c:	685a      	ldr	r2, [r3, #4]
 800079e:	4b12      	ldr	r3, [pc, #72]	; (80007e8 <SystemInit+0x60>)
 80007a0:	4013      	ands	r3, r2
 80007a2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80007a4:	4a0f      	ldr	r2, [pc, #60]	; (80007e4 <SystemInit+0x5c>)
 80007a6:	4b0f      	ldr	r3, [pc, #60]	; (80007e4 <SystemInit+0x5c>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80007ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007b2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80007b4:	4a0b      	ldr	r2, [pc, #44]	; (80007e4 <SystemInit+0x5c>)
 80007b6:	4b0b      	ldr	r3, [pc, #44]	; (80007e4 <SystemInit+0x5c>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007be:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80007c0:	4a08      	ldr	r2, [pc, #32]	; (80007e4 <SystemInit+0x5c>)
 80007c2:	4b08      	ldr	r3, [pc, #32]	; (80007e4 <SystemInit+0x5c>)
 80007c4:	685b      	ldr	r3, [r3, #4]
 80007c6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80007ca:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80007cc:	4b05      	ldr	r3, [pc, #20]	; (80007e4 <SystemInit+0x5c>)
 80007ce:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80007d2:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 80007d4:	f000 f878 	bl	80008c8 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80007d8:	4b04      	ldr	r3, [pc, #16]	; (80007ec <SystemInit+0x64>)
 80007da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007de:	609a      	str	r2, [r3, #8]
#endif 
}
 80007e0:	bf00      	nop
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	40021000 	.word	0x40021000
 80007e8:	f8ff0000 	.word	0xf8ff0000
 80007ec:	e000ed00 	.word	0xe000ed00

080007f0 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b085      	sub	sp, #20
 80007f4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	60fb      	str	r3, [r7, #12]
 80007fa:	2300      	movs	r3, #0
 80007fc:	60bb      	str	r3, [r7, #8]
 80007fe:	2300      	movs	r3, #0
 8000800:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000802:	4b2c      	ldr	r3, [pc, #176]	; (80008b4 <SystemCoreClockUpdate+0xc4>)
 8000804:	685b      	ldr	r3, [r3, #4]
 8000806:	f003 030c 	and.w	r3, r3, #12
 800080a:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	2b04      	cmp	r3, #4
 8000810:	d007      	beq.n	8000822 <SystemCoreClockUpdate+0x32>
 8000812:	2b08      	cmp	r3, #8
 8000814:	d009      	beq.n	800082a <SystemCoreClockUpdate+0x3a>
 8000816:	2b00      	cmp	r3, #0
 8000818:	d133      	bne.n	8000882 <SystemCoreClockUpdate+0x92>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800081a:	4b27      	ldr	r3, [pc, #156]	; (80008b8 <SystemCoreClockUpdate+0xc8>)
 800081c:	4a27      	ldr	r2, [pc, #156]	; (80008bc <SystemCoreClockUpdate+0xcc>)
 800081e:	601a      	str	r2, [r3, #0]
      break;
 8000820:	e033      	b.n	800088a <SystemCoreClockUpdate+0x9a>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8000822:	4b25      	ldr	r3, [pc, #148]	; (80008b8 <SystemCoreClockUpdate+0xc8>)
 8000824:	4a25      	ldr	r2, [pc, #148]	; (80008bc <SystemCoreClockUpdate+0xcc>)
 8000826:	601a      	str	r2, [r3, #0]
      break;
 8000828:	e02f      	b.n	800088a <SystemCoreClockUpdate+0x9a>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800082a:	4b22      	ldr	r3, [pc, #136]	; (80008b4 <SystemCoreClockUpdate+0xc4>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000832:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000834:	4b1f      	ldr	r3, [pc, #124]	; (80008b4 <SystemCoreClockUpdate+0xc4>)
 8000836:	685b      	ldr	r3, [r3, #4]
 8000838:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800083c:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	0c9b      	lsrs	r3, r3, #18
 8000842:	3302      	adds	r3, #2
 8000844:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d106      	bne.n	800085a <SystemCoreClockUpdate+0x6a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 800084c:	68bb      	ldr	r3, [r7, #8]
 800084e:	4a1c      	ldr	r2, [pc, #112]	; (80008c0 <SystemCoreClockUpdate+0xd0>)
 8000850:	fb02 f303 	mul.w	r3, r2, r3
 8000854:	4a18      	ldr	r2, [pc, #96]	; (80008b8 <SystemCoreClockUpdate+0xc8>)
 8000856:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000858:	e017      	b.n	800088a <SystemCoreClockUpdate+0x9a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800085a:	4b16      	ldr	r3, [pc, #88]	; (80008b4 <SystemCoreClockUpdate+0xc4>)
 800085c:	685b      	ldr	r3, [r3, #4]
 800085e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000862:	2b00      	cmp	r3, #0
 8000864:	d006      	beq.n	8000874 <SystemCoreClockUpdate+0x84>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	4a15      	ldr	r2, [pc, #84]	; (80008c0 <SystemCoreClockUpdate+0xd0>)
 800086a:	fb02 f303 	mul.w	r3, r2, r3
 800086e:	4a12      	ldr	r2, [pc, #72]	; (80008b8 <SystemCoreClockUpdate+0xc8>)
 8000870:	6013      	str	r3, [r2, #0]
      break;
 8000872:	e00a      	b.n	800088a <SystemCoreClockUpdate+0x9a>
          SystemCoreClock = HSE_VALUE * pllmull;
 8000874:	68bb      	ldr	r3, [r7, #8]
 8000876:	4a11      	ldr	r2, [pc, #68]	; (80008bc <SystemCoreClockUpdate+0xcc>)
 8000878:	fb02 f303 	mul.w	r3, r2, r3
 800087c:	4a0e      	ldr	r2, [pc, #56]	; (80008b8 <SystemCoreClockUpdate+0xc8>)
 800087e:	6013      	str	r3, [r2, #0]
      break;
 8000880:	e003      	b.n	800088a <SystemCoreClockUpdate+0x9a>

    default:
      SystemCoreClock = HSI_VALUE;
 8000882:	4b0d      	ldr	r3, [pc, #52]	; (80008b8 <SystemCoreClockUpdate+0xc8>)
 8000884:	4a0d      	ldr	r2, [pc, #52]	; (80008bc <SystemCoreClockUpdate+0xcc>)
 8000886:	601a      	str	r2, [r3, #0]
      break;
 8000888:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800088a:	4b0a      	ldr	r3, [pc, #40]	; (80008b4 <SystemCoreClockUpdate+0xc4>)
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	091b      	lsrs	r3, r3, #4
 8000890:	f003 030f 	and.w	r3, r3, #15
 8000894:	4a0b      	ldr	r2, [pc, #44]	; (80008c4 <SystemCoreClockUpdate+0xd4>)
 8000896:	5cd3      	ldrb	r3, [r2, r3]
 8000898:	b2db      	uxtb	r3, r3
 800089a:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800089c:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <SystemCoreClockUpdate+0xc8>)
 800089e:	681a      	ldr	r2, [r3, #0]
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	fa22 f303 	lsr.w	r3, r2, r3
 80008a6:	4a04      	ldr	r2, [pc, #16]	; (80008b8 <SystemCoreClockUpdate+0xc8>)
 80008a8:	6013      	str	r3, [r2, #0]
}
 80008aa:	bf00      	nop
 80008ac:	3714      	adds	r7, #20
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bc80      	pop	{r7}
 80008b2:	4770      	bx	lr
 80008b4:	40021000 	.word	0x40021000
 80008b8:	20000000 	.word	0x20000000
 80008bc:	007a1200 	.word	0x007a1200
 80008c0:	003d0900 	.word	0x003d0900
 80008c4:	20000004 	.word	0x20000004

080008c8 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
#ifdef SYSCLK_FREQ_HSE
  SetSysClockToHSE();
 80008cc:	f000 f802 	bl	80008d4 <SetSysClockToHSE>
  SetSysClockTo72();
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 80008d0:	bf00      	nop
 80008d2:	bd80      	pop	{r7, pc}

080008d4 <SetSysClockToHSE>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockToHSE(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80008da:	2300      	movs	r3, #0
 80008dc:	607b      	str	r3, [r7, #4]
 80008de:	2300      	movs	r3, #0
 80008e0:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80008e2:	4a2b      	ldr	r2, [pc, #172]	; (8000990 <SetSysClockToHSE+0xbc>)
 80008e4:	4b2a      	ldr	r3, [pc, #168]	; (8000990 <SetSysClockToHSE+0xbc>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008ec:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80008ee:	4b28      	ldr	r3, [pc, #160]	; (8000990 <SetSysClockToHSE+0xbc>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008f6:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	3301      	adds	r3, #1
 80008fc:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d103      	bne.n	800090c <SetSysClockToHSE+0x38>
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800090a:	d1f0      	bne.n	80008ee <SetSysClockToHSE+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800090c:	4b20      	ldr	r3, [pc, #128]	; (8000990 <SetSysClockToHSE+0xbc>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000914:	2b00      	cmp	r3, #0
 8000916:	d002      	beq.n	800091e <SetSysClockToHSE+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000918:	2301      	movs	r3, #1
 800091a:	603b      	str	r3, [r7, #0]
 800091c:	e001      	b.n	8000922 <SetSysClockToHSE+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800091e:	2300      	movs	r3, #0
 8000920:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	2b01      	cmp	r3, #1
 8000926:	d12e      	bne.n	8000986 <SetSysClockToHSE+0xb2>
  {

#if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8000928:	4a1a      	ldr	r2, [pc, #104]	; (8000994 <SetSysClockToHSE+0xc0>)
 800092a:	4b1a      	ldr	r3, [pc, #104]	; (8000994 <SetSysClockToHSE+0xc0>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	f043 0310 	orr.w	r3, r3, #16
 8000932:	6013      	str	r3, [r2, #0]

    /* Flash 0 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8000934:	4a17      	ldr	r2, [pc, #92]	; (8000994 <SetSysClockToHSE+0xc0>)
 8000936:	4b17      	ldr	r3, [pc, #92]	; (8000994 <SetSysClockToHSE+0xc0>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f023 0303 	bic.w	r3, r3, #3
 800093e:	6013      	str	r3, [r2, #0]

#ifndef STM32F10X_CL
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 8000940:	4a14      	ldr	r2, [pc, #80]	; (8000994 <SetSysClockToHSE+0xc0>)
 8000942:	4b14      	ldr	r3, [pc, #80]	; (8000994 <SetSysClockToHSE+0xc0>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	6013      	str	r3, [r2, #0]
	}
#endif /* STM32F10X_CL */
#endif
 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000948:	4a11      	ldr	r2, [pc, #68]	; (8000990 <SetSysClockToHSE+0xbc>)
 800094a:	4b11      	ldr	r3, [pc, #68]	; (8000990 <SetSysClockToHSE+0xbc>)
 800094c:	685b      	ldr	r3, [r3, #4]
 800094e:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000950:	4a0f      	ldr	r2, [pc, #60]	; (8000990 <SetSysClockToHSE+0xbc>)
 8000952:	4b0f      	ldr	r3, [pc, #60]	; (8000990 <SetSysClockToHSE+0xbc>)
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8000958:	4a0d      	ldr	r2, [pc, #52]	; (8000990 <SetSysClockToHSE+0xbc>)
 800095a:	4b0d      	ldr	r3, [pc, #52]	; (8000990 <SetSysClockToHSE+0xbc>)
 800095c:	685b      	ldr	r3, [r3, #4]
 800095e:	6053      	str	r3, [r2, #4]
    
    /* Select HSE as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000960:	4a0b      	ldr	r2, [pc, #44]	; (8000990 <SetSysClockToHSE+0xbc>)
 8000962:	4b0b      	ldr	r3, [pc, #44]	; (8000990 <SetSysClockToHSE+0xbc>)
 8000964:	685b      	ldr	r3, [r3, #4]
 8000966:	f023 0303 	bic.w	r3, r3, #3
 800096a:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 800096c:	4a08      	ldr	r2, [pc, #32]	; (8000990 <SetSysClockToHSE+0xbc>)
 800096e:	4b08      	ldr	r3, [pc, #32]	; (8000990 <SetSysClockToHSE+0xbc>)
 8000970:	685b      	ldr	r3, [r3, #4]
 8000972:	f043 0301 	orr.w	r3, r3, #1
 8000976:	6053      	str	r3, [r2, #4]

    /* Wait till HSE is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 8000978:	bf00      	nop
 800097a:	4b05      	ldr	r3, [pc, #20]	; (8000990 <SetSysClockToHSE+0xbc>)
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	f003 030c 	and.w	r3, r3, #12
 8000982:	2b04      	cmp	r3, #4
 8000984:	d1f9      	bne.n	800097a <SetSysClockToHSE+0xa6>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }  
}
 8000986:	bf00      	nop
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	bc80      	pop	{r7}
 800098e:	4770      	bx	lr
 8000990:	40021000 	.word	0x40021000
 8000994:	40022000 	.word	0x40022000

08000998 <__libc_init_array>:
 8000998:	b570      	push	{r4, r5, r6, lr}
 800099a:	2500      	movs	r5, #0
 800099c:	4e0c      	ldr	r6, [pc, #48]	; (80009d0 <__libc_init_array+0x38>)
 800099e:	4c0d      	ldr	r4, [pc, #52]	; (80009d4 <__libc_init_array+0x3c>)
 80009a0:	1ba4      	subs	r4, r4, r6
 80009a2:	10a4      	asrs	r4, r4, #2
 80009a4:	42a5      	cmp	r5, r4
 80009a6:	d109      	bne.n	80009bc <__libc_init_array+0x24>
 80009a8:	f000 f81a 	bl	80009e0 <_init>
 80009ac:	2500      	movs	r5, #0
 80009ae:	4e0a      	ldr	r6, [pc, #40]	; (80009d8 <__libc_init_array+0x40>)
 80009b0:	4c0a      	ldr	r4, [pc, #40]	; (80009dc <__libc_init_array+0x44>)
 80009b2:	1ba4      	subs	r4, r4, r6
 80009b4:	10a4      	asrs	r4, r4, #2
 80009b6:	42a5      	cmp	r5, r4
 80009b8:	d105      	bne.n	80009c6 <__libc_init_array+0x2e>
 80009ba:	bd70      	pop	{r4, r5, r6, pc}
 80009bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009c0:	4798      	blx	r3
 80009c2:	3501      	adds	r5, #1
 80009c4:	e7ee      	b.n	80009a4 <__libc_init_array+0xc>
 80009c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009ca:	4798      	blx	r3
 80009cc:	3501      	adds	r5, #1
 80009ce:	e7f2      	b.n	80009b6 <__libc_init_array+0x1e>
 80009d0:	080009f8 	.word	0x080009f8
 80009d4:	080009f8 	.word	0x080009f8
 80009d8:	080009f8 	.word	0x080009f8
 80009dc:	080009fc 	.word	0x080009fc

080009e0 <_init>:
 80009e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009e2:	bf00      	nop
 80009e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009e6:	bc08      	pop	{r3}
 80009e8:	469e      	mov	lr, r3
 80009ea:	4770      	bx	lr

080009ec <_fini>:
 80009ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009ee:	bf00      	nop
 80009f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009f2:	bc08      	pop	{r3}
 80009f4:	469e      	mov	lr, r3
 80009f6:	4770      	bx	lr
