// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_IO_L2_in_3_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_C_IO_L2_in_3_x120_dout,
        fifo_C_C_IO_L2_in_3_x120_empty_n,
        fifo_C_C_IO_L2_in_3_x120_read,
        fifo_C_C_IO_L2_in_4_x121_din,
        fifo_C_C_IO_L2_in_4_x121_full_n,
        fifo_C_C_IO_L2_in_4_x121_write,
        fifo_C_PE_0_3_x1116_din,
        fifo_C_PE_0_3_x1116_full_n,
        fifo_C_PE_0_3_x1116_write
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_pp0_stage0 = 28'd2048;
parameter    ap_ST_fsm_state15 = 28'd4096;
parameter    ap_ST_fsm_state16 = 28'd8192;
parameter    ap_ST_fsm_state17 = 28'd16384;
parameter    ap_ST_fsm_state18 = 28'd32768;
parameter    ap_ST_fsm_state19 = 28'd65536;
parameter    ap_ST_fsm_state20 = 28'd131072;
parameter    ap_ST_fsm_state21 = 28'd262144;
parameter    ap_ST_fsm_state22 = 28'd524288;
parameter    ap_ST_fsm_state23 = 28'd1048576;
parameter    ap_ST_fsm_pp1_stage0 = 28'd2097152;
parameter    ap_ST_fsm_state27 = 28'd4194304;
parameter    ap_ST_fsm_state28 = 28'd8388608;
parameter    ap_ST_fsm_state29 = 28'd16777216;
parameter    ap_ST_fsm_state30 = 28'd33554432;
parameter    ap_ST_fsm_pp2_stage0 = 28'd67108864;
parameter    ap_ST_fsm_state34 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_C_C_IO_L2_in_3_x120_dout;
input   fifo_C_C_IO_L2_in_3_x120_empty_n;
output   fifo_C_C_IO_L2_in_3_x120_read;
output  [511:0] fifo_C_C_IO_L2_in_4_x121_din;
input   fifo_C_C_IO_L2_in_4_x121_full_n;
output   fifo_C_C_IO_L2_in_4_x121_write;
output  [255:0] fifo_C_PE_0_3_x1116_din;
input   fifo_C_PE_0_3_x1116_full_n;
output   fifo_C_PE_0_3_x1116_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_C_IO_L2_in_3_x120_read;
reg fifo_C_C_IO_L2_in_4_x121_write;
reg[255:0] fifo_C_PE_0_3_x1116_din;
reg fifo_C_PE_0_3_x1116_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_C_IO_L2_in_3_x120_blk_n;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state19;
reg    fifo_C_C_IO_L2_in_4_x121_blk_n;
reg    fifo_C_PE_0_3_x1116_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln878_19_reg_2147;
reg   [0:0] icmp_ln878_19_reg_2147_pp0_iter1_reg;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln878_18_reg_2258;
reg   [0:0] icmp_ln878_18_reg_2258_pp1_iter1_reg;
reg    ap_enable_reg_pp2_iter2;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln878_17_reg_2345;
reg   [0:0] icmp_ln878_17_reg_2345_pp2_iter1_reg;
reg   [5:0] indvar_flatten_reg_574;
reg   [1:0] n_V_10_reg_585;
reg   [511:0] p_Val2_s_reg_596;
reg   [5:0] indvar_flatten72_reg_661;
reg   [1:0] n_V_9_reg_672;
reg   [511:0] p_Val2_21_reg_683;
reg   [5:0] indvar_flatten153_reg_749;
reg   [1:0] n_V_reg_760;
reg   [511:0] p_Val2_22_reg_771;
wire   [511:0] local_C_ping_V_q0;
reg   [511:0] reg_780;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state30;
wire   [4:0] add_ln890_255_fu_786_p2;
reg   [4:0] add_ln890_255_reg_1941;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln890317_fu_798_p2;
reg   [0:0] icmp_ln890317_reg_1949;
wire   [0:0] icmp_ln890_fu_792_p2;
wire   [2:0] select_ln17592_fu_804_p3;
reg   [2:0] select_ln17592_reg_1954;
wire   [0:0] or_ln17592_fu_812_p2;
reg   [0:0] or_ln17592_reg_1959;
wire   [0:0] and_ln17592_fu_824_p2;
reg   [0:0] and_ln17592_reg_1963;
wire   [5:0] add_i_i780_cast_fu_838_p2;
reg   [5:0] add_i_i780_cast_reg_1967;
wire   [0:0] icmp_ln17604_fu_861_p2;
reg   [0:0] icmp_ln17604_reg_1979;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_489_fu_844_p3;
wire   [0:0] icmp_ln886_7_fu_856_p2;
wire   [3:0] add_ln691_1246_fu_867_p2;
reg   [3:0] add_ln691_1246_reg_1983;
wire    ap_CS_fsm_state4;
wire   [3:0] add_ln691_1244_fu_879_p2;
reg   [3:0] add_ln691_1244_reg_1991;
wire   [6:0] tmp_540_cast_fu_889_p3;
reg   [6:0] tmp_540_cast_reg_1996;
wire   [3:0] c3_39_fu_903_p2;
wire   [0:0] icmp_ln890_1306_fu_897_p2;
wire   [0:0] icmp_ln890_1307_fu_873_p2;
wire   [4:0] add_ln691_1247_fu_909_p2;
reg   [4:0] add_ln691_1247_reg_2009;
wire    ap_CS_fsm_state5;
wire   [4:0] add_ln691_1245_fu_921_p2;
reg   [4:0] add_ln691_1245_reg_2017;
wire    ap_CS_fsm_state7;
reg   [6:0] local_C_pong_V_addr_reg_2022;
wire   [16:0] add_ln17639_fu_947_p2;
reg   [16:0] add_ln17639_reg_2030;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln890_1311_fu_963_p2;
reg   [0:0] icmp_ln890_1311_reg_2038;
wire   [0:0] icmp_ln17639_fu_957_p2;
wire   [0:0] or_ln17645_fu_999_p2;
reg   [0:0] or_ln17645_reg_2043;
wire   [3:0] select_ln17646_fu_1061_p3;
reg   [3:0] select_ln17646_reg_2048;
wire   [0:0] select_ln17646_1_fu_1073_p3;
reg   [0:0] select_ln17646_1_reg_2054;
wire   [5:0] select_ln890_452_fu_1081_p3;
reg   [5:0] select_ln890_452_reg_2059;
wire   [3:0] select_ln17646_2_fu_1117_p3;
reg   [3:0] select_ln17646_2_reg_2064;
wire   [16:0] add_ln17712_fu_1125_p2;
reg   [16:0] add_ln17712_reg_2069;
wire   [0:0] icmp_ln890_1308_fu_1141_p2;
reg   [0:0] icmp_ln890_1308_reg_2077;
wire   [0:0] icmp_ln17712_fu_1135_p2;
wire   [0:0] or_ln17718_fu_1177_p2;
reg   [0:0] or_ln17718_reg_2082;
wire   [3:0] select_ln17719_fu_1239_p3;
reg   [3:0] select_ln17719_reg_2087;
wire   [0:0] select_ln17719_1_fu_1251_p3;
reg   [0:0] select_ln17719_1_reg_2093;
wire   [5:0] select_ln890_451_fu_1259_p3;
reg   [5:0] select_ln890_451_reg_2098;
wire   [3:0] select_ln17719_2_fu_1295_p3;
reg   [3:0] select_ln17719_2_reg_2103;
wire   [0:0] arb_fu_1309_p2;
wire   [2:0] add_ln691_1235_fu_1314_p2;
wire    ap_CS_fsm_state10;
reg   [0:0] data_split_V_18_addr_reg_2123;
wire   [5:0] add_ln890_261_fu_1332_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state12_pp0_stage0_iter0;
wire    ap_block_state13_pp0_stage0_iter1;
reg    ap_block_state14_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln890_1317_fu_1338_p2;
reg   [0:0] icmp_ln890_1317_reg_2133;
wire   [511:0] zext_ln1497_10_fu_1386_p1;
wire   [1:0] add_ln691_1239_fu_1390_p2;
reg   [1:0] add_ln691_1239_reg_2142;
wire   [0:0] icmp_ln878_19_fu_1396_p2;
wire   [3:0] add_ln691_1238_fu_1402_p2;
wire    ap_CS_fsm_state15;
wire   [9:0] select_ln890_455_fu_1413_p3;
wire   [10:0] select_ln890_456_fu_1426_p3;
wire   [0:0] icmp_ln17677_fu_1450_p2;
reg   [0:0] icmp_ln17677_reg_2172;
wire    ap_CS_fsm_state16;
wire   [0:0] tmp_488_fu_1433_p3;
wire   [0:0] icmp_ln886_fu_1445_p2;
wire   [3:0] add_ln691_1242_fu_1456_p2;
reg   [3:0] add_ln691_1242_reg_2176;
wire    ap_CS_fsm_state17;
wire   [3:0] add_ln691_1240_fu_1468_p2;
reg   [3:0] add_ln691_1240_reg_2184;
wire   [6:0] tmp_535_cast_fu_1478_p3;
reg   [6:0] tmp_535_cast_reg_2189;
wire   [3:0] c3_38_fu_1492_p2;
wire   [0:0] icmp_ln890_1304_fu_1486_p2;
wire   [0:0] icmp_ln890_1305_fu_1462_p2;
wire   [4:0] add_ln691_1243_fu_1498_p2;
reg   [4:0] add_ln691_1243_reg_2202;
wire    ap_CS_fsm_state18;
wire   [4:0] add_ln691_1241_fu_1510_p2;
reg   [4:0] add_ln691_1241_reg_2210;
wire    ap_CS_fsm_state20;
reg   [6:0] local_C_ping_V_addr_17_reg_2215;
wire    ap_CS_fsm_state22;
wire   [511:0] local_C_pong_V_q0;
reg   [511:0] in_data_V_43_reg_2228;
wire    ap_CS_fsm_state23;
reg   [0:0] data_split_V_17_addr_reg_2234;
wire   [5:0] add_ln890_260_fu_1549_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state24_pp1_stage0_iter0;
wire    ap_block_state25_pp1_stage0_iter1;
reg    ap_block_state26_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln890_1314_fu_1555_p2;
reg   [0:0] icmp_ln890_1314_reg_2244;
wire   [511:0] zext_ln1497_9_fu_1602_p1;
wire   [1:0] add_ln691_1237_fu_1606_p2;
reg   [1:0] add_ln691_1237_reg_2253;
wire   [0:0] icmp_ln878_18_fu_1612_p2;
wire   [3:0] add_ln691_1236_fu_1618_p2;
wire    ap_CS_fsm_state27;
wire   [9:0] select_ln890_453_fu_1629_p3;
wire   [10:0] select_ln890_454_fu_1642_p3;
wire   [16:0] add_ln17755_fu_1649_p2;
reg   [16:0] add_ln17755_reg_2277;
wire    ap_CS_fsm_state28;
wire   [0:0] icmp_ln890_1300_fu_1665_p2;
reg   [0:0] icmp_ln890_1300_reg_2285;
wire   [0:0] icmp_ln17755_fu_1659_p2;
wire   [0:0] or_ln17761_fu_1701_p2;
reg   [0:0] or_ln17761_reg_2290;
wire   [3:0] select_ln17762_fu_1763_p3;
reg   [3:0] select_ln17762_reg_2295;
wire   [0:0] select_ln17762_1_fu_1775_p3;
reg   [0:0] select_ln17762_1_reg_2301;
wire   [5:0] select_ln890_fu_1783_p3;
reg   [5:0] select_ln890_reg_2306;
wire   [3:0] select_ln17762_2_fu_1819_p3;
reg   [3:0] select_ln17762_2_reg_2311;
wire    ap_CS_fsm_state29;
reg   [0:0] data_split_V_addr156_reg_2321;
wire   [5:0] add_ln890_254_fu_1840_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state31_pp2_stage0_iter0;
wire    ap_block_state32_pp2_stage0_iter1;
reg    ap_block_state33_pp2_stage0_iter2;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln890_1303_fu_1846_p2;
reg   [0:0] icmp_ln890_1303_reg_2331;
wire   [511:0] zext_ln1497_fu_1894_p1;
wire   [1:0] add_ln691_1232_fu_1898_p2;
reg   [1:0] add_ln691_1232_reg_2340;
wire   [0:0] icmp_ln878_17_fu_1904_p2;
wire   [3:0] add_ln691_1231_fu_1910_p2;
wire    ap_CS_fsm_state34;
wire   [9:0] select_ln890_449_fu_1921_p3;
wire   [10:0] select_ln890_450_fu_1934_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state12;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state24;
reg    ap_enable_reg_pp1_iter1;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state31;
reg    ap_enable_reg_pp2_iter1;
reg   [6:0] local_C_ping_V_address0;
reg    local_C_ping_V_ce0;
reg    local_C_ping_V_ce1;
reg    local_C_ping_V_we1;
wire   [6:0] local_C_pong_V_address0;
reg    local_C_pong_V_ce0;
reg    local_C_pong_V_ce1;
reg    local_C_pong_V_we1;
wire   [0:0] data_split_V_18_address0;
reg    data_split_V_18_ce0;
reg    data_split_V_18_we0;
wire   [255:0] data_split_V_18_d0;
reg    data_split_V_18_ce1;
wire   [255:0] data_split_V_18_q1;
wire   [0:0] data_split_V_17_address0;
reg    data_split_V_17_ce0;
reg    data_split_V_17_we0;
wire   [255:0] data_split_V_17_d0;
reg    data_split_V_17_ce1;
wire   [255:0] data_split_V_17_q1;
wire   [0:0] data_split_V_address0;
reg    data_split_V_ce0;
reg    data_split_V_we0;
wire   [255:0] data_split_V_d0;
reg    data_split_V_ce1;
wire   [255:0] data_split_V_q1;
reg   [4:0] indvar_flatten141_reg_357;
reg    ap_block_state1;
reg   [2:0] c1_V_reg_368;
reg   [0:0] intra_trans_en_reg_379;
reg   [0:0] arb_9_reg_392;
reg   [3:0] c3_37_reg_404;
reg   [3:0] c4_V_37_reg_416;
wire   [0:0] icmp_ln890_1319_fu_915_p2;
reg   [3:0] c4_V_36_reg_427;
wire   [0:0] icmp_ln890_1318_fu_941_p2;
reg   [4:0] c5_V_85_reg_438;
reg    ap_block_state6;
reg   [4:0] c5_V_84_reg_449;
reg   [16:0] indvar_flatten60_reg_460;
reg   [10:0] indvar_flatten30_reg_471;
reg   [9:0] indvar_flatten8_reg_483;
reg   [5:0] c6_V_144_reg_495;
reg   [3:0] c7_V_82_reg_506;
reg   [16:0] indvar_flatten133_reg_517;
reg   [10:0] indvar_flatten103_reg_528;
reg   [9:0] indvar_flatten81_reg_540;
reg   [5:0] c6_V_143_reg_552;
reg   [3:0] c7_V_81_reg_563;
reg   [1:0] ap_phi_mux_n_V_10_phi_fu_589_p4;
reg   [3:0] c3_reg_605;
reg   [3:0] c4_V_35_reg_617;
wire   [0:0] icmp_ln890_1316_fu_1504_p2;
reg   [3:0] c4_V_reg_628;
wire   [0:0] icmp_ln890_1315_fu_1530_p2;
reg   [4:0] c5_V_83_reg_639;
reg    ap_block_state19;
reg   [4:0] c5_V_reg_650;
reg   [1:0] ap_phi_mux_n_V_9_phi_fu_676_p4;
reg   [16:0] indvar_flatten214_reg_692;
reg   [10:0] indvar_flatten184_reg_703;
reg   [9:0] indvar_flatten162_reg_715;
reg   [5:0] c6_V_reg_727;
reg   [3:0] c7_V_reg_738;
reg   [1:0] ap_phi_mux_n_V_phi_fu_764_p4;
wire   [63:0] zext_ln17614_1_fu_936_p1;
wire   [63:0] tmp_36_fu_1319_p4;
wire   [63:0] zext_ln890_82_fu_1328_p1;
wire   [63:0] zext_ln878_10_fu_1366_p1;
wire   [63:0] zext_ln17687_1_fu_1525_p1;
wire   [63:0] tmp_35_fu_1536_p4;
wire   [63:0] zext_ln890_81_fu_1545_p1;
wire   [63:0] zext_ln878_9_fu_1582_p1;
wire   [63:0] tmp_s_fu_1827_p4;
wire   [63:0] zext_ln890_fu_1836_p1;
wire   [63:0] zext_ln878_fu_1874_p1;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp2_stage0_01001;
wire   [0:0] xor_ln17592_fu_818_p2;
wire   [5:0] p_shl_fu_830_p3;
wire   [5:0] zext_ln886_7_fu_852_p1;
wire   [2:0] trunc_ln17614_fu_885_p1;
wire   [6:0] zext_ln17614_fu_927_p1;
wire   [6:0] add_ln17614_fu_931_p2;
wire   [0:0] icmp_ln890_1312_fu_975_p2;
wire   [0:0] xor_ln17639_fu_969_p2;
wire   [0:0] icmp_ln890_1313_fu_987_p2;
wire   [0:0] and_ln17639_1_fu_993_p2;
wire   [0:0] empty_fu_953_p1;
wire   [0:0] xor_ln17645_1_fu_1013_p2;
wire   [0:0] xor_ln17645_fu_1025_p2;
wire   [0:0] and_ln17639_fu_981_p2;
wire   [0:0] or_ln17645_1_fu_1031_p2;
wire   [5:0] select_ln17645_fu_1005_p3;
wire   [0:0] and_ln17645_fu_1037_p2;
wire   [0:0] or_ln17646_fu_1049_p2;
wire   [0:0] or_ln17646_1_fu_1055_p2;
wire   [5:0] add_ln691_1234_fu_1043_p2;
wire   [0:0] empty_2497_fu_1069_p1;
wire   [0:0] and_ln17645_1_fu_1019_p2;
wire   [3:0] tmp_493_fu_1099_p4;
wire   [3:0] tmp_492_fu_1089_p4;
wire   [3:0] select_ln17645_1_fu_1109_p3;
wire   [0:0] icmp_ln890_1309_fu_1153_p2;
wire   [0:0] xor_ln17712_fu_1147_p2;
wire   [0:0] icmp_ln890_1310_fu_1165_p2;
wire   [0:0] and_ln17712_1_fu_1171_p2;
wire   [0:0] empty_2498_fu_1131_p1;
wire   [0:0] xor_ln17718_1_fu_1191_p2;
wire   [0:0] xor_ln17718_fu_1203_p2;
wire   [0:0] and_ln17712_fu_1159_p2;
wire   [0:0] or_ln17718_1_fu_1209_p2;
wire   [5:0] select_ln17718_fu_1183_p3;
wire   [0:0] and_ln17718_fu_1215_p2;
wire   [0:0] or_ln17719_fu_1227_p2;
wire   [0:0] or_ln17719_1_fu_1233_p2;
wire   [5:0] add_ln691_1233_fu_1221_p2;
wire   [0:0] empty_2499_fu_1247_p1;
wire   [0:0] and_ln17718_1_fu_1197_p2;
wire   [3:0] tmp_491_fu_1277_p4;
wire   [3:0] tmp_490_fu_1267_p4;
wire   [3:0] select_ln17718_1_fu_1287_p3;
wire   [0:0] xor_ln17745_fu_1303_p2;
wire   [0:0] icmp_ln878_21_fu_1344_p2;
wire   [1:0] select_ln17650_fu_1350_p3;
wire   [511:0] select_ln17650_1_fu_1358_p3;
wire   [255:0] r_fu_1376_p4;
wire   [9:0] add_ln890_258_fu_1407_p2;
wire   [10:0] add_ln890_259_fu_1420_p2;
wire   [5:0] zext_ln886_fu_1441_p1;
wire   [2:0] trunc_ln17687_fu_1474_p1;
wire   [6:0] zext_ln17687_fu_1516_p1;
wire   [6:0] add_ln17687_fu_1520_p2;
wire   [0:0] icmp_ln878_20_fu_1561_p2;
wire   [1:0] select_ln17723_fu_1567_p3;
wire   [511:0] select_ln17723_1_fu_1575_p3;
wire   [255:0] r_16_fu_1592_p4;
wire   [9:0] add_ln890_256_fu_1623_p2;
wire   [10:0] add_ln890_257_fu_1636_p2;
wire   [0:0] icmp_ln890_1301_fu_1677_p2;
wire   [0:0] xor_ln17755_fu_1671_p2;
wire   [0:0] icmp_ln890_1302_fu_1689_p2;
wire   [0:0] and_ln17755_1_fu_1695_p2;
wire   [0:0] empty_2500_fu_1655_p1;
wire   [0:0] xor_ln17761_1_fu_1715_p2;
wire   [0:0] xor_ln17761_fu_1727_p2;
wire   [0:0] and_ln17755_fu_1683_p2;
wire   [0:0] or_ln17761_1_fu_1733_p2;
wire   [5:0] select_ln17761_fu_1707_p3;
wire   [0:0] and_ln17761_fu_1739_p2;
wire   [0:0] or_ln17762_fu_1751_p2;
wire   [0:0] or_ln17762_1_fu_1757_p2;
wire   [5:0] add_ln691_fu_1745_p2;
wire   [0:0] empty_2501_fu_1771_p1;
wire   [0:0] and_ln17761_1_fu_1721_p2;
wire   [3:0] tmp_487_fu_1801_p4;
wire   [3:0] tmp_fu_1791_p4;
wire   [3:0] select_ln17761_1_fu_1811_p3;
wire   [0:0] icmp_ln878_fu_1852_p2;
wire   [1:0] select_ln17766_fu_1858_p3;
wire   [511:0] select_ln17766_1_fu_1866_p3;
wire   [255:0] r_17_fu_1884_p4;
wire   [9:0] add_ln890_fu_1915_p2;
wire   [10:0] add_ln890_253_fu_1928_p2;
reg   [27:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 28'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
end

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_ping_V_address0),
    .ce0(local_C_ping_V_ce0),
    .q0(local_C_ping_V_q0),
    .address1(local_C_ping_V_addr_17_reg_2215),
    .ce1(local_C_ping_V_ce1),
    .we1(local_C_ping_V_we1),
    .d1(fifo_C_C_IO_L2_in_3_x120_dout)
);

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_pong_V_address0),
    .ce0(local_C_pong_V_ce0),
    .q0(local_C_pong_V_q0),
    .address1(local_C_pong_V_addr_reg_2022),
    .ce1(local_C_pong_V_ce1),
    .we1(local_C_pong_V_we1),
    .d1(fifo_C_C_IO_L2_in_3_x120_dout)
);

top_A_IO_L2_in_0_x0_data_split_V #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_18_address0),
    .ce0(data_split_V_18_ce0),
    .we0(data_split_V_18_we0),
    .d0(data_split_V_18_d0),
    .address1(data_split_V_18_addr_reg_2123),
    .ce1(data_split_V_18_ce1),
    .q1(data_split_V_18_q1)
);

top_A_IO_L2_in_0_x0_data_split_V #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_17_address0),
    .ce0(data_split_V_17_ce0),
    .we0(data_split_V_17_we0),
    .d0(data_split_V_17_d0),
    .address1(data_split_V_17_addr_reg_2234),
    .ce1(data_split_V_17_ce1),
    .q1(data_split_V_17_q1)
);

top_A_IO_L2_in_0_x0_data_split_V #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_address0),
    .ce0(data_split_V_ce0),
    .we0(data_split_V_we0),
    .d0(data_split_V_d0),
    .address1(data_split_V_addr156_reg_2321),
    .ce1(data_split_V_ce1),
    .q1(data_split_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln17755_fu_1659_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state12) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state12)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state12);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state24) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state24)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state24);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state31) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state31)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state31);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17592_reg_1959 == 1'd0) | ((1'd1 == and_ln17592_reg_1963) & (icmp_ln17712_fu_1135_p2 == 1'd1))) | ((icmp_ln17639_fu_957_p2 == 1'd1) & (1'd0 == and_ln17592_reg_1963))))) begin
        arb_9_reg_392 <= arb_fu_1309_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        arb_9_reg_392 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17592_reg_1959 == 1'd0) | ((1'd1 == and_ln17592_reg_1963) & (icmp_ln17712_fu_1135_p2 == 1'd1))) | ((icmp_ln17639_fu_957_p2 == 1'd1) & (1'd0 == and_ln17592_reg_1963))))) begin
        c1_V_reg_368 <= add_ln691_1235_fu_1314_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c1_V_reg_368 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln17592_fu_824_p2) & (icmp_ln890_fu_792_p2 == 1'd0))) begin
        c3_37_reg_404 <= 4'd3;
    end else if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln890_1307_fu_873_p2 == 1'd1) & (icmp_ln17604_reg_1979 == 1'd0)) | ((icmp_ln890_1306_fu_897_p2 == 1'd1) & (icmp_ln17604_reg_1979 == 1'd1))))) begin
        c3_37_reg_404 <= c3_39_fu_903_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln17592_fu_824_p2) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_792_p2 == 1'd0))) begin
        c3_reg_605 <= 4'd3;
    end else if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln890_1305_fu_1462_p2 == 1'd1) & (icmp_ln17677_reg_2172 == 1'd0)) | ((icmp_ln890_1304_fu_1486_p2 == 1'd1) & (icmp_ln17677_reg_2172 == 1'd1))))) begin
        c3_reg_605 <= c3_38_fu_1492_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1445_p2 == 1'd0) & (tmp_488_fu_1433_p3 == 1'd0) & (icmp_ln17677_fu_1450_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        c4_V_35_reg_617 <= 4'd0;
    end else if (((icmp_ln890_1316_fu_1504_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        c4_V_35_reg_617 <= add_ln691_1242_reg_2176;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln886_7_fu_856_p2 == 1'd0) & (tmp_489_fu_844_p3 == 1'd0) & (icmp_ln17604_fu_861_p2 == 1'd1))) begin
        c4_V_36_reg_427 <= 4'd0;
    end else if (((icmp_ln890_1318_fu_941_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        c4_V_36_reg_427 <= add_ln691_1244_reg_1991;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln886_7_fu_856_p2 == 1'd0) & (tmp_489_fu_844_p3 == 1'd0) & (icmp_ln17604_fu_861_p2 == 1'd0))) begin
        c4_V_37_reg_416 <= 4'd0;
    end else if (((icmp_ln890_1319_fu_915_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c4_V_37_reg_416 <= add_ln691_1246_reg_1983;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1445_p2 == 1'd0) & (tmp_488_fu_1433_p3 == 1'd0) & (icmp_ln17677_fu_1450_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        c4_V_reg_628 <= 4'd0;
    end else if (((icmp_ln890_1315_fu_1530_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        c4_V_reg_628 <= add_ln691_1240_reg_2184;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1305_fu_1462_p2 == 1'd0) & (icmp_ln17677_reg_2172 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        c5_V_83_reg_639 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
        c5_V_83_reg_639 <= add_ln691_1243_reg_2202;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1306_fu_897_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17604_reg_1979 == 1'd1))) begin
        c5_V_84_reg_449 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        c5_V_84_reg_449 <= add_ln691_1245_reg_2017;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1307_fu_873_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17604_reg_1979 == 1'd0))) begin
        c5_V_85_reg_438 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        c5_V_85_reg_438 <= add_ln691_1247_reg_2009;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1304_fu_1486_p2 == 1'd0) & (icmp_ln17677_reg_2172 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        c5_V_reg_650 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
        c5_V_reg_650 <= add_ln691_1241_reg_2210;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((tmp_488_fu_1433_p3 == 1'd1) & (or_ln17592_reg_1959 == 1'd1)) | ((icmp_ln886_fu_1445_p2 == 1'd1) & (or_ln17592_reg_1959 == 1'd1))))) begin
        c6_V_143_reg_552 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        c6_V_143_reg_552 <= select_ln890_451_reg_2098;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_489_fu_844_p3 == 1'd1) & (or_ln17592_reg_1959 == 1'd1)) | ((icmp_ln886_7_fu_856_p2 == 1'd1) & (or_ln17592_reg_1959 == 1'd1))))) begin
        c6_V_144_reg_495 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        c6_V_144_reg_495 <= select_ln890_452_reg_2059;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_792_p2 == 1'd1))) begin
        c6_V_reg_727 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        c6_V_reg_727 <= select_ln890_reg_2306;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((tmp_488_fu_1433_p3 == 1'd1) & (or_ln17592_reg_1959 == 1'd1)) | ((icmp_ln886_fu_1445_p2 == 1'd1) & (or_ln17592_reg_1959 == 1'd1))))) begin
        c7_V_81_reg_563 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        c7_V_81_reg_563 <= add_ln691_1236_fu_1618_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_489_fu_844_p3 == 1'd1) & (or_ln17592_reg_1959 == 1'd1)) | ((icmp_ln886_7_fu_856_p2 == 1'd1) & (or_ln17592_reg_1959 == 1'd1))))) begin
        c7_V_82_reg_506 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        c7_V_82_reg_506 <= add_ln691_1238_fu_1402_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_792_p2 == 1'd1))) begin
        c7_V_reg_738 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        c7_V_reg_738 <= add_ln691_1231_fu_1910_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((tmp_488_fu_1433_p3 == 1'd1) & (or_ln17592_reg_1959 == 1'd1)) | ((icmp_ln886_fu_1445_p2 == 1'd1) & (or_ln17592_reg_1959 == 1'd1))))) begin
        indvar_flatten103_reg_528 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        indvar_flatten103_reg_528 <= select_ln890_454_fu_1642_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((tmp_488_fu_1433_p3 == 1'd1) & (or_ln17592_reg_1959 == 1'd1)) | ((icmp_ln886_fu_1445_p2 == 1'd1) & (or_ln17592_reg_1959 == 1'd1))))) begin
        indvar_flatten133_reg_517 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        indvar_flatten133_reg_517 <= add_ln17712_reg_2069;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17592_reg_1959 == 1'd0) | ((1'd1 == and_ln17592_reg_1963) & (icmp_ln17712_fu_1135_p2 == 1'd1))) | ((icmp_ln17639_fu_957_p2 == 1'd1) & (1'd0 == and_ln17592_reg_1963))))) begin
        indvar_flatten141_reg_357 <= add_ln890_255_reg_1941;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten141_reg_357 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1303_fu_1846_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten153_reg_749 <= add_ln890_254_fu_1840_p2;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        indvar_flatten153_reg_749 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_792_p2 == 1'd1))) begin
        indvar_flatten162_reg_715 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        indvar_flatten162_reg_715 <= select_ln890_449_fu_1921_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_792_p2 == 1'd1))) begin
        indvar_flatten184_reg_703 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        indvar_flatten184_reg_703 <= select_ln890_450_fu_1934_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_792_p2 == 1'd1))) begin
        indvar_flatten214_reg_692 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        indvar_flatten214_reg_692 <= add_ln17755_reg_2277;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_489_fu_844_p3 == 1'd1) & (or_ln17592_reg_1959 == 1'd1)) | ((icmp_ln886_7_fu_856_p2 == 1'd1) & (or_ln17592_reg_1959 == 1'd1))))) begin
        indvar_flatten30_reg_471 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        indvar_flatten30_reg_471 <= select_ln890_456_fu_1426_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_489_fu_844_p3 == 1'd1) & (or_ln17592_reg_1959 == 1'd1)) | ((icmp_ln886_7_fu_856_p2 == 1'd1) & (or_ln17592_reg_1959 == 1'd1))))) begin
        indvar_flatten60_reg_460 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        indvar_flatten60_reg_460 <= add_ln17639_reg_2030;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1314_fu_1555_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten72_reg_661 <= add_ln890_260_fu_1549_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        indvar_flatten72_reg_661 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((tmp_488_fu_1433_p3 == 1'd1) & (or_ln17592_reg_1959 == 1'd1)) | ((icmp_ln886_fu_1445_p2 == 1'd1) & (or_ln17592_reg_1959 == 1'd1))))) begin
        indvar_flatten81_reg_540 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        indvar_flatten81_reg_540 <= select_ln890_453_fu_1629_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_489_fu_844_p3 == 1'd1) & (or_ln17592_reg_1959 == 1'd1)) | ((icmp_ln886_7_fu_856_p2 == 1'd1) & (or_ln17592_reg_1959 == 1'd1))))) begin
        indvar_flatten8_reg_483 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        indvar_flatten8_reg_483 <= select_ln890_455_fu_1413_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1317_fu_1338_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_574 <= add_ln890_261_fu_1332_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indvar_flatten_reg_574 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17592_reg_1959 == 1'd0) | ((1'd1 == and_ln17592_reg_1963) & (icmp_ln17712_fu_1135_p2 == 1'd1))) | ((icmp_ln17639_fu_957_p2 == 1'd1) & (1'd0 == and_ln17592_reg_1963))))) begin
        intra_trans_en_reg_379 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_379 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln890_1317_reg_2133 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_V_10_reg_585 <= add_ln691_1239_reg_2142;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        n_V_10_reg_585 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln890_1314_reg_2244 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        n_V_9_reg_672 <= add_ln691_1237_reg_2253;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        n_V_9_reg_672 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln890_1303_reg_2331 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        n_V_reg_760 <= add_ln691_1232_reg_2340;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        n_V_reg_760 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1314_fu_1555_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_Val2_21_reg_683 <= zext_ln1497_9_fu_1602_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_21_reg_683 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1303_fu_1846_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        p_Val2_22_reg_771 <= zext_ln1497_fu_1894_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        p_Val2_22_reg_771 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1317_fu_1338_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_s_reg_596 <= zext_ln1497_10_fu_1386_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Val2_s_reg_596 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_792_p2 == 1'd0))) begin
        add_i_i780_cast_reg_1967[5 : 3] <= add_i_i780_cast_fu_838_p2[5 : 3];
        and_ln17592_reg_1963 <= and_ln17592_fu_824_p2;
        icmp_ln890317_reg_1949 <= icmp_ln890317_fu_798_p2;
        or_ln17592_reg_1959 <= or_ln17592_fu_812_p2;
        select_ln17592_reg_1954 <= select_ln17592_fu_804_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (or_ln17592_reg_1959 == 1'd1) & (1'd0 == and_ln17592_reg_1963))) begin
        add_ln17639_reg_2030 <= add_ln17639_fu_947_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln17592_reg_1963) & (1'b1 == ap_CS_fsm_state9) & (or_ln17592_reg_1959 == 1'd1))) begin
        add_ln17712_reg_2069 <= add_ln17712_fu_1125_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln17755_reg_2277 <= add_ln17755_fu_1649_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1303_fu_1846_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        add_ln691_1232_reg_2340 <= add_ln691_1232_fu_1898_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1314_fu_1555_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln691_1237_reg_2253 <= add_ln691_1237_fu_1606_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1317_fu_1338_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln691_1239_reg_2142 <= add_ln691_1239_fu_1390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17677_reg_2172 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        add_ln691_1240_reg_2184 <= add_ln691_1240_fu_1468_p2;
        tmp_535_cast_reg_2189[6 : 4] <= tmp_535_cast_fu_1478_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln691_1241_reg_2210 <= add_ln691_1241_fu_1510_p2;
        local_C_ping_V_addr_17_reg_2215 <= zext_ln17687_1_fu_1525_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17677_reg_2172 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        add_ln691_1242_reg_2176 <= add_ln691_1242_fu_1456_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln691_1243_reg_2202 <= add_ln691_1243_fu_1498_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17604_reg_1979 == 1'd1))) begin
        add_ln691_1244_reg_1991 <= add_ln691_1244_fu_879_p2;
        tmp_540_cast_reg_1996[6 : 4] <= tmp_540_cast_fu_889_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln691_1245_reg_2017 <= add_ln691_1245_fu_921_p2;
        local_C_pong_V_addr_reg_2022 <= zext_ln17614_1_fu_936_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17604_reg_1979 == 1'd0))) begin
        add_ln691_1246_reg_1983 <= add_ln691_1246_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_1247_reg_2009 <= add_ln691_1247_fu_909_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln890_255_reg_1941 <= add_ln890_255_fu_786_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        data_split_V_17_addr_reg_2234 <= zext_ln890_81_fu_1545_p1;
        in_data_V_43_reg_2228 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        data_split_V_18_addr_reg_2123 <= zext_ln890_82_fu_1328_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        data_split_V_addr156_reg_2321 <= zext_ln890_fu_1836_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln886_7_fu_856_p2 == 1'd0) & (tmp_489_fu_844_p3 == 1'd0))) begin
        icmp_ln17604_reg_1979 <= icmp_ln17604_fu_861_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1445_p2 == 1'd0) & (tmp_488_fu_1433_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln17677_reg_2172 <= icmp_ln17677_fu_1450_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1303_fu_1846_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln878_17_reg_2345 <= icmp_ln878_17_fu_1904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln878_17_reg_2345_pp2_iter1_reg <= icmp_ln878_17_reg_2345;
        icmp_ln890_1303_reg_2331 <= icmp_ln890_1303_fu_1846_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1314_fu_1555_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln878_18_reg_2258 <= icmp_ln878_18_fu_1612_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln878_18_reg_2258_pp1_iter1_reg <= icmp_ln878_18_reg_2258;
        icmp_ln890_1314_reg_2244 <= icmp_ln890_1314_fu_1555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1317_fu_1338_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln878_19_reg_2147 <= icmp_ln878_19_fu_1396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln878_19_reg_2147_pp0_iter1_reg <= icmp_ln878_19_reg_2147;
        icmp_ln890_1317_reg_2133 <= icmp_ln890_1317_fu_1338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17755_fu_1659_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        icmp_ln890_1300_reg_2285 <= icmp_ln890_1300_fu_1665_p2;
        or_ln17761_reg_2290 <= or_ln17761_fu_1701_p2;
        select_ln17762_1_reg_2301 <= select_ln17762_1_fu_1775_p3;
        select_ln17762_2_reg_2311 <= select_ln17762_2_fu_1819_p3;
        select_ln17762_reg_2295 <= select_ln17762_fu_1763_p3;
        select_ln890_reg_2306 <= select_ln890_fu_1783_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln17592_reg_1963) & (icmp_ln17712_fu_1135_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17592_reg_1959 == 1'd1))) begin
        icmp_ln890_1308_reg_2077 <= icmp_ln890_1308_fu_1141_p2;
        or_ln17718_reg_2082 <= or_ln17718_fu_1177_p2;
        select_ln17719_1_reg_2093 <= select_ln17719_1_fu_1251_p3;
        select_ln17719_2_reg_2103 <= select_ln17719_2_fu_1295_p3;
        select_ln17719_reg_2087 <= select_ln17719_fu_1239_p3;
        select_ln890_451_reg_2098 <= select_ln890_451_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17639_fu_957_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17592_reg_1959 == 1'd1) & (1'd0 == and_ln17592_reg_1963))) begin
        icmp_ln890_1311_reg_2038 <= icmp_ln890_1311_fu_963_p2;
        or_ln17645_reg_2043 <= or_ln17645_fu_999_p2;
        select_ln17646_1_reg_2054 <= select_ln17646_1_fu_1073_p3;
        select_ln17646_2_reg_2064 <= select_ln17646_2_fu_1117_p3;
        select_ln17646_reg_2048 <= select_ln17646_fu_1061_p3;
        select_ln890_452_reg_2059 <= select_ln890_452_fu_1081_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_780 <= local_C_ping_V_q0;
    end
end

always @ (*) begin
    if ((icmp_ln890_1317_fu_1338_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_1314_fu_1555_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state24 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state24 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_1303_fu_1846_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state31 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state31 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln17755_fu_1659_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln890_1317_reg_2133 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_n_V_10_phi_fu_589_p4 = add_ln691_1239_reg_2142;
    end else begin
        ap_phi_mux_n_V_10_phi_fu_589_p4 = n_V_10_reg_585;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln890_1314_reg_2244 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_n_V_9_phi_fu_676_p4 = add_ln691_1237_reg_2253;
    end else begin
        ap_phi_mux_n_V_9_phi_fu_676_p4 = n_V_9_reg_672;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln890_1303_reg_2331 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_n_V_phi_fu_764_p4 = add_ln691_1232_reg_2340;
    end else begin
        ap_phi_mux_n_V_phi_fu_764_p4 = n_V_reg_760;
    end
end

always @ (*) begin
    if (((icmp_ln17755_fu_1659_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_split_V_17_ce0 = 1'b1;
    end else begin
        data_split_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_split_V_17_ce1 = 1'b1;
    end else begin
        data_split_V_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1314_fu_1555_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_split_V_17_we0 = 1'b1;
    end else begin
        data_split_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_split_V_18_ce0 = 1'b1;
    end else begin
        data_split_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_split_V_18_ce1 = 1'b1;
    end else begin
        data_split_V_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1317_fu_1338_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_split_V_18_we0 = 1'b1;
    end else begin
        data_split_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        data_split_V_ce0 = 1'b1;
    end else begin
        data_split_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        data_split_V_ce1 = 1'b1;
    end else begin
        data_split_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1303_fu_1846_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        data_split_V_we0 = 1'b1;
    end else begin
        data_split_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state8))) begin
        fifo_C_C_IO_L2_in_3_x120_blk_n = fifo_C_C_IO_L2_in_3_x120_empty_n;
    end else begin
        fifo_C_C_IO_L2_in_3_x120_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state21)) | ((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | (~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | (~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_C_C_IO_L2_in_3_x120_read = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_3_x120_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state6))) begin
        fifo_C_C_IO_L2_in_4_x121_blk_n = fifo_C_C_IO_L2_in_4_x121_full_n;
    end else begin
        fifo_C_C_IO_L2_in_4_x121_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | (~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_C_C_IO_L2_in_4_x121_write = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_4_x121_write = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln878_19_reg_2147_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln878_17_reg_2345_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (icmp_ln878_18_reg_2258_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        fifo_C_PE_0_3_x1116_blk_n = fifo_C_PE_0_3_x1116_full_n;
    end else begin
        fifo_C_PE_0_3_x1116_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_01001) & (icmp_ln878_17_reg_2345_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        fifo_C_PE_0_3_x1116_din = data_split_V_q1;
    end else if (((1'b0 == ap_block_pp1_stage0_01001) & (icmp_ln878_18_reg_2258_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        fifo_C_PE_0_3_x1116_din = data_split_V_17_q1;
    end else if (((icmp_ln878_19_reg_2147_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        fifo_C_PE_0_3_x1116_din = data_split_V_18_q1;
    end else begin
        fifo_C_PE_0_3_x1116_din = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_19_reg_2147_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln878_17_reg_2345_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln878_18_reg_2258_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        fifo_C_PE_0_3_x1116_write = 1'b1;
    end else begin
        fifo_C_PE_0_3_x1116_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        local_C_ping_V_address0 = tmp_s_fu_1827_p4;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        local_C_ping_V_address0 = tmp_36_fu_1319_p4;
    end else begin
        local_C_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state10))) begin
        local_C_ping_V_ce0 = 1'b1;
    end else begin
        local_C_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
        local_C_ping_V_ce1 = 1'b1;
    end else begin
        local_C_ping_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
        local_C_ping_V_we1 = 1'b1;
    end else begin
        local_C_ping_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        local_C_pong_V_ce0 = 1'b1;
    end else begin
        local_C_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        local_C_pong_V_ce1 = 1'b1;
    end else begin
        local_C_pong_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        local_C_pong_V_we1 = 1'b1;
    end else begin
        local_C_pong_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_792_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((1'd1 == and_ln17592_fu_824_p2) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_792_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln886_7_fu_856_p2 == 1'd1) | (tmp_489_fu_844_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln890_1307_fu_873_p2 == 1'd1) & (icmp_ln17604_reg_1979 == 1'd0)) | ((icmp_ln890_1306_fu_897_p2 == 1'd1) & (icmp_ln17604_reg_1979 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln890_1306_fu_897_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17604_reg_1979 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln890_1319_fu_915_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln890_1318_fu_941_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17592_reg_1959 == 1'd0) | ((1'd1 == and_ln17592_reg_1963) & (icmp_ln17712_fu_1135_p2 == 1'd1))) | ((icmp_ln17639_fu_957_p2 == 1'd1) & (1'd0 == and_ln17592_reg_1963))))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((1'd1 == and_ln17592_reg_1963) & (icmp_ln17712_fu_1135_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17592_reg_1959 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln890_1317_fu_1338_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln890_1317_fu_1338_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & ((icmp_ln886_fu_1445_p2 == 1'd1) | (tmp_488_fu_1433_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln890_1305_fu_1462_p2 == 1'd1) & (icmp_ln17677_reg_2172 == 1'd0)) | ((icmp_ln890_1304_fu_1486_p2 == 1'd1) & (icmp_ln17677_reg_2172 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((icmp_ln890_1304_fu_1486_p2 == 1'd0) & (icmp_ln17677_reg_2172 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln890_1316_fu_1504_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln890_1315_fu_1530_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln890_1314_fu_1555_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln890_1314_fu_1555_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln17755_fu_1659_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln890_1303_fu_1846_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln890_1303_fu_1846_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i780_cast_fu_838_p2 = ($signed(6'd41) - $signed(p_shl_fu_830_p3));

assign add_ln17614_fu_931_p2 = (tmp_540_cast_reg_1996 + zext_ln17614_fu_927_p1);

assign add_ln17639_fu_947_p2 = (indvar_flatten60_reg_460 + 17'd1);

assign add_ln17687_fu_1520_p2 = (tmp_535_cast_reg_2189 + zext_ln17687_fu_1516_p1);

assign add_ln17712_fu_1125_p2 = (indvar_flatten133_reg_517 + 17'd1);

assign add_ln17755_fu_1649_p2 = (indvar_flatten214_reg_692 + 17'd1);

assign add_ln691_1231_fu_1910_p2 = (select_ln17762_reg_2295 + 4'd1);

assign add_ln691_1232_fu_1898_p2 = (select_ln17766_fu_1858_p3 + 2'd1);

assign add_ln691_1233_fu_1221_p2 = (select_ln17718_fu_1183_p3 + 6'd1);

assign add_ln691_1234_fu_1043_p2 = (select_ln17645_fu_1005_p3 + 6'd1);

assign add_ln691_1235_fu_1314_p2 = (select_ln17592_reg_1954 + 3'd1);

assign add_ln691_1236_fu_1618_p2 = (select_ln17719_reg_2087 + 4'd1);

assign add_ln691_1237_fu_1606_p2 = (select_ln17723_fu_1567_p3 + 2'd1);

assign add_ln691_1238_fu_1402_p2 = (select_ln17646_reg_2048 + 4'd1);

assign add_ln691_1239_fu_1390_p2 = (select_ln17650_fu_1350_p3 + 2'd1);

assign add_ln691_1240_fu_1468_p2 = (c4_V_reg_628 + 4'd1);

assign add_ln691_1241_fu_1510_p2 = (c5_V_reg_650 + 5'd1);

assign add_ln691_1242_fu_1456_p2 = (c4_V_35_reg_617 + 4'd1);

assign add_ln691_1243_fu_1498_p2 = (c5_V_83_reg_639 + 5'd1);

assign add_ln691_1244_fu_879_p2 = (c4_V_36_reg_427 + 4'd1);

assign add_ln691_1245_fu_921_p2 = (c5_V_84_reg_449 + 5'd1);

assign add_ln691_1246_fu_867_p2 = (c4_V_37_reg_416 + 4'd1);

assign add_ln691_1247_fu_909_p2 = (c5_V_85_reg_438 + 5'd1);

assign add_ln691_fu_1745_p2 = (select_ln17761_fu_1707_p3 + 6'd1);

assign add_ln890_253_fu_1928_p2 = (indvar_flatten184_reg_703 + 11'd1);

assign add_ln890_254_fu_1840_p2 = (indvar_flatten153_reg_749 + 6'd1);

assign add_ln890_255_fu_786_p2 = (indvar_flatten141_reg_357 + 5'd1);

assign add_ln890_256_fu_1623_p2 = (indvar_flatten81_reg_540 + 10'd1);

assign add_ln890_257_fu_1636_p2 = (indvar_flatten103_reg_528 + 11'd1);

assign add_ln890_258_fu_1407_p2 = (indvar_flatten8_reg_483 + 10'd1);

assign add_ln890_259_fu_1420_p2 = (indvar_flatten30_reg_471 + 11'd1);

assign add_ln890_260_fu_1549_p2 = (indvar_flatten72_reg_661 + 6'd1);

assign add_ln890_261_fu_1332_p2 = (indvar_flatten_reg_574 + 6'd1);

assign add_ln890_fu_1915_p2 = (indvar_flatten162_reg_715 + 10'd1);

assign and_ln17592_fu_824_p2 = (xor_ln17592_fu_818_p2 & arb_9_reg_392);

assign and_ln17639_1_fu_993_p2 = (xor_ln17639_fu_969_p2 & icmp_ln890_1313_fu_987_p2);

assign and_ln17639_fu_981_p2 = (xor_ln17639_fu_969_p2 & icmp_ln890_1312_fu_975_p2);

assign and_ln17645_1_fu_1019_p2 = (xor_ln17645_1_fu_1013_p2 & empty_fu_953_p1);

assign and_ln17645_fu_1037_p2 = (or_ln17645_1_fu_1031_p2 & and_ln17639_fu_981_p2);

assign and_ln17712_1_fu_1171_p2 = (xor_ln17712_fu_1147_p2 & icmp_ln890_1310_fu_1165_p2);

assign and_ln17712_fu_1159_p2 = (xor_ln17712_fu_1147_p2 & icmp_ln890_1309_fu_1153_p2);

assign and_ln17718_1_fu_1197_p2 = (xor_ln17718_1_fu_1191_p2 & empty_2498_fu_1131_p1);

assign and_ln17718_fu_1215_p2 = (or_ln17718_1_fu_1209_p2 & and_ln17712_fu_1159_p2);

assign and_ln17755_1_fu_1695_p2 = (xor_ln17755_fu_1671_p2 & icmp_ln890_1302_fu_1689_p2);

assign and_ln17755_fu_1683_p2 = (xor_ln17755_fu_1671_p2 & icmp_ln890_1301_fu_1677_p2);

assign and_ln17761_1_fu_1721_p2 = (xor_ln17761_1_fu_1715_p2 & empty_2500_fu_1655_p1);

assign and_ln17761_fu_1739_p2 = (or_ln17761_1_fu_1733_p2 & and_ln17755_fu_1683_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((icmp_ln878_19_reg_2147_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (fifo_C_PE_0_3_x1116_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln878_19_reg_2147_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (fifo_C_PE_0_3_x1116_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln878_19_reg_2147_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (fifo_C_PE_0_3_x1116_full_n == 1'b0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_18_reg_2258_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_18_reg_2258_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_18_reg_2258_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_17_reg_2345_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_17_reg_2345_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_17_reg_2345_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state12_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp0_stage0_iter2 = ((icmp_ln878_19_reg_2147_pp0_iter1_reg == 1'd1) & (fifo_C_PE_0_3_x1116_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state19 = ((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0));
end

assign ap_block_state24_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state26_pp1_stage0_iter2 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_18_reg_2258_pp1_iter1_reg == 1'd1));
end

assign ap_block_state31_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state33_pp2_stage0_iter2 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_17_reg_2345_pp2_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_block_state6 = ((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign arb_fu_1309_p2 = (xor_ln17745_fu_1303_p2 | icmp_ln890317_reg_1949);

assign c3_38_fu_1492_p2 = (c3_reg_605 + 4'd1);

assign c3_39_fu_903_p2 = (c3_37_reg_404 + 4'd1);

assign data_split_V_17_address0 = zext_ln878_9_fu_1582_p1;

assign data_split_V_17_d0 = select_ln17723_1_fu_1575_p3[255:0];

assign data_split_V_18_address0 = zext_ln878_10_fu_1366_p1;

assign data_split_V_18_d0 = select_ln17650_1_fu_1358_p3[255:0];

assign data_split_V_address0 = zext_ln878_fu_1874_p1;

assign data_split_V_d0 = select_ln17766_1_fu_1866_p3[255:0];

assign empty_2497_fu_1069_p1 = add_ln691_1234_fu_1043_p2[0:0];

assign empty_2498_fu_1131_p1 = c6_V_143_reg_552[0:0];

assign empty_2499_fu_1247_p1 = add_ln691_1233_fu_1221_p2[0:0];

assign empty_2500_fu_1655_p1 = c6_V_reg_727[0:0];

assign empty_2501_fu_1771_p1 = add_ln691_fu_1745_p2[0:0];

assign empty_fu_953_p1 = c6_V_144_reg_495[0:0];

assign fifo_C_C_IO_L2_in_4_x121_din = fifo_C_C_IO_L2_in_3_x120_dout;

assign icmp_ln17604_fu_861_p2 = ((c3_37_reg_404 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln17639_fu_957_p2 = ((indvar_flatten60_reg_460 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln17677_fu_1450_p2 = ((c3_reg_605 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln17712_fu_1135_p2 = ((indvar_flatten133_reg_517 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln17755_fu_1659_p2 = ((indvar_flatten214_reg_692 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln878_17_fu_1904_p2 = ((add_ln691_1232_fu_1898_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_18_fu_1612_p2 = ((add_ln691_1237_fu_1606_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_19_fu_1396_p2 = ((add_ln691_1239_fu_1390_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_20_fu_1561_p2 = ((ap_phi_mux_n_V_9_phi_fu_676_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_21_fu_1344_p2 = ((ap_phi_mux_n_V_10_phi_fu_589_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1852_p2 = ((ap_phi_mux_n_V_phi_fu_764_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln886_7_fu_856_p2 = ((zext_ln886_7_fu_852_p1 > add_i_i780_cast_reg_1967) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1445_p2 = ((zext_ln886_fu_1441_p1 > add_i_i780_cast_reg_1967) ? 1'b1 : 1'b0);

assign icmp_ln890317_fu_798_p2 = ((c1_V_reg_368 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1300_fu_1665_p2 = ((indvar_flatten184_reg_703 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1301_fu_1677_p2 = ((c7_V_reg_738 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1302_fu_1689_p2 = ((indvar_flatten162_reg_715 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1303_fu_1846_p2 = ((indvar_flatten153_reg_749 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1304_fu_1486_p2 = ((c4_V_reg_628 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1305_fu_1462_p2 = ((c4_V_35_reg_617 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1306_fu_897_p2 = ((c4_V_36_reg_427 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1307_fu_873_p2 = ((c4_V_37_reg_416 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1308_fu_1141_p2 = ((indvar_flatten103_reg_528 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1309_fu_1153_p2 = ((c7_V_81_reg_563 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1310_fu_1165_p2 = ((indvar_flatten81_reg_540 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1311_fu_963_p2 = ((indvar_flatten30_reg_471 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1312_fu_975_p2 = ((c7_V_82_reg_506 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1313_fu_987_p2 = ((indvar_flatten8_reg_483 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1314_fu_1555_p2 = ((indvar_flatten72_reg_661 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1315_fu_1530_p2 = ((c5_V_reg_650 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1316_fu_1504_p2 = ((c5_V_83_reg_639 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1317_fu_1338_p2 = ((indvar_flatten_reg_574 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1318_fu_941_p2 = ((c5_V_84_reg_449 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1319_fu_915_p2 = ((c5_V_85_reg_438 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_792_p2 = ((indvar_flatten141_reg_357 == 5'd24) ? 1'b1 : 1'b0);

assign local_C_pong_V_address0 = tmp_35_fu_1536_p4;

assign or_ln17592_fu_812_p2 = (intra_trans_en_reg_379 | icmp_ln890317_fu_798_p2);

assign or_ln17645_1_fu_1031_p2 = (xor_ln17645_fu_1025_p2 | icmp_ln890_1311_fu_963_p2);

assign or_ln17645_fu_999_p2 = (icmp_ln890_1311_fu_963_p2 | and_ln17639_1_fu_993_p2);

assign or_ln17646_1_fu_1055_p2 = (or_ln17646_fu_1049_p2 | icmp_ln890_1311_fu_963_p2);

assign or_ln17646_fu_1049_p2 = (and_ln17645_fu_1037_p2 | and_ln17639_1_fu_993_p2);

assign or_ln17718_1_fu_1209_p2 = (xor_ln17718_fu_1203_p2 | icmp_ln890_1308_fu_1141_p2);

assign or_ln17718_fu_1177_p2 = (icmp_ln890_1308_fu_1141_p2 | and_ln17712_1_fu_1171_p2);

assign or_ln17719_1_fu_1233_p2 = (or_ln17719_fu_1227_p2 | icmp_ln890_1308_fu_1141_p2);

assign or_ln17719_fu_1227_p2 = (and_ln17718_fu_1215_p2 | and_ln17712_1_fu_1171_p2);

assign or_ln17761_1_fu_1733_p2 = (xor_ln17761_fu_1727_p2 | icmp_ln890_1300_fu_1665_p2);

assign or_ln17761_fu_1701_p2 = (icmp_ln890_1300_fu_1665_p2 | and_ln17755_1_fu_1695_p2);

assign or_ln17762_1_fu_1757_p2 = (or_ln17762_fu_1751_p2 | icmp_ln890_1300_fu_1665_p2);

assign or_ln17762_fu_1751_p2 = (and_ln17761_fu_1739_p2 | and_ln17755_1_fu_1695_p2);

assign p_shl_fu_830_p3 = {{select_ln17592_fu_804_p3}, {3'd0}};

assign r_16_fu_1592_p4 = {{select_ln17723_1_fu_1575_p3[511:256]}};

assign r_17_fu_1884_p4 = {{select_ln17766_1_fu_1866_p3[511:256]}};

assign r_fu_1376_p4 = {{select_ln17650_1_fu_1358_p3[511:256]}};

assign select_ln17592_fu_804_p3 = ((icmp_ln890317_fu_798_p2[0:0] == 1'b1) ? 3'd0 : c1_V_reg_368);

assign select_ln17645_1_fu_1109_p3 = ((or_ln17645_fu_999_p2[0:0] == 1'b1) ? 4'd0 : tmp_493_fu_1099_p4);

assign select_ln17645_fu_1005_p3 = ((or_ln17645_fu_999_p2[0:0] == 1'b1) ? 6'd0 : c6_V_144_reg_495);

assign select_ln17646_1_fu_1073_p3 = ((and_ln17645_fu_1037_p2[0:0] == 1'b1) ? empty_2497_fu_1069_p1 : and_ln17645_1_fu_1019_p2);

assign select_ln17646_2_fu_1117_p3 = ((and_ln17645_fu_1037_p2[0:0] == 1'b1) ? tmp_492_fu_1089_p4 : select_ln17645_1_fu_1109_p3);

assign select_ln17646_fu_1061_p3 = ((or_ln17646_1_fu_1055_p2[0:0] == 1'b1) ? 4'd0 : c7_V_82_reg_506);

assign select_ln17650_1_fu_1358_p3 = ((icmp_ln878_21_fu_1344_p2[0:0] == 1'b1) ? reg_780 : p_Val2_s_reg_596);

assign select_ln17650_fu_1350_p3 = ((icmp_ln878_21_fu_1344_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_10_phi_fu_589_p4);

assign select_ln17718_1_fu_1287_p3 = ((or_ln17718_fu_1177_p2[0:0] == 1'b1) ? 4'd0 : tmp_491_fu_1277_p4);

assign select_ln17718_fu_1183_p3 = ((or_ln17718_fu_1177_p2[0:0] == 1'b1) ? 6'd0 : c6_V_143_reg_552);

assign select_ln17719_1_fu_1251_p3 = ((and_ln17718_fu_1215_p2[0:0] == 1'b1) ? empty_2499_fu_1247_p1 : and_ln17718_1_fu_1197_p2);

assign select_ln17719_2_fu_1295_p3 = ((and_ln17718_fu_1215_p2[0:0] == 1'b1) ? tmp_490_fu_1267_p4 : select_ln17718_1_fu_1287_p3);

assign select_ln17719_fu_1239_p3 = ((or_ln17719_1_fu_1233_p2[0:0] == 1'b1) ? 4'd0 : c7_V_81_reg_563);

assign select_ln17723_1_fu_1575_p3 = ((icmp_ln878_20_fu_1561_p2[0:0] == 1'b1) ? in_data_V_43_reg_2228 : p_Val2_21_reg_683);

assign select_ln17723_fu_1567_p3 = ((icmp_ln878_20_fu_1561_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_9_phi_fu_676_p4);

assign select_ln17761_1_fu_1811_p3 = ((or_ln17761_fu_1701_p2[0:0] == 1'b1) ? 4'd0 : tmp_487_fu_1801_p4);

assign select_ln17761_fu_1707_p3 = ((or_ln17761_fu_1701_p2[0:0] == 1'b1) ? 6'd0 : c6_V_reg_727);

assign select_ln17762_1_fu_1775_p3 = ((and_ln17761_fu_1739_p2[0:0] == 1'b1) ? empty_2501_fu_1771_p1 : and_ln17761_1_fu_1721_p2);

assign select_ln17762_2_fu_1819_p3 = ((and_ln17761_fu_1739_p2[0:0] == 1'b1) ? tmp_fu_1791_p4 : select_ln17761_1_fu_1811_p3);

assign select_ln17762_fu_1763_p3 = ((or_ln17762_1_fu_1757_p2[0:0] == 1'b1) ? 4'd0 : c7_V_reg_738);

assign select_ln17766_1_fu_1866_p3 = ((icmp_ln878_fu_1852_p2[0:0] == 1'b1) ? reg_780 : p_Val2_22_reg_771);

assign select_ln17766_fu_1858_p3 = ((icmp_ln878_fu_1852_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_phi_fu_764_p4);

assign select_ln890_449_fu_1921_p3 = ((or_ln17761_reg_2290[0:0] == 1'b1) ? 10'd1 : add_ln890_fu_1915_p2);

assign select_ln890_450_fu_1934_p3 = ((icmp_ln890_1300_reg_2285[0:0] == 1'b1) ? 11'd1 : add_ln890_253_fu_1928_p2);

assign select_ln890_451_fu_1259_p3 = ((and_ln17718_fu_1215_p2[0:0] == 1'b1) ? add_ln691_1233_fu_1221_p2 : select_ln17718_fu_1183_p3);

assign select_ln890_452_fu_1081_p3 = ((and_ln17645_fu_1037_p2[0:0] == 1'b1) ? add_ln691_1234_fu_1043_p2 : select_ln17645_fu_1005_p3);

assign select_ln890_453_fu_1629_p3 = ((or_ln17718_reg_2082[0:0] == 1'b1) ? 10'd1 : add_ln890_256_fu_1623_p2);

assign select_ln890_454_fu_1642_p3 = ((icmp_ln890_1308_reg_2077[0:0] == 1'b1) ? 11'd1 : add_ln890_257_fu_1636_p2);

assign select_ln890_455_fu_1413_p3 = ((or_ln17645_reg_2043[0:0] == 1'b1) ? 10'd1 : add_ln890_258_fu_1407_p2);

assign select_ln890_456_fu_1426_p3 = ((icmp_ln890_1311_reg_2038[0:0] == 1'b1) ? 11'd1 : add_ln890_259_fu_1420_p2);

assign select_ln890_fu_1783_p3 = ((and_ln17761_fu_1739_p2[0:0] == 1'b1) ? add_ln691_fu_1745_p2 : select_ln17761_fu_1707_p3);

assign tmp_35_fu_1536_p4 = {{{{56'd0}, {select_ln17719_reg_2087}}}, {select_ln17719_2_reg_2103}};

assign tmp_36_fu_1319_p4 = {{{{56'd0}, {select_ln17646_reg_2048}}}, {select_ln17646_2_reg_2064}};

assign tmp_487_fu_1801_p4 = {{c6_V_reg_727[4:1]}};

assign tmp_488_fu_1433_p3 = c3_reg_605[32'd3];

assign tmp_489_fu_844_p3 = c3_37_reg_404[32'd3];

assign tmp_490_fu_1267_p4 = {{add_ln691_1233_fu_1221_p2[4:1]}};

assign tmp_491_fu_1277_p4 = {{c6_V_143_reg_552[4:1]}};

assign tmp_492_fu_1089_p4 = {{add_ln691_1234_fu_1043_p2[4:1]}};

assign tmp_493_fu_1099_p4 = {{c6_V_144_reg_495[4:1]}};

assign tmp_535_cast_fu_1478_p3 = {{trunc_ln17687_fu_1474_p1}, {4'd0}};

assign tmp_540_cast_fu_889_p3 = {{trunc_ln17614_fu_885_p1}, {4'd0}};

assign tmp_fu_1791_p4 = {{add_ln691_fu_1745_p2[4:1]}};

assign tmp_s_fu_1827_p4 = {{{{56'd0}, {select_ln17762_reg_2295}}}, {select_ln17762_2_reg_2311}};

assign trunc_ln17614_fu_885_p1 = c4_V_36_reg_427[2:0];

assign trunc_ln17687_fu_1474_p1 = c4_V_reg_628[2:0];

assign xor_ln17592_fu_818_p2 = (icmp_ln890317_fu_798_p2 ^ 1'd1);

assign xor_ln17639_fu_969_p2 = (icmp_ln890_1311_fu_963_p2 ^ 1'd1);

assign xor_ln17645_1_fu_1013_p2 = (or_ln17645_fu_999_p2 ^ 1'd1);

assign xor_ln17645_fu_1025_p2 = (icmp_ln890_1313_fu_987_p2 ^ 1'd1);

assign xor_ln17712_fu_1147_p2 = (icmp_ln890_1308_fu_1141_p2 ^ 1'd1);

assign xor_ln17718_1_fu_1191_p2 = (or_ln17718_fu_1177_p2 ^ 1'd1);

assign xor_ln17718_fu_1203_p2 = (icmp_ln890_1310_fu_1165_p2 ^ 1'd1);

assign xor_ln17745_fu_1303_p2 = (arb_9_reg_392 ^ 1'd1);

assign xor_ln17755_fu_1671_p2 = (icmp_ln890_1300_fu_1665_p2 ^ 1'd1);

assign xor_ln17761_1_fu_1715_p2 = (or_ln17761_fu_1701_p2 ^ 1'd1);

assign xor_ln17761_fu_1727_p2 = (icmp_ln890_1302_fu_1689_p2 ^ 1'd1);

assign zext_ln1497_10_fu_1386_p1 = r_fu_1376_p4;

assign zext_ln1497_9_fu_1602_p1 = r_16_fu_1592_p4;

assign zext_ln1497_fu_1894_p1 = r_17_fu_1884_p4;

assign zext_ln17614_1_fu_936_p1 = add_ln17614_fu_931_p2;

assign zext_ln17614_fu_927_p1 = c5_V_84_reg_449;

assign zext_ln17687_1_fu_1525_p1 = add_ln17687_fu_1520_p2;

assign zext_ln17687_fu_1516_p1 = c5_V_reg_650;

assign zext_ln878_10_fu_1366_p1 = select_ln17650_fu_1350_p3;

assign zext_ln878_9_fu_1582_p1 = select_ln17723_fu_1567_p3;

assign zext_ln878_fu_1874_p1 = select_ln17766_fu_1858_p3;

assign zext_ln886_7_fu_852_p1 = c3_37_reg_404;

assign zext_ln886_fu_1441_p1 = c3_reg_605;

assign zext_ln890_81_fu_1545_p1 = select_ln17719_1_reg_2093;

assign zext_ln890_82_fu_1328_p1 = select_ln17646_1_reg_2054;

assign zext_ln890_fu_1836_p1 = select_ln17762_1_reg_2301;

always @ (posedge ap_clk) begin
    add_i_i780_cast_reg_1967[2:0] <= 3'b001;
    tmp_540_cast_reg_1996[3:0] <= 4'b0000;
    tmp_535_cast_reg_2189[3:0] <= 4'b0000;
end

endmodule //top_C_IO_L2_in_3_x1
