
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version L-2016.03-SP3 for linux64 - Jul 18, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...


Settings:
search_path:       $PWD ./libs ./db ./source ./scripts /media/datos/IBM/TECH/ibm130_lp/digital
link_library:      * scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
target_library:    scx3_cmos8rf_lpvt_tt_1p2v_25c.db
symbol_library:    iogpil_cmrf8sf_rvt.sdb


I am ready...

Initializing gui preferences from file  /home/local/ESTUDIANTES/jsequeira/.synopsys_dv_prefs.tcl
dc_shell> 4.1
dc_shell> ####################################################################################################################################
dc_shell> #Institución:                          Instituto Tecnológico de Costa Rica
dc_shell> #Realizado por:		   Jorge Sequeira
dc_shell> #Proyecto:   FPU Multiplicador
dc_shell> #Herramienta:        Design Compiler  Version L-2016.03-SP3 for linux64 - Jul 18, 2016
dc_shell> #Fecha de creación:  2 de Setiembre 2016
dc_shell> #Refrencias (detalladas en el Manual - Wiki):
dc_shell> # 1. A. Chacón, 2009.
dc_shell> # 2. Manuales de Design Compiler.
dc_shell> # 3. Bindu, 2009.
dc_shell> # 4. Manual Flujo de ASICs, 2016
dc_shell> ####################################################################################################################################
dc_shell> # Eliminar diseños previos
dc_shell> remove_design -designs
1
dc_shell> # Primero se analiza el módulo principal
dc_shell> analyze -library WORK -format verilog {RecursiveKOA.v}
Running PRESTO HDLC
Compiling source file ./source/RecursiveKOA.v
Presto compilation completed successfully.
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb'
1
dc_shell> #Luego se analiza los otros módulos
dc_shell> analyze -format verilog {KOA_c_ASIC.v KOA_c_2_ASIC.v KOA_FPGA.v multiplier_combinational.v RegisterAdd.v adder.v substractor.v}
Running PRESTO HDLC
Compiling source file ./source/KOA_c_ASIC.v
Compiling source file ./source/KOA_c_2_ASIC.v
Compiling source file ./source/KOA_FPGA.v
Compiling source file ./source/multiplier_combinational.v
Compiling source file ./source/RegisterAdd.v
Compiling source file ./source/adder.v
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
1
dc_shell> #Elaboramos el módulo principal
dc_shell> elaborate RecursiveKOA -architecture verilog -library WORK
Loading db file '/mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/gtech.db'
Loading db file '/mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'RecursiveKOA'.
Information: Building the design 'KOA_c_2' instantiated from design 'RecursiveKOA' with
	the parameters "SW=24,precision=0,depth=4". (HDL-193)
Warning:  ./source/KOA_c_2_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:68: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:71: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'RecursiveKOA' with
	the parameters "W=48". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W48 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'KOA_c_2' instantiated from design 'KOA_c_2_SW24_precision0_depth4' with
	the parameters "SW=12,precision=0,depth=3". (HDL-193)
Warning:  ./source/KOA_c_2_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:68: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:71: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_c_2_SW24_precision0_depth4' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_c_2' instantiated from design 'KOA_c_2_SW24_precision0_depth4' with
	the parameters "SW=13,precision=0,depth=3". (HDL-193)
Warning:  ./source/KOA_c_2_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:68: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:71: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'KOA_c_2' instantiated from design 'KOA_c_2_SW12_precision0_depth3' with
	the parameters "SW=6,precision=0,depth=2". (HDL-193)
Warning:  ./source/KOA_c_2_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:68: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:71: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_c_2_SW12_precision0_depth3' with
	the parameters "W=6". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_c_2' instantiated from design 'KOA_c_2_SW12_precision0_depth3' with
	the parameters "SW=7,precision=0,depth=2". (HDL-193)
Warning:  ./source/KOA_c_2_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:68: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:71: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_c_2_SW13_precision0_depth3' with
	the parameters "W=7". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_c_2' instantiated from design 'KOA_c_2_SW13_precision0_depth3' with
	the parameters "SW=8,precision=0,depth=2". (HDL-193)
Warning:  ./source/KOA_c_2_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:68: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:71: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'KOA_c_2' instantiated from design 'KOA_c_2_SW6_precision0_depth2' with
	the parameters "SW=3,precision=0,depth=1". (HDL-193)
Warning:  ./source/KOA_c_2_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:68: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:71: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_c_2_SW6_precision0_depth2' with
	the parameters "W=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_c_2' instantiated from design 'KOA_c_2_SW6_precision0_depth2' with
	the parameters "SW=4,precision=0,depth=1". (HDL-193)
Warning:  ./source/KOA_c_2_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:68: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:71: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_c_2_SW7_precision0_depth2' with
	the parameters "W=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_c_2' instantiated from design 'KOA_c_2_SW7_precision0_depth2' with
	the parameters "SW=5,precision=0,depth=1". (HDL-193)
Warning:  ./source/KOA_c_2_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:68: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_2_ASIC.v:71: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
1
Current design is 'RecursiveKOA'.
dc_shell> #Enlazar los demás módulos al módulo principal
dc_shell> link

  Linking design 'RecursiveKOA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (16 designs)              /home/local/ESTUDIANTES/jsequeira/Karatsuba_FPU/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/RecursiveKOA.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

1
dc_shell> #Escribir el archivo *.ddc (base de datos sin sintetizar)
dc_shell> write -hierarchy -format ddc -output ./db/RKOA_syn_unmapped.ddc
Writing ddc file './db/RKOA_syn_unmapped.ddc'.
1
dc_shell> #Aplicar especificaciones de diseño (constraints)
dc_shell> source RKOA_syn_constraints.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
dc_shell> propagate_constraints

#   Propagate Constraints from cell finalreg/ (RegisterAdd_W48) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/ (KOA_c_2_SW24_precision0_depth4) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/ (KOA_c_2_SW13_precision0_depth3) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.middle/ (KOA_c_2_SW8_precision0_depth2) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.middle/K3.K4.middle/ (KOA_c_2_SW5_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.middle/K3.K4.B_operation/ (adder_W4) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.middle/K3.K4.A_operation/ (adder_W4) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.middle/K3.K4.right/ (KOA_c_2_SW4_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.middle/K3.K4.left/ (KOA_c_2_SW4_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.B_operation/ (adder_W7) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.A_operation/ (adder_W7) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.right_lower/ (KOA_c_2_SW7_precision0_depth2) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.right_lower/K3.K5.middle/ (KOA_c_2_SW5_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.right_lower/K3.K5.B_operation/ (adder_W4) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.right_lower/K3.K5.A_operation/ (adder_W4) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.right_lower/K3.K5.right_lower/ (KOA_c_2_SW4_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.right_lower/K3.K5.left_high/ (KOA_c_2_SW3_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.left_high/ (KOA_c_2_SW6_precision0_depth2) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.left_high/K3.K4.middle/ (KOA_c_2_SW4_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.left_high/K3.K4.B_operation/ (adder_W3) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.left_high/K3.K4.A_operation/ (adder_W3) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.left_high/K3.K4.right/ (KOA_c_2_SW3_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.left_high/K3.K4.left/ (KOA_c_2_SW3_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.B_operation/ (adder_W12) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.A_operation/ (adder_W12) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/ (KOA_c_2_SW12_precision0_depth3) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.middle/ (KOA_c_2_SW7_precision0_depth2) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.middle/K3.K5.middle/ (KOA_c_2_SW5_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.middle/K3.K5.B_operation/ (adder_W4) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.middle/K3.K5.A_operation/ (adder_W4) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.middle/K3.K5.right_lower/ (KOA_c_2_SW4_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.middle/K3.K5.left_high/ (KOA_c_2_SW3_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.B_operation/ (adder_W6) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.A_operation/ (adder_W6) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.right/ (KOA_c_2_SW6_precision0_depth2) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.right/K3.K4.middle/ (KOA_c_2_SW4_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.right/K3.K4.B_operation/ (adder_W3) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.right/K3.K4.A_operation/ (adder_W3) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.right/K3.K4.right/ (KOA_c_2_SW3_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.right/K3.K4.left/ (KOA_c_2_SW3_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.left/ (KOA_c_2_SW6_precision0_depth2) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.left/K3.K4.middle/ (KOA_c_2_SW4_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.left/K3.K4.B_operation/ (adder_W3) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.left/K3.K4.A_operation/ (adder_W3) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.left/K3.K4.right/ (KOA_c_2_SW3_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.right/K3.K4.left/K3.K4.left/ (KOA_c_2_SW3_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/ (KOA_c_2_SW12_precision0_depth3) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.middle/ (KOA_c_2_SW7_precision0_depth2) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.middle/K3.K5.middle/ (KOA_c_2_SW5_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.middle/K3.K5.B_operation/ (adder_W4) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.middle/K3.K5.A_operation/ (adder_W4) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.middle/K3.K5.right_lower/ (KOA_c_2_SW4_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.middle/K3.K5.left_high/ (KOA_c_2_SW3_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.B_operation/ (adder_W6) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.A_operation/ (adder_W6) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.right/ (KOA_c_2_SW6_precision0_depth2) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.right/K3.K4.middle/ (KOA_c_2_SW4_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.right/K3.K4.B_operation/ (adder_W3) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.right/K3.K4.A_operation/ (adder_W3) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.right/K3.K4.right/ (KOA_c_2_SW3_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.right/K3.K4.left/ (KOA_c_2_SW3_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.left/ (KOA_c_2_SW6_precision0_depth2) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.left/K3.K4.middle/ (KOA_c_2_SW4_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.left/K3.K4.B_operation/ (adder_W3) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.left/K3.K4.A_operation/ (adder_W3) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.left/K3.K4.right/ (KOA_c_2_SW3_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.K4.left/K3.K4.left/K3.K4.left/ (KOA_c_2_SW3_precision0_depth1) #
1
dc_shell> #Revisar el diseño
dc_shell> check_design
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Thu Sep  8 00:26:50 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               4
    Connected to power or ground (LINT-32)                          4
--------------------------------------------------------------------------------

Warning: In design 'KOA_c_2_SW13_precision0_depth3', a pin on submodule 'K3.K5.A_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[6]' is connected to logic 0. 
Warning: In design 'KOA_c_2_SW13_precision0_depth3', a pin on submodule 'K3.K5.B_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[6]' is connected to logic 0. 
Warning: In design 'KOA_c_2_SW7_precision0_depth2', a pin on submodule 'K3.K5.A_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[3]' is connected to logic 0. 
Warning: In design 'KOA_c_2_SW7_precision0_depth2', a pin on submodule 'K3.K5.B_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[3]' is connected to logic 0. 
1
dc_shell> #Compilar el diseño
dc_shell> compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.3 |     *     |
| Licensed DW Building Blocks        | L-2016.03-DWBB_201603.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'KOA_c_2_SW12_precision0_depth3'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 5 instances of design 'KOA_c_2_SW6_precision0_depth2'. (OPT-1056)
Information: Uniquified 4 instances of design 'adder_W6'. (OPT-1056)
Information: Uniquified 3 instances of design 'KOA_c_2_SW7_precision0_depth2'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W7'. (OPT-1056)
Information: Uniquified 13 instances of design 'KOA_c_2_SW3_precision0_depth1'. (OPT-1056)
Information: Uniquified 10 instances of design 'adder_W3'. (OPT-1056)
Information: Uniquified 10 instances of design 'KOA_c_2_SW4_precision0_depth1'. (OPT-1056)
Information: Uniquified 8 instances of design 'adder_W4'. (OPT-1056)
Information: Uniquified 4 instances of design 'KOA_c_2_SW5_precision0_depth1'. (OPT-1056)
  Simplifying Design 'RecursiveKOA'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy KOA_ASIC.main_KOA before Pass 1 (OPT-776)
Information: Ungrouping hierarchy finalreg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.left_high before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.right_lower before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.left/K3.K4.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.left/K3.K4.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.left/K3.K4.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.middle/K3.K5.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.middle/K3.K5.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.right_lower/K3.K5.left_high before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.left_high/K3.K4.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.left_high/K3.K4.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.middle/K3.K5.left_high before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.right/K3.K4.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.right/K3.K4.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.left/K3.K4.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.left/K3.K4.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.middle/K3.K5.left_high before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.right/K3.K4.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.right/K3.K4.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.left/K3.K4.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.left_high/K3.K4.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.left_high/K3.K4.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.right/K3.K4.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.right/K3.K4.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.left/K3.K4.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.left/K3.K4.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.right/K3.K4.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.right/K3.K4.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.left/K3.K4.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.middle/K3.K4.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.middle/K3.K4.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.right_lower/K3.K5.right_lower before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.left_high/K3.K4.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.middle/K3.K5.right_lower before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.right/K3.K4.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.left/K3.K4.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.middle/K3.K5.right_lower before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.right/K3.K4.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.middle/K3.K4.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.middle/K3.K4.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.right_lower/K3.K5.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.right_lower/K3.K5.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.middle/K3.K5.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.middle/K3.K5.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.left/K3.K4.middle/K3.K5.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.middle/K3.K4.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.middle/K3.K5.right_lower/K3.K5.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.K4.right/K3.K4.middle/K3.K5.middle before Pass 1 (OPT-776)
Information: Ungrouping 67 of 68 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RecursiveKOA'
 Implement Synthetic for 'RecursiveKOA'.
Information: Added key list 'DesignWare' to design 'RecursiveKOA'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14   28068.5      0.00       0.0       8.3                           41543.5234
    0:00:14   28068.5      0.00       0.0       8.3                           41543.5234
    0:00:14   28068.5      0.00       0.0       8.3                           41543.5234
    0:00:15   28068.5      0.00       0.0       8.3                           41543.5234

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:16   28058.4      0.00       0.0       8.3                           41520.1797
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:17   28058.4      0.00       0.0       8.2                           41291.1758
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:18   28091.5      0.00       0.0       0.0                           41311.6445
    0:00:18   28091.5      0.00       0.0       0.0                           41311.6445


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:18   28091.5      0.00       0.0       0.0                           41311.6445
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:18   28074.2      0.00       0.0       0.0                           41289.6562
    0:00:18   28074.2      0.00       0.0       0.0                           41289.6562
    0:00:18   28074.2      0.00       0.0       0.0                           41289.6562
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:19   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:20   28074.2      0.00       0.0       0.1                           41288.1250
    0:00:20   28074.2      0.00       0.0       0.0                           41288.6367
    0:00:20   28074.2      0.00       0.0       0.0                           41288.6367
    0:00:20   28074.2      0.00       0.0       0.0                           41288.6367
    0:00:20   28074.2      0.00       0.0       0.0                           41288.6367
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
Current design is 'RecursiveKOA'.
dc_shell> #Escribir la lista de nodos a nivel de compuertas (Gate Level Netlist) que se utiliza para:
dc_shell> #- Verificar el funcionamiento lógico del sistema digital después de la Síntesis RTL.
dc_shell> #- Como una de las entradas para el sintetizador físico (IC Compiler).
dc_shell> set verilogout_no_tri true
true
dc_shell> change_names -hierarchy -rules verilog
1
dc_shell> write -hierarchy -format verilog -output ./db/RKOA_syn.v
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Karatsuba_FPU/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/db/RKOA_syn.v'.
1
dc_shell> #Generar los reportes
dc_shell> report_power -analysis_effort high > reports/RKOA_syn_power.txt
dc_shell> report_area > reports/RKOA_syn_area.txt
dc_shell> report_cell > reports/RKOA_syn_cell.txt
dc_shell> report_qor > reports/RKOA_syn_qor.txt
dc_shell> report_timing > reports/RKOA_syn_timing.txt
dc_shell> report_port > reports/RKOA_syn_port.txt
dc_shell> #Escribir el archivo *.ddc (base de datos sintetizada)
dc_shell> write -hierarchy -format ddc -output ./db/RKOA_syn_mapped.ddc
Writing ddc file './db/RKOA_syn_mapped.ddc'.
1
dc_shell> #Escribir el archivo *.sdc (Synopsys Design Constraints), utilizado como una de las entradas
dc_shell> #para el sintetizador físico (IC Compiler)
dc_shell> write_sdc ./db/RKOA_syn.sdc
1
dc_shell> #Revisar la configuración de temporizado
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
load_b_i
Data_A_i[23]
Data_A_i[22]
Data_A_i[21]
Data_A_i[20]
Data_A_i[19]
Data_A_i[18]
Data_A_i[17]
Data_A_i[16]
Data_A_i[15]
Data_A_i[14]
Data_A_i[13]
Data_A_i[12]
Data_A_i[11]
Data_A_i[10]
Data_A_i[9]
Data_A_i[8]
Data_A_i[7]
Data_A_i[6]
Data_A_i[5]
Data_A_i[4]
Data_A_i[3]
Data_A_i[2]
Data_A_i[1]
Data_A_i[0]
Data_B_i[23]
Data_B_i[22]
Data_B_i[21]
Data_B_i[20]
Data_B_i[19]
Data_B_i[18]
Data_B_i[17]
Data_B_i[16]
Data_B_i[15]
Data_B_i[14]
Data_B_i[13]
Data_B_i[12]
Data_B_i[11]
Data_B_i[10]
Data_B_i[9]
Data_B_i[8]
Data_B_i[7]
Data_B_i[6]
Data_B_i[5]
Data_B_i[4]
Data_B_i[3]
Data_B_i[2]
Data_B_i[1]
Data_B_i[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
sgf_result_o[0]
sgf_result_o[1]
sgf_result_o[2]
sgf_result_o[3]
sgf_result_o[4]
sgf_result_o[5]
sgf_result_o[6]
sgf_result_o[7]
sgf_result_o[8]
sgf_result_o[9]
sgf_result_o[10]
sgf_result_o[11]
sgf_result_o[12]
sgf_result_o[13]
sgf_result_o[14]
sgf_result_o[15]
sgf_result_o[16]
sgf_result_o[17]
sgf_result_o[18]
sgf_result_o[19]
sgf_result_o[20]
sgf_result_o[21]
sgf_result_o[22]
sgf_result_o[23]
sgf_result_o[24]
sgf_result_o[25]
sgf_result_o[26]
sgf_result_o[27]
sgf_result_o[28]
sgf_result_o[29]
sgf_result_o[30]
sgf_result_o[31]
sgf_result_o[32]
sgf_result_o[33]
sgf_result_o[34]
sgf_result_o[35]
sgf_result_o[36]
sgf_result_o[37]
sgf_result_o[38]
sgf_result_o[39]
sgf_result_o[40]
sgf_result_o[41]
sgf_result_o[42]
sgf_result_o[43]
sgf_result_o[44]
sgf_result_o[45]
sgf_result_o[46]
sgf_result_o[47]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
dc_shell> Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/iogpil_cmrf8sf_rvt.sdb'
Loading db file '/mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/generic.sdb'
####################################################################################################################################
dc_shell> #Institución:                          Instituto Tecnológico de Costa Rica
dc_shell> #Realizado por:		   Jorge Sequeira
dc_shell> #Proyecto:   FPU Multiplicador
dc_shell> #Herramienta:        Design Compiler  Version L-2016.03-SP3 for linux64 - Jul 18, 2016
dc_shell> #Fecha de creación:  2 de Setiembre 2016
dc_shell> #Refrencias (detalladas en el Manual - Wiki):
dc_shell> # 1. A. Chacón, 2009.
dc_shell> # 2. Manuales de Design Compiler.
dc_shell> # 3. Bindu, 2009.
dc_shell> # 4. Manual Flujo de ASICs, 2016
dc_shell> ####################################################################################################################################
dc_shell> # Eliminar diseños previos
dc_shell> remove_design -designs
Removing design 'RecursiveKOA'
1
dc_shell> # Primero se analiza el módulo principal
dc_shell> analyze -library WORK -format verilog {RecursiveKOA.v}
Running PRESTO HDLC
Compiling source file ./source/RecursiveKOA.v
Presto compilation completed successfully.
1
dc_shell> #Luego se analiza los otros módulos
dc_shell> analyze -format verilog {KOA_c_ASIC.v KOA_c_2_ASIC.v KOA_FPGA.v multiplier_combinational.v RegisterAdd.v adder.v substractor.v}
Running PRESTO HDLC
Compiling source file ./source/KOA_c_ASIC.v
Compiling source file ./source/KOA_c_2_ASIC.v
Compiling source file ./source/KOA_FPGA.v
Compiling source file ./source/multiplier_combinational.v
Compiling source file ./source/RegisterAdd.v
Compiling source file ./source/adder.v
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
1
dc_shell> #Elaboramos el módulo principal
dc_shell> elaborate RecursiveKOA -architecture verilog -library WORK
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'RecursiveKOA'.
Information: Building the design 'KOA_c' instantiated from design 'RecursiveKOA' with
	the parameters "SW=24,precision=0,depth=4". (HDL-193)
Warning:  ./source/KOA_c_ASIC.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:69: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'RecursiveKOA' with
	the parameters "W=48". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W48 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'KOA_c' instantiated from design 'KOA_c_SW24_precision0_depth4' with
	the parameters "SW=12,precision=0,depth=3". (HDL-193)
Warning:  ./source/KOA_c_ASIC.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:69: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_c_SW24_precision0_depth4' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_c' instantiated from design 'KOA_c_SW24_precision0_depth4' with
	the parameters "SW=13,precision=0,depth=3". (HDL-193)
Warning:  ./source/KOA_c_ASIC.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:69: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'KOA_c_SW24_precision0_depth4' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_c_SW24_precision0_depth4' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_c' instantiated from design 'KOA_c_SW12_precision0_depth3' with
	the parameters "SW=6,precision=0,depth=2". (HDL-193)
Warning:  ./source/KOA_c_ASIC.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:69: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_c_SW12_precision0_depth3' with
	the parameters "W=6". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_c' instantiated from design 'KOA_c_SW12_precision0_depth3' with
	the parameters "SW=7,precision=0,depth=2". (HDL-193)
Warning:  ./source/KOA_c_ASIC.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:69: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'KOA_c_SW12_precision0_depth3' with
	the parameters "W=14". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_c_SW12_precision0_depth3' with
	the parameters "W=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_c_SW13_precision0_depth3' with
	the parameters "W=7". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_c' instantiated from design 'KOA_c_SW13_precision0_depth3' with
	the parameters "SW=8,precision=0,depth=2". (HDL-193)
Warning:  ./source/KOA_c_ASIC.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:69: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'KOA_c_SW13_precision0_depth3' with
	the parameters "W=16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_c_SW13_precision0_depth3' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_c' instantiated from design 'KOA_c_SW6_precision0_depth2' with
	the parameters "SW=3,precision=0,depth=1". (HDL-193)
Warning:  ./source/KOA_c_ASIC.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:69: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_c_SW6_precision0_depth2' with
	the parameters "W=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_c' instantiated from design 'KOA_c_SW6_precision0_depth2' with
	the parameters "SW=4,precision=0,depth=1". (HDL-193)
Warning:  ./source/KOA_c_ASIC.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:69: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'KOA_c_SW6_precision0_depth2' with
	the parameters "W=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_c_SW7_precision0_depth2' with
	the parameters "W=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_c' instantiated from design 'KOA_c_SW7_precision0_depth2' with
	the parameters "SW=5,precision=0,depth=1". (HDL-193)
Warning:  ./source/KOA_c_ASIC.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:67: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:69: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_c_ASIC.v:70: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'KOA_c_SW7_precision0_depth2' with
	the parameters "W=10". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_c_SW7_precision0_depth2' with
	the parameters "W=14". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)
Information: Building the design 'adder' instantiated from design 'KOA_c_SW8_precision0_depth2' with
	the parameters "W=16". (HDL-193)
Presto compilation completed successfully.
1
Current design is 'RecursiveKOA'.
dc_shell> #Enlazar los demás módulos al módulo principal
dc_shell> link

  Linking design 'RecursiveKOA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (26 designs)              /home/local/ESTUDIANTES/jsequeira/Karatsuba_FPU/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/RecursiveKOA.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)
0
dc_shell> #Escribir el archivo *.ddc (base de datos sin sintetizar)
dc_shell> write -hierarchy -format ddc -output ./db/RKOA_syn_unmapped.ddc
Writing ddc file './db/RKOA_syn_unmapped.ddc'.
1
dc_shell> #Aplicar especificaciones de diseño (constraints)
dc_shell> source RKOA_syn_constraints.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
dc_shell> propagate_constraints

#   Propagate Constraints from cell finalreg/ (RegisterAdd_W48) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/                         \
(KOA_c_SW24_precision0_depth4) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.Even_RKOA.Final/      \
(adder_W48) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.Even_RKOA.Subtr_2/    \
(substractor_W26) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.Even_RKOA.Subtr_1/    \
(substractor_W26) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.Even_RKOA.middle/     \
(KOA_c_SW13_precision0_depth3) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.Final/ (adder_W26) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/ (substractor_W16) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_1/ (substractor_W16) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/                      \
(KOA_c_SW8_precision0_depth2) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.Final/   \
(adder_W16) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.Subtr_2/ \
(substractor_W10) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.Subtr_1/ \
(substractor_W10) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.middle/  \
(KOA_c_SW5_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.B_operation/ \
(adder_W4) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.A_operation/ \
(adder_W4) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.right/   \
(KOA_c_SW4_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.left/    \
(KOA_c_SW4_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.B_operation/ (adder_W7) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.A_operation/ (adder_W7) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/                 \
(KOA_c_SW7_precision0_depth2) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Subtr_2/ \
(substractor_W10) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Subtr_1/ \
(substractor_W10) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.middle/ \
(KOA_c_SW5_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.B_operation/ \
(adder_W4) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.A_operation/ \
(adder_W4) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.right_lower/ \
(KOA_c_SW4_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.left_high/ \
(KOA_c_SW3_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/                   \
(KOA_c_SW6_precision0_depth2) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.Final/ \
(adder_W12) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.Subtr_2/ \
(substractor_W8) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.Subtr_1/ \
(substractor_W8) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.middle/ \
(KOA_c_SW4_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.B_operation/ \
(adder_W3) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.A_operation/ \
(adder_W3) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.right/ \
(KOA_c_SW3_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.left/ \
(KOA_c_SW3_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.B_operation/ (adder_W12) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.A_operation/ (adder_W12) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.Even_RKOA.right/      \
(KOA_c_SW12_precision0_depth3) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.Final/ (adder_W24) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.Subtr_2/ (substractor_W14) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.Subtr_1/ (substractor_W14) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/                      \
(KOA_c_SW7_precision0_depth2) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/  \
(substractor_W10) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_1/  \
(substractor_W10) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/   \
(KOA_c_SW5_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.B_operation/ \
(adder_W4) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.A_operation/ \
(adder_W4) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/ \
(KOA_c_SW4_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/ \
(KOA_c_SW3_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.B_operation/ (adder_W6) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.A_operation/ (adder_W6) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/                       \
(KOA_c_SW6_precision0_depth2) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.Final/    \
(adder_W12) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.Subtr_2/  \
(substractor_W8) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.Subtr_1/  \
(substractor_W8) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.middle/   \
(KOA_c_SW4_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.B_operation/ \
(adder_W3) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.A_operation/ \
(adder_W3) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.right/    \
(KOA_c_SW3_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.left/     \
(KOA_c_SW3_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/                        \
(KOA_c_SW6_precision0_depth2) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.Final/     \
(adder_W12) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.Subtr_2/   \
(substractor_W8) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.Subtr_1/   \
(substractor_W8) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.middle/    \
(KOA_c_SW4_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.B_operation/ \
(adder_W3) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.A_operation/ \
(adder_W3) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.right/     \
(KOA_c_SW3_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.left/      \
(KOA_c_SW3_precision0_depth1) #

#   Propagate Constraints from cell KOA_ASIC.main_KOA/K3.Even_RKOA.left/       \
(KOA_c_SW12_precision0_depth3) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.Final/ (adder_W24) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.Subtr_2/ (substractor_W14) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.Subtr_1/ (substractor_W14) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/                       \
(KOA_c_SW7_precision0_depth2) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/   \
(substractor_W10) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_1/   \
(substractor_W10) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/    \
(KOA_c_SW5_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.B_operation/ \
(adder_W4) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.A_operation/ \
(adder_W4) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/ \
(KOA_c_SW4_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/ \
(KOA_c_SW3_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.B_operation/ (adder_W6) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.A_operation/ (adder_W6) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/                        \
(KOA_c_SW6_precision0_depth2) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.Final/     \
(adder_W12) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.Subtr_2/   \
(substractor_W8) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.Subtr_1/   \
(substractor_W8) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.middle/    \
(KOA_c_SW4_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.B_operation/ \
(adder_W3) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.A_operation/ \
(adder_W3) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.right/     \
(KOA_c_SW3_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.left/      \
(KOA_c_SW3_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/                         \
(KOA_c_SW6_precision0_depth2) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.Final/      \
(adder_W12) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.Subtr_2/    \
(substractor_W8) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.Subtr_1/    \
(substractor_W8) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.middle/     \
(KOA_c_SW4_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.B_operation/ \
(adder_W3) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.A_operation/ \
(adder_W3) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.right/      \
(KOA_c_SW3_precision0_depth1) #

#   Propagate Constraints from cell                                            \
KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.left/       \
(KOA_c_SW3_precision0_depth1) #
1
dc_shell> #Revisar el diseño
dc_shell> check_design
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Thu Sep  8 00:31:01 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                             101
    Connected to power or ground (LINT-32)                         84
    Nets connected to multiple pins on same cell (LINT-33)         17

Nets                                                               10
    Unloaded nets (LINT-2)                                          8
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           50
    A tristate bus has a non tri-state driver (LINT-34)            50
--------------------------------------------------------------------------------

Warning: In design 'RecursiveKOA', net 'KOA_ASIC.main_KOA/K3.Even_RKOA.right/Result[24]' driven by pin 'KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.Final/Data_S_o[24]' has no loads. (LINT-2)
Warning: In design 'RecursiveKOA', net 'KOA_ASIC.main_KOA/Result[48]' driven by pin 'KOA_ASIC.main_KOA/K3.Even_RKOA.Final/Data_S_o[48]' has no loads. (LINT-2)
Warning: In design 'RecursiveKOA', net 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/Result[12]' driven by pin 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.Final/Data_S_o[12]' has no loads. (LINT-2)
Warning: In design 'RecursiveKOA', net 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/Result[24]' driven by pin 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.Final/Data_S_o[24]' has no loads. (LINT-2)
Warning: In design 'RecursiveKOA', net 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/Result[12]' driven by pin 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.Final/Data_S_o[12]' has no loads. (LINT-2)
Warning: In design 'RecursiveKOA', net 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/Result[26]' driven by pin 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.Final/Data_S_o[26]' has no loads. (LINT-2)
Warning: In design 'RecursiveKOA', net 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/Result[12]' driven by pin 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.Final/Data_S_o[12]' has no loads. (LINT-2)
Warning: In design 'RecursiveKOA', net 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/Result[16]' driven by pin 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.Final/Data_S_o[16]' has no loads. (LINT-2)
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[47]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[46]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[45]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[44]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[43]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[42]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[41]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[40]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[39]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[38]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 0. 
Warning: In design 'KOA_c_SW12_precision0_depth3', a pin on submodule 'K3.Even_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'KOA_c_SW12_precision0_depth3', a pin on submodule 'K3.Even_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'KOA_c_SW12_precision0_depth3', a pin on submodule 'K3.Even_RKOA.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'KOA_c_SW12_precision0_depth3', a pin on submodule 'K3.Even_RKOA.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'KOA_c_SW12_precision0_depth3', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'KOA_c_SW12_precision0_depth3', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'KOA_c_SW12_precision0_depth3', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'KOA_c_SW12_precision0_depth3', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'KOA_c_SW12_precision0_depth3', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'KOA_c_SW12_precision0_depth3', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 0. 
Warning: In design 'KOA_c_SW12_precision0_depth3', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'KOA_c_SW12_precision0_depth3', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 0. 
Warning: In design 'KOA_c_SW12_precision0_depth3', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 0. 
Warning: In design 'KOA_c_SW12_precision0_depth3', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.A_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[6]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.B_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[6]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 0. 
Warning: In design 'KOA_c_SW13_precision0_depth3', a pin on submodule 'K3.Odd_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 0. 
Warning: In design 'KOA_c_SW6_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'KOA_c_SW6_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'KOA_c_SW6_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'KOA_c_SW6_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'KOA_c_SW6_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'KOA_c_SW6_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 0. 
Warning: In design 'KOA_c_SW6_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 0. 
Warning: In design 'KOA_c_SW6_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 0. 
Warning: In design 'KOA_c_SW7_precision0_depth2', a pin on submodule 'K3.Odd_RKOA.A_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[3]' is connected to logic 0. 
Warning: In design 'KOA_c_SW7_precision0_depth2', a pin on submodule 'K3.Odd_RKOA.B_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[3]' is connected to logic 0. 
Warning: In design 'KOA_c_SW7_precision0_depth2', a pin on submodule 'K3.Odd_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'KOA_c_SW7_precision0_depth2', a pin on submodule 'K3.Odd_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'KOA_c_SW7_precision0_depth2', a pin on submodule 'K3.Odd_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'KOA_c_SW7_precision0_depth2', a pin on submodule 'K3.Odd_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'KOA_c_SW7_precision0_depth2', a pin on submodule 'K3.Odd_RKOA.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'KOA_c_SW7_precision0_depth2', a pin on submodule 'K3.Odd_RKOA.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'KOA_c_SW8_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'KOA_c_SW8_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'KOA_c_SW8_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'KOA_c_SW8_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'KOA_c_SW8_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'KOA_c_SW8_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'KOA_c_SW8_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'KOA_c_SW8_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 0. 
Warning: In design 'KOA_c_SW8_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 0. 
Warning: In design 'KOA_c_SW8_precision0_depth2', a pin on submodule 'K3.Even_RKOA.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 0. 
Warning: In design 'KOA_c_SW24_precision0_depth4', the same net is connected to more than one pin on submodule 'K3.Even_RKOA.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'KOA_c_SW24_precision0_depth4', the same net is connected to more than one pin on submodule 'K3.Even_RKOA.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'KOA_c_SW24_precision0_depth4', the same net is connected to more than one pin on submodule 'K3.Even_RKOA.Final'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[47]', 'Data_B_i[46]'', 'Data_B_i[45]', 'Data_B_i[44]', 'Data_B_i[43]', 'Data_B_i[42]', 'Data_B_i[41]', 'Data_B_i[40]', 'Data_B_i[39]', 'Data_B_i[38]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[4]', 'Data_B_i[3]', 'Data_B_i[2]', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'KOA_c_SW12_precision0_depth3', the same net is connected to more than one pin on submodule 'K3.Even_RKOA.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[13]', 'Data_B_i[12]''.
Warning: In design 'KOA_c_SW12_precision0_depth3', the same net is connected to more than one pin on submodule 'K3.Even_RKOA.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[13]', 'Data_B_i[12]''.
Warning: In design 'KOA_c_SW12_precision0_depth3', the same net is connected to more than one pin on submodule 'K3.Even_RKOA.Final'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[23]', 'Data_B_i[22]'', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[5]', 'Data_B_i[4]', 'Data_B_i[3]', 'Data_B_i[2]', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'KOA_c_SW13_precision0_depth3', the same net is connected to more than one pin on submodule 'K3.Odd_RKOA.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[15]', 'Data_B_i[14]'', 'Data_B_i[13]', 'Data_B_i[12]'.
Warning: In design 'KOA_c_SW13_precision0_depth3', the same net is connected to more than one pin on submodule 'K3.Odd_RKOA.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[15]', 'Data_B_i[14]''.
Warning: In design 'KOA_c_SW13_precision0_depth3', the same net is connected to more than one pin on submodule 'K3.Odd_RKOA.Final'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]'', 'Data_B_i[23]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[4]', 'Data_B_i[3]', 'Data_B_i[2]', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'KOA_c_SW6_precision0_depth2', the same net is connected to more than one pin on submodule 'K3.Even_RKOA.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[7]', 'Data_B_i[6]''.
Warning: In design 'KOA_c_SW6_precision0_depth2', the same net is connected to more than one pin on submodule 'K3.Even_RKOA.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[7]', 'Data_B_i[6]''.
Warning: In design 'KOA_c_SW6_precision0_depth2', the same net is connected to more than one pin on submodule 'K3.Even_RKOA.Final'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[11]', 'Data_B_i[2]'', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'KOA_c_SW7_precision0_depth2', the same net is connected to more than one pin on submodule 'K3.Odd_RKOA.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[9]', 'Data_B_i[8]'', 'Data_B_i[7]', 'Data_B_i[6]'.
Warning: In design 'KOA_c_SW7_precision0_depth2', the same net is connected to more than one pin on submodule 'K3.Odd_RKOA.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[9]', 'Data_B_i[8]''.
Warning: In design 'KOA_c_SW8_precision0_depth2', the same net is connected to more than one pin on submodule 'K3.Even_RKOA.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[9]', 'Data_B_i[8]''.
Warning: In design 'KOA_c_SW8_precision0_depth2', the same net is connected to more than one pin on submodule 'K3.Even_RKOA.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[9]', 'Data_B_i[8]''.
Warning: In design 'KOA_c_SW8_precision0_depth2', the same net is connected to more than one pin on submodule 'K3.Even_RKOA.Final'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[15]', 'Data_B_i[14]'', 'Data_B_i[3]', 'Data_B_i[2]', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/S_B[0]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Subtr_2/sub_31/Z_0'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/S_B[1]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Subtr_2/sub_31/Z_1'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/S_B[2]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Subtr_2/sub_31/Z_2'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/S_B[3]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Subtr_2/sub_31/Z_3'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/S_B[4]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Subtr_2/sub_31/Z_4'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/S_B[5]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Subtr_2/sub_31/Z_5'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/S_B[6]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Subtr_2/sub_31/Z_6'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/S_B[7]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Subtr_2/sub_31/Z_7'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/S_B[8]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Subtr_2/sub_31/Z_8'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/S_B[9]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Subtr_2/sub_31/Z_9'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/Q_right[0]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.right_lower/mult_82/Z_0'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/Q_right[1]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.right_lower/mult_82/Z_1'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/Q_right[2]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.right_lower/mult_82/Z_2'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/Q_right[3]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.right_lower/mult_82/Z_3'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/Q_right[4]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.right_lower/mult_82/Z_4'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/Q_right[5]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.right_lower/mult_82/Z_5'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/Q_right[6]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.right_lower/mult_82/Z_6'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/Q_right[7]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.right_lower/mult_82/Z_7'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/Q_left[0]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.left_high/mult_82/Z_0'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/Q_left[1]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.left_high/mult_82/Z_1'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/Q_left[2]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.left_high/mult_82/Z_2'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/Q_left[3]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.left_high/mult_82/Z_3'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/Q_left[4]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.left_high/mult_82/Z_4'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/Q_left[5]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.left_high/mult_82/Z_5'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/*Logic0*' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/U1/**logic_0**'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/sgf_result_o[0]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/mult_82/Z_0'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/sgf_result_o[1]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/mult_82/Z_1'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/sgf_result_o[2]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/mult_82/Z_2'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/sgf_result_o[3]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/mult_82/Z_3'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/sgf_result_o[4]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/mult_82/Z_4'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/sgf_result_o[5]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/mult_82/Z_5'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/sgf_result_o[0]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/mult_82/Z_0'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/sgf_result_o[1]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/mult_82/Z_1'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/sgf_result_o[2]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/mult_82/Z_2'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/sgf_result_o[3]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/mult_82/Z_3'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/sgf_result_o[4]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/mult_82/Z_4'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/sgf_result_o[5]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/mult_82/Z_5'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/sgf_result_o[6]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/mult_82/Z_6'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/sgf_result_o[7]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/mult_82/Z_7'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.B_operation/Data_A_i[3]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/U1/**logic_0**'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/Data_S_o[0]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/sub_31/Z_0'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/Data_S_o[1]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/sub_31/Z_1'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/Data_S_o[2]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/sub_31/Z_2'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/Data_S_o[3]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/sub_31/Z_3'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/Data_S_o[4]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/sub_31/Z_4'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/Data_S_o[5]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/sub_31/Z_5'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/Data_S_o[6]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/sub_31/Z_6'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/Data_S_o[7]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/sub_31/Z_7'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/Data_S_o[8]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/sub_31/Z_8'. (LINT-34)
Warning: In design 'RecursiveKOA', three-state bus 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/Data_S_o[9]' has non three-state driver 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2/sub_31/Z_9'. (LINT-34)
Warning: In design 'RecursiveKOA', multiply-driven net 'KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'RecursiveKOA', multiply-driven net 'KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.B_operation/Data_A_i[3]' is driven by constant 0. (LINT-54)
1
dc_shell> #Compilar el diseño
dc_shell> compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 161 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'KOA_c_SW12_precision0_depth3'. (OPT-1056)
Information: Uniquified 7 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W26'. (OPT-1056)
Information: Uniquified 5 instances of design 'KOA_c_SW6_precision0_depth2'. (OPT-1056)
Information: Uniquified 4 instances of design 'adder_W6'. (OPT-1056)
Information: Uniquified 3 instances of design 'KOA_c_SW7_precision0_depth2'. (OPT-1056)
Information: Uniquified 4 instances of design 'substractor_W14'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W24'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W7'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W16'. (OPT-1056)
Information: Uniquified 13 instances of design 'KOA_c_SW3_precision0_depth1'. (OPT-1056)
Information: Uniquified 10 instances of design 'adder_W3'. (OPT-1056)
Information: Uniquified 10 instances of design 'KOA_c_SW4_precision0_depth1'. (OPT-1056)
Information: Uniquified 10 instances of design 'substractor_W8'. (OPT-1056)
Information: Uniquified 8 instances of design 'adder_W4'. (OPT-1056)
Information: Uniquified 4 instances of design 'KOA_c_SW5_precision0_depth1'. (OPT-1056)
Information: Uniquified 8 instances of design 'substractor_W10'. (OPT-1056)
  Simplifying Design 'RecursiveKOA'

Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2_2'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2_1'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2_0'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy KOA_ASIC.main_KOA before Pass 1 (OPT-776)
Information: Ungrouping hierarchy finalreg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.left_high/K3.Even_RKOA.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.right/K3.Even_RKOA.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.left/K3.Even_RKOA.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.right/K3.Even_RKOA.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.left/K3.Even_RKOA.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.middle/K3.Even_RKOA.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping 88 of 104 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RecursiveKOA'
 Implement Synthetic for 'RecursiveKOA'.
Information: Added key list 'DesignWare' to design 'RecursiveKOA'. (DDB-72)
  Processing 'KOA_c_SW7_precision0_depth2_0'
 Implement Synthetic for 'KOA_c_SW7_precision0_depth2_0'.
  Processing 'KOA_c_SW7_precision0_depth2_2'
 Implement Synthetic for 'KOA_c_SW7_precision0_depth2_2'.
  Processing 'substractor_W10_0'
 Implement Synthetic for 'substractor_W10_0'.
  Processing 'substractor_W10_3'
 Implement Synthetic for 'substractor_W10_3'.
  Processing 'KOA_c_SW4_precision0_depth1_0'
 Implement Synthetic for 'KOA_c_SW4_precision0_depth1_0'.
  Processing 'KOA_c_SW3_precision0_depth1_0'
 Implement Synthetic for 'KOA_c_SW3_precision0_depth1_0'.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2_2'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2_0'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2_0'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'KOA_c_SW3_precision0_depth1_8'. (DDB-72)
Information: Added key list 'DesignWare' to design 'KOA_c_SW3_precision0_depth1_3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'KOA_c_SW3_precision0_depth1_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'KOA_c_SW7_precision0_depth2_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'KOA_c_SW7_precision0_depth2_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'KOA_c_SW4_precision0_depth1_7'. (DDB-72)
Information: Added key list 'DesignWare' to design 'substractor_W10_7'. (DDB-72)
Information: Added key list 'DesignWare' to design 'substractor_W10_6'. (DDB-72)
Information: Added key list 'DesignWare' to design 'KOA_c_SW7_precision0_depth2_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'substractor_W10_4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'substractor_W10_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'substractor_W10_5'. (DDB-72)
Information: Added key list 'DesignWare' to design 'substractor_W10_3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'KOA_c_SW4_precision0_depth1_4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'KOA_c_SW4_precision0_depth1_2'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
  Global Optimization (Phase 72)
  Global Optimization (Phase 73)
  Global Optimization (Phase 74)
  Global Optimization (Phase 75)
  Global Optimization (Phase 76)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11   28326.2      0.00       0.0       0.0                           43159.2188
    0:00:11   28326.2      0.00       0.0       0.0                           43159.2188
    0:00:11   28326.2      0.00       0.0       0.0                           43159.2188
    0:00:12   28326.2      0.00       0.0       0.0                           43159.2188

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:13   28061.3      0.00       0.0       0.0                           42664.6094
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14   28061.3      0.00       0.0       0.0                           42455.0078
  Global Optimization (Phase 77)
  Global Optimization (Phase 78)
  Global Optimization (Phase 79)
    0:00:14   28062.7      0.00       0.0       0.0                           42455.7539
    0:00:14   28062.7      0.00       0.0       0.0                           42455.7539


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14   28062.7      0.00       0.0       0.0                           42455.7539
  Global Optimization (Phase 80)
  Global Optimization (Phase 81)
  Global Optimization (Phase 82)
  Global Optimization (Phase 83)
  Global Optimization (Phase 84)
  Global Optimization (Phase 85)
  Global Optimization (Phase 86)
  Global Optimization (Phase 87)
  Global Optimization (Phase 88)
  Global Optimization (Phase 89)
  Global Optimization (Phase 90)
    0:00:14   28062.7      0.00       0.0       0.0                           42423.5195
    0:00:14   28062.7      0.00       0.0       0.0                           42423.5195
    0:00:14   28062.7      0.00       0.0       0.0                           42423.5195
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:15   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:16   28062.7      0.00       0.0       0.0                           42421.4805
    0:00:16   28062.7      0.00       0.0       0.0                           42421.9883
    0:00:16   28062.7      0.00       0.0       0.0                           42421.9883
    0:00:16   28062.7      0.00       0.0       0.0                           42421.9883
    0:00:16   28062.7      0.00       0.0       0.0                           42421.9883
    0:00:16   28061.3      0.00       0.0       0.0                           42423.2812
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2_2'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.left/K3.Even_RKOA.middle/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2_0'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.middle/K3.Odd_RKOA.right_lower/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'KOA_c_SW7_precision0_depth2_1'. (LINK-3)
Error: Unable to match ports of cell KOA_ASIC.main_KOA/K3.Even_RKOA.right/K3.Even_RKOA.middle/K3.Odd_RKOA.Final ('adder') to 'adder_W14'. (LINK-25)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
Current design is 'RecursiveKOA'.
dc_shell> #Escribir la lista de nodos a nivel de compuertas (Gate Level Netlist) que se utiliza para:
dc_shell> #- Verificar el funcionamiento lógico del sistema digital después de la Síntesis RTL.
dc_shell> #- Como una de las entradas para el sintetizador físico (IC Compiler).
dc_shell> set verilogout_no_tri true
true
dc_shell> change_names -hierarchy -rules verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
dc_shell> write -hierarchy -format verilog -output ./db/RKOA_syn.v
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Karatsuba_FPU/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/db/RKOA_syn.v'.
1
dc_shell> #Generar los reportes
dc_shell> report_power -analysis_effort high > reports/RKOA_syn_power.txt
dc_shell> report_area > reports/RKOA_syn_area.txt
dc_shell> report_cell > reports/RKOA_syn_cell.txt
dc_shell> report_qor > reports/RKOA_syn_qor.txt
dc_shell> report_timing > reports/RKOA_syn_timing.txt
dc_shell> report_port > reports/RKOA_syn_port.txt
dc_shell> #Escribir el archivo *.ddc (base de datos sintetizada)
dc_shell> write -hierarchy -format ddc -output ./db/RKOA_syn_mapped.ddc
Writing ddc file './db/RKOA_syn_mapped.ddc'.
1
dc_shell> #Escribir el archivo *.sdc (Synopsys Design Constraints), utilizado como una de las entradas
dc_shell> #para el sintetizador físico (IC Compiler)
dc_shell> write_sdc ./db/RKOA_syn.sdc
1
dc_shell> #Revisar la configuración de temporizado
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
load_b_i
Data_A_i[23]
Data_A_i[22]
Data_A_i[21]
Data_A_i[20]
Data_A_i[19]
Data_A_i[18]
Data_A_i[17]
Data_A_i[16]
Data_A_i[15]
Data_A_i[14]
Data_A_i[13]
Data_A_i[12]
Data_A_i[11]
Data_A_i[10]
Data_A_i[9]
Data_A_i[8]
Data_A_i[7]
Data_A_i[6]
Data_A_i[5]
Data_A_i[4]
Data_A_i[3]
Data_A_i[2]
Data_A_i[1]
Data_A_i[0]
Data_B_i[23]
Data_B_i[22]
Data_B_i[21]
Data_B_i[20]
Data_B_i[19]
Data_B_i[18]
Data_B_i[17]
Data_B_i[16]
Data_B_i[15]
Data_B_i[14]
Data_B_i[13]
Data_B_i[12]
Data_B_i[11]
Data_B_i[10]
Data_B_i[9]
Data_B_i[8]
Data_B_i[7]
Data_B_i[6]
Data_B_i[5]
Data_B_i[4]
Data_B_i[3]
Data_B_i[2]
Data_B_i[1]
Data_B_i[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
sgf_result_o[0]
sgf_result_o[1]
sgf_result_o[2]
sgf_result_o[3]
sgf_result_o[4]
sgf_result_o[5]
sgf_result_o[6]
sgf_result_o[7]
sgf_result_o[8]
sgf_result_o[9]
sgf_result_o[10]
sgf_result_o[11]
sgf_result_o[12]
sgf_result_o[13]
sgf_result_o[14]
sgf_result_o[15]
sgf_result_o[16]
sgf_result_o[17]
sgf_result_o[18]
sgf_result_o[19]
sgf_result_o[20]
sgf_result_o[21]
sgf_result_o[22]
sgf_result_o[23]
sgf_result_o[24]
sgf_result_o[25]
sgf_result_o[26]
sgf_result_o[27]
sgf_result_o[28]
sgf_result_o[29]
sgf_result_o[30]
sgf_result_o[31]
sgf_result_o[32]
sgf_result_o[33]
sgf_result_o[34]
sgf_result_o[35]
sgf_result_o[36]
sgf_result_o[37]
sgf_result_o[38]
sgf_result_o[39]
sgf_result_o[40]
sgf_result_o[41]
sgf_result_o[42]
sgf_result_o[43]
sgf_result_o[44]
sgf_result_o[45]
sgf_result_o[46]
sgf_result_o[47]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
dc_shell> gui_set_highlight_options -current_color orange
dc_shell> ####################################################################################################################################
dc_shell> #Institución:                          Instituto Tecnológico de Costa Rica
dc_shell> #Realizado por:		   Jorge Sequeira
dc_shell> #Proyecto:   FPU Multiplicador
dc_shell> #Herramienta:        Design Compiler  Version L-2016.03-SP3 for linux64 - Jul 18, 2016
dc_shell> #Fecha de creación:  2 de Setiembre 2016
dc_shell> #Refrencias (detalladas en el Manual - Wiki):
dc_shell> # 1. A. Chacón, 2009.
dc_shell> # 2. Manuales de Design Compiler.
dc_shell> # 3. Bindu, 2009.
dc_shell> # 4. Manual Flujo de ASICs, 2016
dc_shell> ####################################################################################################################################
dc_shell> # Eliminar diseños previos
dc_shell> remove_design -designs
Removing design 'adder_W14'
Removing design 'RecursiveKOA'
Removing design 'KOA_c_SW7_precision0_depth2_0'
Removing design 'KOA_c_SW7_precision0_depth2_2'
Removing design 'substractor_W10_3'
Removing design 'KOA_c_SW3_precision0_depth1_0'
Removing design 'KOA_c_SW7_precision0_depth2_1'
Removing design 'substractor_W10_4'
Removing design 'substractor_W10_2'
Removing design 'substractor_W10_6'
Removing design 'substractor_W10_5'
Removing design 'substractor_W10_7'
Removing design 'KOA_c_SW4_precision0_depth1_4'
Removing design 'KOA_c_SW4_precision0_depth1_2'
Removing design 'KOA_c_SW4_precision0_depth1_7'
Removing design 'KOA_c_SW3_precision0_depth1_3'
Removing design 'KOA_c_SW3_precision0_depth1_8'
1
dc_shell> # Primero se analiza el módulo principal
dc_shell> analyze -library WORK -format verilog {RecursiveKOA.v}
Running PRESTO HDLC
Compiling source file ./source/RecursiveKOA.v
Presto compilation completed successfully.
1
dc_shell> #Luego se analiza los otros módulos
dc_shell> analyze -format verilog {KOA_c_ASIC.v KOA_c_2_ASIC.v KOA_FPGA.v multiplier_combinational.v RegisterAdd.v adder.v substractor.v}
Running PRESTO HDLC
Compiling source file ./source/KOA_c_ASIC.v
Compiling source file ./source/KOA_c_2_ASIC.v
Compiling source file ./source/KOA_FPGA.v
Compiling source file ./source/multiplier_combinational.v
Compiling source file ./source/RegisterAdd.v
Compiling source file ./source/adder.v
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
1
dc_shell> #Elaboramos el módulo principal
dc_shell> elaborate RecursiveKOA -architecture verilog -library WORK
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'RecursiveKOA'.
Information: Building the design 'KOA_FPGA' instantiated from design 'RecursiveKOA' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'RecursiveKOA' with
	the parameters "W=48". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W48 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'KOA_FPGA' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "SW=12". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_FPGA' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "SW=13". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier_C' instantiated from design 'KOA_FPGA_SW12' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier_C' instantiated from design 'KOA_FPGA_SW13' with
	the parameters "W=13". (HDL-193)
Presto compilation completed successfully.
1
Current design is 'RecursiveKOA'.
dc_shell> #Enlazar los demás módulos al módulo principal
dc_shell> link

  Linking design 'RecursiveKOA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (10 designs)              /home/local/ESTUDIANTES/jsequeira/Karatsuba_FPU/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/RecursiveKOA.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

1
dc_shell> #Escribir el archivo *.ddc (base de datos sin sintetizar)
dc_shell> write -hierarchy -format ddc -output ./db/RKOA_syn_unmapped.ddc
Writing ddc file './db/RKOA_syn_unmapped.ddc'.
1
dc_shell> #Aplicar especificaciones de diseño (constraints)
dc_shell> source RKOA_syn_constraints.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
dc_shell> propagate_constraints

#   Propagate Constraints from cell finalreg/ (RegisterAdd_W48) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/ (KOA_FPGA_SW24) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Final/ (adder_W48) \
#

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Subtr_2/           \
(substractor_W26) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Subtr_1/           \
(substractor_W26) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.middle/            \
(KOA_FPGA_SW13) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.middle/K1.main/    \
(multiplier_C_W13) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.B_operation/       \
(adder_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.A_operation/       \
(adder_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.right/             \
(KOA_FPGA_SW12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.right/K1.main/     \
(multiplier_C_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.left/              \
(KOA_FPGA_SW12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.left/K1.main/      \
(multiplier_C_W12) #
1
dc_shell> #Revisar el diseño
dc_shell> check_design
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Thu Sep  8 00:33:35 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              29
    Connected to power or ground (LINT-32)                         26
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'RecursiveKOA', net 'KOA_FPGA.main_KOA/Result[48]' driven by pin 'KOA_FPGA.main_KOA/K2.K3.Final/Data_S_o[48]' has no loads. (LINT-2)
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[47]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[46]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[45]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[44]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[43]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[42]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[41]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[40]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[39]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[38]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Final'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[47]', 'Data_B_i[46]'', 'Data_B_i[45]', 'Data_B_i[44]', 'Data_B_i[43]', 'Data_B_i[42]', 'Data_B_i[41]', 'Data_B_i[40]', 'Data_B_i[39]', 'Data_B_i[38]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[4]', 'Data_B_i[3]', 'Data_B_i[2]', 'Data_B_i[1]', 'Data_B_i[0]'.
1
dc_shell> #Compilar el diseño
dc_shell> compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 30 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'KOA_FPGA_SW12'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W26'. (OPT-1056)
Information: Uniquified 2 instances of design 'multiplier_C_W12'. (OPT-1056)
  Simplifying Design 'RecursiveKOA'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy KOA_FPGA.main_KOA before Pass 1 (OPT-776)
Information: Ungrouping hierarchy finalreg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.left/K1.main before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.middle/K1.main before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.right/K1.main before Pass 1 (OPT-776)
Information: Ungrouping 13 of 14 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RecursiveKOA'
 Implement Synthetic for 'RecursiveKOA'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'RecursiveKOA'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 91)
  Global Optimization (Phase 92)
  Global Optimization (Phase 93)
  Global Optimization (Phase 94)
  Global Optimization (Phase 95)
  Global Optimization (Phase 96)
  Global Optimization (Phase 97)
  Global Optimization (Phase 98)
  Global Optimization (Phase 99)
  Global Optimization (Phase 100)
  Global Optimization (Phase 101)
  Global Optimization (Phase 102)
  Global Optimization (Phase 103)
  Global Optimization (Phase 104)
  Global Optimization (Phase 105)
  Global Optimization (Phase 106)
  Global Optimization (Phase 107)
  Global Optimization (Phase 108)
  Global Optimization (Phase 109)
  Global Optimization (Phase 110)
  Global Optimization (Phase 111)
  Global Optimization (Phase 112)
  Global Optimization (Phase 113)
  Global Optimization (Phase 114)
  Global Optimization (Phase 115)
  Global Optimization (Phase 116)
  Global Optimization (Phase 117)
  Global Optimization (Phase 118)
  Global Optimization (Phase 119)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:10   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:10   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:11   19458.7      0.00       0.0     387.1                           25237.8965

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:12   19444.3      0.00       0.0     386.0                           25207.2520
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
  Global Optimization (Phase 120)
  Global Optimization (Phase 121)
  Global Optimization (Phase 122)
    0:00:15   20893.0      0.00       0.0       0.0                           26048.2363
    0:00:15   20893.0      0.00       0.0       0.0                           26048.2363


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   20893.0      0.00       0.0       0.0                           26048.2363
  Global Optimization (Phase 123)
  Global Optimization (Phase 124)
  Global Optimization (Phase 125)
  Global Optimization (Phase 126)
  Global Optimization (Phase 127)
  Global Optimization (Phase 128)
  Global Optimization (Phase 129)
  Global Optimization (Phase 130)
  Global Optimization (Phase 131)
  Global Optimization (Phase 132)
  Global Optimization (Phase 133)
  Global Optimization (Phase 134)
  Global Optimization (Phase 135)
  Global Optimization (Phase 136)
    0:00:16   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:16   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:16   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:17   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:17   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:19   20520.0      0.00       0.0       0.0                           26164.1309
    0:00:19   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:19   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20148.5      0.00       0.0       0.0                           25683.3223
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
Current design is 'RecursiveKOA'.
dc_shell> #Escribir la lista de nodos a nivel de compuertas (Gate Level Netlist) que se utiliza para:
dc_shell> #- Verificar el funcionamiento lógico del sistema digital después de la Síntesis RTL.
dc_shell> #- Como una de las entradas para el sintetizador físico (IC Compiler).
dc_shell> set verilogout_no_tri true
true
dc_shell> change_names -hierarchy -rules verilog
1
dc_shell> write -hierarchy -format verilog -output ./db/RKOA_syn.v
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Karatsuba_FPU/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/db/RKOA_syn.v'.
1
dc_shell> #Generar los reportes
dc_shell> report_power -analysis_effort high > reports/RKOA_syn_power.txt
dc_shell> report_area > reports/RKOA_syn_area.txt
dc_shell> report_cell > reports/RKOA_syn_cell.txt
dc_shell> report_qor > reports/RKOA_syn_qor.txt
dc_shell> report_timing > reports/RKOA_syn_timing.txt
dc_shell> report_port > reports/RKOA_syn_port.txt
dc_shell> #Escribir el archivo *.ddc (base de datos sintetizada)
dc_shell> write -hierarchy -format ddc -output ./db/RKOA_syn_mapped.ddc
Writing ddc file './db/RKOA_syn_mapped.ddc'.
1
dc_shell> #Escribir el archivo *.sdc (Synopsys Design Constraints), utilizado como una de las entradas
dc_shell> #para el sintetizador físico (IC Compiler)
dc_shell> write_sdc ./db/RKOA_syn.sdc
1
dc_shell> #Revisar la configuración de temporizado
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
load_b_i
Data_A_i[23]
Data_A_i[22]
Data_A_i[21]
Data_A_i[20]
Data_A_i[19]
Data_A_i[18]
Data_A_i[17]
Data_A_i[16]
Data_A_i[15]
Data_A_i[14]
Data_A_i[13]
Data_A_i[12]
Data_A_i[11]
Data_A_i[10]
Data_A_i[9]
Data_A_i[8]
Data_A_i[7]
Data_A_i[6]
Data_A_i[5]
Data_A_i[4]
Data_A_i[3]
Data_A_i[2]
Data_A_i[1]
Data_A_i[0]
Data_B_i[23]
Data_B_i[22]
Data_B_i[21]
Data_B_i[20]
Data_B_i[19]
Data_B_i[18]
Data_B_i[17]
Data_B_i[16]
Data_B_i[15]
Data_B_i[14]
Data_B_i[13]
Data_B_i[12]
Data_B_i[11]
Data_B_i[10]
Data_B_i[9]
Data_B_i[8]
Data_B_i[7]
Data_B_i[6]
Data_B_i[5]
Data_B_i[4]
Data_B_i[3]
Data_B_i[2]
Data_B_i[1]
Data_B_i[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
sgf_result_o[0]
sgf_result_o[1]
sgf_result_o[2]
sgf_result_o[3]
sgf_result_o[4]
sgf_result_o[5]
sgf_result_o[6]
sgf_result_o[7]
sgf_result_o[8]
sgf_result_o[9]
sgf_result_o[10]
sgf_result_o[11]
sgf_result_o[12]
sgf_result_o[13]
sgf_result_o[14]
sgf_result_o[15]
sgf_result_o[16]
sgf_result_o[17]
sgf_result_o[18]
sgf_result_o[19]
sgf_result_o[20]
sgf_result_o[21]
sgf_result_o[22]
sgf_result_o[23]
sgf_result_o[24]
sgf_result_o[25]
sgf_result_o[26]
sgf_result_o[27]
sgf_result_o[28]
sgf_result_o[29]
sgf_result_o[30]
sgf_result_o[31]
sgf_result_o[32]
sgf_result_o[33]
sgf_result_o[34]
sgf_result_o[35]
sgf_result_o[36]
sgf_result_o[37]
sgf_result_o[38]
sgf_result_o[39]
sgf_result_o[40]
sgf_result_o[41]
sgf_result_o[42]
sgf_result_o[43]
sgf_result_o[44]
sgf_result_o[45]
sgf_result_o[46]
sgf_result_o[47]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
dc_shell> ####################################################################################################################################
dc_shell> #Institución:                          Instituto Tecnológico de Costa Rica
dc_shell> #Realizado por:		   Jorge Sequeira
dc_shell> #Proyecto:   FPU Multiplicador
dc_shell> #Herramienta:        Design Compiler  Version L-2016.03-SP3 for linux64 - Jul 18, 2016
dc_shell> #Fecha de creación:  2 de Setiembre 2016
dc_shell> #Refrencias (detalladas en el Manual - Wiki):
dc_shell> # 1. A. Chacón, 2009.
dc_shell> # 2. Manuales de Design Compiler.
dc_shell> # 3. Bindu, 2009.
dc_shell> # 4. Manual Flujo de ASICs, 2016
dc_shell> ####################################################################################################################################
dc_shell> # Eliminar diseños previos
dc_shell> remove_design -designs
Removing design 'RecursiveKOA'
1
dc_shell> # Primero se analiza el módulo principal
dc_shell> analyze -library WORK -format verilog {Sgf_Multiplication.v}
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
1
dc_shell> #Luego se analiza los otros módulos
dc_shell> analyze -format verilog {multiplier.v KOA_c_ASIC.v KOA_c_2_ASIC.v KOA_FPGA.v multiplier_combinational.v RegisterAdd.v adder.v substractor.v}
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Compiling source file ./source/KOA_c_ASIC.v
Compiling source file ./source/KOA_c_2_ASIC.v
Compiling source file ./source/KOA_FPGA.v
Compiling source file ./source/multiplier_combinational.v
Compiling source file ./source/RegisterAdd.v
Compiling source file ./source/adder.v
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
1
dc_shell> #Elaboramos el módulo principal
dc_shell> elaborate RecursiveKOA -architecture verilog -library WORK
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'RecursiveKOA'.
Information: Building the design 'KOA_FPGA' instantiated from design 'RecursiveKOA' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'RecursiveKOA' with
	the parameters "W=48". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W48 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'KOA_FPGA' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "SW=12". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_FPGA' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "SW=13". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier_C' instantiated from design 'KOA_FPGA_SW12' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier_C' instantiated from design 'KOA_FPGA_SW13' with
	the parameters "W=13". (HDL-193)
Presto compilation completed successfully.
1
Current design is 'RecursiveKOA'.
dc_shell> #Enlazar los demás módulos al módulo principal
dc_shell> link

  Linking design 'RecursiveKOA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (10 designs)              /home/local/ESTUDIANTES/jsequeira/Karatsuba_FPU/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/RecursiveKOA.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

1
dc_shell> #Escribir el archivo *.ddc (base de datos sin sintetizar)
dc_shell> write -hierarchy -format ddc -output ./db/RKOA_syn_unmapped.ddc
Writing ddc file './db/RKOA_syn_unmapped.ddc'.
1
dc_shell> #Aplicar especificaciones de diseño (constraints)
dc_shell> source RKOA_syn_constraints.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
dc_shell> propagate_constraints

#   Propagate Constraints from cell finalreg/ (RegisterAdd_W48) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/ (KOA_FPGA_SW24) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Final/ (adder_W48) \
#

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Subtr_2/           \
(substractor_W26) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Subtr_1/           \
(substractor_W26) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.middle/            \
(KOA_FPGA_SW13) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.middle/K1.main/    \
(multiplier_C_W13) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.B_operation/       \
(adder_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.A_operation/       \
(adder_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.right/             \
(KOA_FPGA_SW12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.right/K1.main/     \
(multiplier_C_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.left/              \
(KOA_FPGA_SW12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.left/K1.main/      \
(multiplier_C_W12) #
1
dc_shell> #Revisar el diseño
dc_shell> check_design
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Thu Sep  8 00:44:24 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              29
    Connected to power or ground (LINT-32)                         26
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'RecursiveKOA', net 'KOA_FPGA.main_KOA/Result[48]' driven by pin 'KOA_FPGA.main_KOA/K2.K3.Final/Data_S_o[48]' has no loads. (LINT-2)
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[47]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[46]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[45]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[44]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[43]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[42]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[41]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[40]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[39]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[38]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Final'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[47]', 'Data_B_i[46]'', 'Data_B_i[45]', 'Data_B_i[44]', 'Data_B_i[43]', 'Data_B_i[42]', 'Data_B_i[41]', 'Data_B_i[40]', 'Data_B_i[39]', 'Data_B_i[38]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[4]', 'Data_B_i[3]', 'Data_B_i[2]', 'Data_B_i[1]', 'Data_B_i[0]'.
1
dc_shell> #Compilar el diseño
dc_shell> compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 30 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'KOA_FPGA_SW12'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W26'. (OPT-1056)
Information: Uniquified 2 instances of design 'multiplier_C_W12'. (OPT-1056)
  Simplifying Design 'RecursiveKOA'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy KOA_FPGA.main_KOA before Pass 1 (OPT-776)
Information: Ungrouping hierarchy finalreg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.left/K1.main before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.middle/K1.main before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.right/K1.main before Pass 1 (OPT-776)
Information: Ungrouping 13 of 14 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RecursiveKOA'
 Implement Synthetic for 'RecursiveKOA'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'RecursiveKOA'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 137)
  Global Optimization (Phase 138)
  Global Optimization (Phase 139)
  Global Optimization (Phase 140)
  Global Optimization (Phase 141)
  Global Optimization (Phase 142)
  Global Optimization (Phase 143)
  Global Optimization (Phase 144)
  Global Optimization (Phase 145)
  Global Optimization (Phase 146)
  Global Optimization (Phase 147)
  Global Optimization (Phase 148)
  Global Optimization (Phase 149)
  Global Optimization (Phase 150)
  Global Optimization (Phase 151)
  Global Optimization (Phase 152)
  Global Optimization (Phase 153)
  Global Optimization (Phase 154)
  Global Optimization (Phase 155)
  Global Optimization (Phase 156)
  Global Optimization (Phase 157)
  Global Optimization (Phase 158)
  Global Optimization (Phase 159)
  Global Optimization (Phase 160)
  Global Optimization (Phase 161)
  Global Optimization (Phase 162)
  Global Optimization (Phase 163)
  Global Optimization (Phase 164)
  Global Optimization (Phase 165)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:11   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:11   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:11   19458.7      0.00       0.0     387.1                           25237.8965

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:13   19444.3      0.00       0.0     386.0                           25207.2520
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14   19444.3      0.00       0.0     384.9                           25104.2227
  Global Optimization (Phase 166)
  Global Optimization (Phase 167)
  Global Optimization (Phase 168)
    0:00:16   20893.0      0.00       0.0       0.0                           26048.2363
    0:00:16   20893.0      0.00       0.0       0.0                           26048.2363


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:16   20893.0      0.00       0.0       0.0                           26048.2363
  Global Optimization (Phase 169)
  Global Optimization (Phase 170)
  Global Optimization (Phase 171)
  Global Optimization (Phase 172)
  Global Optimization (Phase 173)
  Global Optimization (Phase 174)
  Global Optimization (Phase 175)
  Global Optimization (Phase 176)
  Global Optimization (Phase 177)
  Global Optimization (Phase 178)
  Global Optimization (Phase 179)
  Global Optimization (Phase 180)
  Global Optimization (Phase 181)
  Global Optimization (Phase 182)
    0:00:17   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:17   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:17   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:18   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:18   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:18   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:19   20520.0      0.00       0.0       0.0                           26164.1309
    0:00:20   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:21   20148.5      0.00       0.0       0.0                           25683.3223
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
Current design is 'RecursiveKOA'.
dc_shell> #Escribir la lista de nodos a nivel de compuertas (Gate Level Netlist) que se utiliza para:
dc_shell> #- Verificar el funcionamiento lógico del sistema digital después de la Síntesis RTL.
dc_shell> #- Como una de las entradas para el sintetizador físico (IC Compiler).
dc_shell> set verilogout_no_tri true
true
dc_shell> change_names -hierarchy -rules verilog
1
dc_shell> write -hierarchy -format verilog -output ./db/RKOA_syn.v
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Karatsuba_FPU/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/db/RKOA_syn.v'.
1
dc_shell> #Generar los reportes
dc_shell> report_power -analysis_effort high > reports/RKOA_syn_power.txt
dc_shell> report_area > reports/RKOA_syn_area.txt
dc_shell> report_cell > reports/RKOA_syn_cell.txt
dc_shell> report_qor > reports/RKOA_syn_qor.txt
dc_shell> report_timing > reports/RKOA_syn_timing.txt
dc_shell> report_port > reports/RKOA_syn_port.txt
dc_shell> #Escribir el archivo *.ddc (base de datos sintetizada)
dc_shell> write -hierarchy -format ddc -output ./db/RKOA_syn_mapped.ddc
Writing ddc file './db/RKOA_syn_mapped.ddc'.
1
dc_shell> #Escribir el archivo *.sdc (Synopsys Design Constraints), utilizado como una de las entradas
dc_shell> #para el sintetizador físico (IC Compiler)
dc_shell> write_sdc ./db/RKOA_syn.sdc
1
dc_shell> #Revisar la configuración de temporizado
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
load_b_i
Data_A_i[23]
Data_A_i[22]
Data_A_i[21]
Data_A_i[20]
Data_A_i[19]
Data_A_i[18]
Data_A_i[17]
Data_A_i[16]
Data_A_i[15]
Data_A_i[14]
Data_A_i[13]
Data_A_i[12]
Data_A_i[11]
Data_A_i[10]
Data_A_i[9]
Data_A_i[8]
Data_A_i[7]
Data_A_i[6]
Data_A_i[5]
Data_A_i[4]
Data_A_i[3]
Data_A_i[2]
Data_A_i[1]
Data_A_i[0]
Data_B_i[23]
Data_B_i[22]
Data_B_i[21]
Data_B_i[20]
Data_B_i[19]
Data_B_i[18]
Data_B_i[17]
Data_B_i[16]
Data_B_i[15]
Data_B_i[14]
Data_B_i[13]
Data_B_i[12]
Data_B_i[11]
Data_B_i[10]
Data_B_i[9]
Data_B_i[8]
Data_B_i[7]
Data_B_i[6]
Data_B_i[5]
Data_B_i[4]
Data_B_i[3]
Data_B_i[2]
Data_B_i[1]
Data_B_i[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
sgf_result_o[0]
sgf_result_o[1]
sgf_result_o[2]
sgf_result_o[3]
sgf_result_o[4]
sgf_result_o[5]
sgf_result_o[6]
sgf_result_o[7]
sgf_result_o[8]
sgf_result_o[9]
sgf_result_o[10]
sgf_result_o[11]
sgf_result_o[12]
sgf_result_o[13]
sgf_result_o[14]
sgf_result_o[15]
sgf_result_o[16]
sgf_result_o[17]
sgf_result_o[18]
sgf_result_o[19]
sgf_result_o[20]
sgf_result_o[21]
sgf_result_o[22]
sgf_result_o[23]
sgf_result_o[24]
sgf_result_o[25]
sgf_result_o[26]
sgf_result_o[27]
sgf_result_o[28]
sgf_result_o[29]
sgf_result_o[30]
sgf_result_o[31]
sgf_result_o[32]
sgf_result_o[33]
sgf_result_o[34]
sgf_result_o[35]
sgf_result_o[36]
sgf_result_o[37]
sgf_result_o[38]
sgf_result_o[39]
sgf_result_o[40]
sgf_result_o[41]
sgf_result_o[42]
sgf_result_o[43]
sgf_result_o[44]
sgf_result_o[45]
sgf_result_o[46]
sgf_result_o[47]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
dc_shell> ####################################################################################################################################
dc_shell> #Institución:                          Instituto Tecnológico de Costa Rica
dc_shell> #Realizado por:		   Jorge Sequeira
dc_shell> #Proyecto:   FPU Multiplicador
dc_shell> #Herramienta:        Design Compiler  Version L-2016.03-SP3 for linux64 - Jul 18, 2016
dc_shell> #Fecha de creación:  2 de Setiembre 2016
dc_shell> #Refrencias (detalladas en el Manual - Wiki):
dc_shell> # 1. A. Chacón, 2009.
dc_shell> # 2. Manuales de Design Compiler.
dc_shell> # 3. Bindu, 2009.
dc_shell> # 4. Manual Flujo de ASICs, 2016
dc_shell> ####################################################################################################################################
dc_shell> # Eliminar diseños previos
dc_shell> remove_design -designs
Removing design 'RecursiveKOA'
1
dc_shell> # Primero se analiza el módulo principal
dc_shell> analyze -library WORK -format verilog {Sgf_Multiplication.v}
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
1
dc_shell> #Luego se analiza los otros módulos
dc_shell> analyze -format verilog {multiplier.v KOA_c_ASIC.v KOA_c_2_ASIC.v KOA_FPGA.v multiplier_combinational.v RegisterAdd.v adder.v substractor.v}
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Compiling source file ./source/KOA_c_ASIC.v
Compiling source file ./source/KOA_c_2_ASIC.v
Compiling source file ./source/KOA_FPGA.v
Compiling source file ./source/multiplier_combinational.v
Compiling source file ./source/RegisterAdd.v
Compiling source file ./source/adder.v
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
1
dc_shell> #Elaboramos el módulo principal
dc_shell> elaborate RecursiveKOA -architecture verilog -library WORK
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'RecursiveKOA'.
Information: Building the design 'KOA_FPGA' instantiated from design 'RecursiveKOA' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'RecursiveKOA' with
	the parameters "W=48". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W48 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'KOA_FPGA' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "SW=12". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_FPGA' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "SW=13". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier_C' instantiated from design 'KOA_FPGA_SW12' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier_C' instantiated from design 'KOA_FPGA_SW13' with
	the parameters "W=13". (HDL-193)
Presto compilation completed successfully.
1
Current design is 'RecursiveKOA'.
dc_shell> #Enlazar los demás módulos al módulo principal
dc_shell> link

  Linking design 'RecursiveKOA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (10 designs)              /home/local/ESTUDIANTES/jsequeira/Karatsuba_FPU/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/RecursiveKOA.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

1
dc_shell> #Escribir el archivo *.ddc (base de datos sin sintetizar)
dc_shell> write -hierarchy -format ddc -output ./db/RKOA_syn_unmapped.ddc
Writing ddc file './db/RKOA_syn_unmapped.ddc'.
1
dc_shell> #Aplicar especificaciones de diseño (constraints)
dc_shell> source RKOA_syn_constraints.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
dc_shell> propagate_constraints

#   Propagate Constraints from cell finalreg/ (RegisterAdd_W48) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/ (KOA_FPGA_SW24) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Final/ (adder_W48) \
#

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Subtr_2/           \
(substractor_W26) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Subtr_1/           \
(substractor_W26) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.middle/            \
(KOA_FPGA_SW13) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.middle/K1.main/    \
(multiplier_C_W13) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.B_operation/       \
(adder_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.A_operation/       \
(adder_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.right/             \
(KOA_FPGA_SW12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.right/K1.main/     \
(multiplier_C_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.left/              \
(KOA_FPGA_SW12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.left/K1.main/      \
(multiplier_C_W12) #
1
dc_shell> #Revisar el diseño
dc_shell> check_design
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Thu Sep  8 00:45:05 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              29
    Connected to power or ground (LINT-32)                         26
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'RecursiveKOA', net 'KOA_FPGA.main_KOA/Result[48]' driven by pin 'KOA_FPGA.main_KOA/K2.K3.Final/Data_S_o[48]' has no loads. (LINT-2)
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[47]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[46]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[45]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[44]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[43]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[42]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[41]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[40]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[39]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[38]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Final'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[47]', 'Data_B_i[46]'', 'Data_B_i[45]', 'Data_B_i[44]', 'Data_B_i[43]', 'Data_B_i[42]', 'Data_B_i[41]', 'Data_B_i[40]', 'Data_B_i[39]', 'Data_B_i[38]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[4]', 'Data_B_i[3]', 'Data_B_i[2]', 'Data_B_i[1]', 'Data_B_i[0]'.
1
dc_shell> #Compilar el diseño
dc_shell> compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 30 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'KOA_FPGA_SW12'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W26'. (OPT-1056)
Information: Uniquified 2 instances of design 'multiplier_C_W12'. (OPT-1056)
  Simplifying Design 'RecursiveKOA'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy KOA_FPGA.main_KOA before Pass 1 (OPT-776)
Information: Ungrouping hierarchy finalreg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.left/K1.main before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.middle/K1.main before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.right/K1.main before Pass 1 (OPT-776)
Information: Ungrouping 13 of 14 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RecursiveKOA'
 Implement Synthetic for 'RecursiveKOA'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'RecursiveKOA'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 183)
  Global Optimization (Phase 184)
  Global Optimization (Phase 185)
  Global Optimization (Phase 186)
  Global Optimization (Phase 187)
  Global Optimization (Phase 188)
  Global Optimization (Phase 189)
  Global Optimization (Phase 190)
  Global Optimization (Phase 191)
  Global Optimization (Phase 192)
  Global Optimization (Phase 193)
  Global Optimization (Phase 194)
  Global Optimization (Phase 195)
  Global Optimization (Phase 196)
  Global Optimization (Phase 197)
  Global Optimization (Phase 198)
  Global Optimization (Phase 199)
  Global Optimization (Phase 200)
  Global Optimization (Phase 201)
  Global Optimization (Phase 202)
  Global Optimization (Phase 203)
  Global Optimization (Phase 204)
  Global Optimization (Phase 205)
  Global Optimization (Phase 206)
  Global Optimization (Phase 207)
  Global Optimization (Phase 208)
  Global Optimization (Phase 209)
  Global Optimization (Phase 210)
  Global Optimization (Phase 211)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:10   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:10   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:11   19458.7      0.00       0.0     387.1                           25237.8965

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:12   19444.3      0.00       0.0     386.0                           25207.2520
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
  Global Optimization (Phase 212)
  Global Optimization (Phase 213)
  Global Optimization (Phase 214)
    0:00:15   20893.0      0.00       0.0       0.0                           26048.2363
    0:00:15   20893.0      0.00       0.0       0.0                           26048.2363


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   20893.0      0.00       0.0       0.0                           26048.2363
  Global Optimization (Phase 215)
  Global Optimization (Phase 216)
  Global Optimization (Phase 217)
  Global Optimization (Phase 218)
  Global Optimization (Phase 219)
  Global Optimization (Phase 220)
  Global Optimization (Phase 221)
  Global Optimization (Phase 222)
  Global Optimization (Phase 223)
  Global Optimization (Phase 224)
  Global Optimization (Phase 225)
  Global Optimization (Phase 226)
  Global Optimization (Phase 227)
  Global Optimization (Phase 228)
    0:00:16   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:16   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:16   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:16   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:17   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:17   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:19   20520.0      0.00       0.0       0.0                           26164.1309
    0:00:19   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:19   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:19   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:19   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20148.5      0.00       0.0       0.0                           25683.3223
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
Current design is 'RecursiveKOA'.
dc_shell> #Escribir la lista de nodos a nivel de compuertas (Gate Level Netlist) que se utiliza para:
dc_shell> #- Verificar el funcionamiento lógico del sistema digital después de la Síntesis RTL.
dc_shell> #- Como una de las entradas para el sintetizador físico (IC Compiler).
dc_shell> set verilogout_no_tri true
true
dc_shell> change_names -hierarchy -rules verilog
1
dc_shell> write -hierarchy -format verilog -output ./db/RKOA_syn.v
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Karatsuba_FPU/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/db/RKOA_syn.v'.
1
dc_shell> #Generar los reportes
dc_shell> report_power -analysis_effort high > reports/RKOA_syn_power.txt
dc_shell> report_area > reports/RKOA_syn_area.txt
dc_shell> report_cell > reports/RKOA_syn_cell.txt
dc_shell> report_qor > reports/RKOA_syn_qor.txt
dc_shell> report_timing > reports/RKOA_syn_timing.txt
dc_shell> report_port > reports/RKOA_syn_port.txt
dc_shell> #Escribir el archivo *.ddc (base de datos sintetizada)
dc_shell> write -hierarchy -format ddc -output ./db/RKOA_syn_mapped.ddc
Writing ddc file './db/RKOA_syn_mapped.ddc'.
1
dc_shell> #Escribir el archivo *.sdc (Synopsys Design Constraints), utilizado como una de las entradas
dc_shell> #para el sintetizador físico (IC Compiler)
dc_shell> write_sdc ./db/RKOA_syn.sdc
1
dc_shell> #Revisar la configuración de temporizado
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
load_b_i
Data_A_i[23]
Data_A_i[22]
Data_A_i[21]
Data_A_i[20]
Data_A_i[19]
Data_A_i[18]
Data_A_i[17]
Data_A_i[16]
Data_A_i[15]
Data_A_i[14]
Data_A_i[13]
Data_A_i[12]
Data_A_i[11]
Data_A_i[10]
Data_A_i[9]
Data_A_i[8]
Data_A_i[7]
Data_A_i[6]
Data_A_i[5]
Data_A_i[4]
Data_A_i[3]
Data_A_i[2]
Data_A_i[1]
Data_A_i[0]
Data_B_i[23]
Data_B_i[22]
Data_B_i[21]
Data_B_i[20]
Data_B_i[19]
Data_B_i[18]
Data_B_i[17]
Data_B_i[16]
Data_B_i[15]
Data_B_i[14]
Data_B_i[13]
Data_B_i[12]
Data_B_i[11]
Data_B_i[10]
Data_B_i[9]
Data_B_i[8]
Data_B_i[7]
Data_B_i[6]
Data_B_i[5]
Data_B_i[4]
Data_B_i[3]
Data_B_i[2]
Data_B_i[1]
Data_B_i[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
sgf_result_o[0]
sgf_result_o[1]
sgf_result_o[2]
sgf_result_o[3]
sgf_result_o[4]
sgf_result_o[5]
sgf_result_o[6]
sgf_result_o[7]
sgf_result_o[8]
sgf_result_o[9]
sgf_result_o[10]
sgf_result_o[11]
sgf_result_o[12]
sgf_result_o[13]
sgf_result_o[14]
sgf_result_o[15]
sgf_result_o[16]
sgf_result_o[17]
sgf_result_o[18]
sgf_result_o[19]
sgf_result_o[20]
sgf_result_o[21]
sgf_result_o[22]
sgf_result_o[23]
sgf_result_o[24]
sgf_result_o[25]
sgf_result_o[26]
sgf_result_o[27]
sgf_result_o[28]
sgf_result_o[29]
sgf_result_o[30]
sgf_result_o[31]
sgf_result_o[32]
sgf_result_o[33]
sgf_result_o[34]
sgf_result_o[35]
sgf_result_o[36]
sgf_result_o[37]
sgf_result_o[38]
sgf_result_o[39]
sgf_result_o[40]
sgf_result_o[41]
sgf_result_o[42]
sgf_result_o[43]
sgf_result_o[44]
sgf_result_o[45]
sgf_result_o[46]
sgf_result_o[47]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
dc_shell> ####################################################################################################################################
dc_shell> #Institución:                          Instituto Tecnológico de Costa Rica
dc_shell> #Realizado por:		   Jorge Sequeira
dc_shell> #Proyecto:   FPU Multiplicador
dc_shell> #Herramienta:        Design Compiler  Version L-2016.03-SP3 for linux64 - Jul 18, 2016
dc_shell> #Fecha de creación:  2 de Setiembre 2016
dc_shell> #Refrencias (detalladas en el Manual - Wiki):
dc_shell> # 1. A. Chacón, 2009.
dc_shell> # 2. Manuales de Design Compiler.
dc_shell> # 3. Bindu, 2009.
dc_shell> # 4. Manual Flujo de ASICs, 2016
dc_shell> ####################################################################################################################################
dc_shell> # Eliminar diseños previos
dc_shell> remove_design -designs
Removing design 'RecursiveKOA'
1
dc_shell> # Primero se analiza el módulo principal
dc_shell> # analyze -library WORK -format verilog {Sgf_Multiplication.v}
dc_shell> analyze -library WORK -format verilog {RecursiveKOA.v}
Running PRESTO HDLC
Compiling source file ./source/RecursiveKOA.v
Presto compilation completed successfully.
1
dc_shell> #Luego se analiza los otros módulos
dc_shell> analyze -format verilog {multiplier.v KOA_c_ASIC.v KOA_c_2_ASIC.v KOA_FPGA.v multiplier_combinational.v RegisterAdd.v adder.v substractor.v}
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Compiling source file ./source/KOA_c_ASIC.v
Compiling source file ./source/KOA_c_2_ASIC.v
Compiling source file ./source/KOA_FPGA.v
Compiling source file ./source/multiplier_combinational.v
Compiling source file ./source/RegisterAdd.v
Compiling source file ./source/adder.v
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
1
dc_shell> #Elaboramos el módulo principal
dc_shell> elaborate RecursiveKOA -architecture verilog -library WORK
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'RecursiveKOA'.
Information: Building the design 'KOA_FPGA' instantiated from design 'RecursiveKOA' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'RecursiveKOA' with
	the parameters "W=48". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W48 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'KOA_FPGA' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "SW=12". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_FPGA' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "SW=13". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier_C' instantiated from design 'KOA_FPGA_SW12' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier_C' instantiated from design 'KOA_FPGA_SW13' with
	the parameters "W=13". (HDL-193)
Presto compilation completed successfully.
1
Current design is 'RecursiveKOA'.
dc_shell> #Enlazar los demás módulos al módulo principal
dc_shell> link

  Linking design 'RecursiveKOA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (10 designs)              /home/local/ESTUDIANTES/jsequeira/Karatsuba_FPU/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/RecursiveKOA.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

1
dc_shell> #Escribir el archivo *.ddc (base de datos sin sintetizar)
dc_shell> write -hierarchy -format ddc -output ./db/RKOA_syn_unmapped.ddc
Writing ddc file './db/RKOA_syn_unmapped.ddc'.
1
dc_shell> #Aplicar especificaciones de diseño (constraints)
dc_shell> source RKOA_syn_constraints.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
dc_shell> propagate_constraints

#   Propagate Constraints from cell finalreg/ (RegisterAdd_W48) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/ (KOA_FPGA_SW24) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Final/ (adder_W48) \
#

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Subtr_2/           \
(substractor_W26) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Subtr_1/           \
(substractor_W26) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.middle/            \
(KOA_FPGA_SW13) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.middle/K1.main/    \
(multiplier_C_W13) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.B_operation/       \
(adder_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.A_operation/       \
(adder_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.right/             \
(KOA_FPGA_SW12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.right/K1.main/     \
(multiplier_C_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.left/              \
(KOA_FPGA_SW12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.left/K1.main/      \
(multiplier_C_W12) #
1
dc_shell> #Revisar el diseño
dc_shell> check_design
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Thu Sep  8 00:52:58 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              29
    Connected to power or ground (LINT-32)                         26
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'RecursiveKOA', net 'KOA_FPGA.main_KOA/Result[48]' driven by pin 'KOA_FPGA.main_KOA/K2.K3.Final/Data_S_o[48]' has no loads. (LINT-2)
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[47]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[46]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[45]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[44]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[43]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[42]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[41]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[40]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[39]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[38]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Final'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[47]', 'Data_B_i[46]'', 'Data_B_i[45]', 'Data_B_i[44]', 'Data_B_i[43]', 'Data_B_i[42]', 'Data_B_i[41]', 'Data_B_i[40]', 'Data_B_i[39]', 'Data_B_i[38]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[4]', 'Data_B_i[3]', 'Data_B_i[2]', 'Data_B_i[1]', 'Data_B_i[0]'.
1
dc_shell> #Compilar el diseño
dc_shell> compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 30 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'KOA_FPGA_SW12'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W26'. (OPT-1056)
Information: Uniquified 2 instances of design 'multiplier_C_W12'. (OPT-1056)
  Simplifying Design 'RecursiveKOA'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy KOA_FPGA.main_KOA before Pass 1 (OPT-776)
Information: Ungrouping hierarchy finalreg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.left/K1.main before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.middle/K1.main before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.right/K1.main before Pass 1 (OPT-776)
Information: Ungrouping 13 of 14 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RecursiveKOA'
 Implement Synthetic for 'RecursiveKOA'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'RecursiveKOA'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 229)
  Global Optimization (Phase 230)
  Global Optimization (Phase 231)
  Global Optimization (Phase 232)
  Global Optimization (Phase 233)
  Global Optimization (Phase 234)
  Global Optimization (Phase 235)
  Global Optimization (Phase 236)
  Global Optimization (Phase 237)
  Global Optimization (Phase 238)
  Global Optimization (Phase 239)
  Global Optimization (Phase 240)
  Global Optimization (Phase 241)
  Global Optimization (Phase 242)
  Global Optimization (Phase 243)
  Global Optimization (Phase 244)
  Global Optimization (Phase 245)
  Global Optimization (Phase 246)
  Global Optimization (Phase 247)
  Global Optimization (Phase 248)
  Global Optimization (Phase 249)
  Global Optimization (Phase 250)
  Global Optimization (Phase 251)
  Global Optimization (Phase 252)
  Global Optimization (Phase 253)
  Global Optimization (Phase 254)
  Global Optimization (Phase 255)
  Global Optimization (Phase 256)
  Global Optimization (Phase 257)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:11   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:11   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:11   19458.7      0.00       0.0     387.1                           25237.8965

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:12   19444.3      0.00       0.0     386.0                           25207.2520
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
  Global Optimization (Phase 258)
  Global Optimization (Phase 259)
  Global Optimization (Phase 260)
    0:00:15   20893.0      0.00       0.0       0.0                           26048.2363
    0:00:15   20893.0      0.00       0.0       0.0                           26048.2363


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   20893.0      0.00       0.0       0.0                           26048.2363
  Global Optimization (Phase 261)
  Global Optimization (Phase 262)
  Global Optimization (Phase 263)
  Global Optimization (Phase 264)
  Global Optimization (Phase 265)
  Global Optimization (Phase 266)
  Global Optimization (Phase 267)
  Global Optimization (Phase 268)
  Global Optimization (Phase 269)
  Global Optimization (Phase 270)
  Global Optimization (Phase 271)
  Global Optimization (Phase 272)
  Global Optimization (Phase 273)
  Global Optimization (Phase 274)
    0:00:16   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:16   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:16   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:18   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:18   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:18   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:19   20520.0      0.00       0.0       0.0                           26164.1309
    0:00:20   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20148.5      0.00       0.0       0.0                           25683.3223
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
Current design is 'RecursiveKOA'.
dc_shell> #Escribir la lista de nodos a nivel de compuertas (Gate Level Netlist) que se utiliza para:
dc_shell> #- Verificar el funcionamiento lógico del sistema digital después de la Síntesis RTL.
dc_shell> #- Como una de las entradas para el sintetizador físico (IC Compiler).
dc_shell> set verilogout_no_tri true
true
dc_shell> change_names -hierarchy -rules verilog
1
dc_shell> write -hierarchy -format verilog -output ./db/RKOA_syn.v
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Karatsuba_FPU/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/db/RKOA_syn.v'.
1
dc_shell> #Generar los reportes
dc_shell> report_power -analysis_effort high > reports/RKOA_syn_power.txt
dc_shell> report_area > reports/RKOA_syn_area.txt
dc_shell> report_cell > reports/RKOA_syn_cell.txt
dc_shell> report_qor > reports/RKOA_syn_qor.txt
dc_shell> report_timing > reports/RKOA_syn_timing.txt
dc_shell> report_port > reports/RKOA_syn_port.txt
dc_shell> #Escribir el archivo *.ddc (base de datos sintetizada)
dc_shell> write -hierarchy -format ddc -output ./db/RKOA_syn_mapped.ddc
Writing ddc file './db/RKOA_syn_mapped.ddc'.
1
dc_shell> #Escribir el archivo *.sdc (Synopsys Design Constraints), utilizado como una de las entradas
dc_shell> #para el sintetizador físico (IC Compiler)
dc_shell> write_sdc ./db/RKOA_syn.sdc
1
dc_shell> #Revisar la configuración de temporizado
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
load_b_i
Data_A_i[23]
Data_A_i[22]
Data_A_i[21]
Data_A_i[20]
Data_A_i[19]
Data_A_i[18]
Data_A_i[17]
Data_A_i[16]
Data_A_i[15]
Data_A_i[14]
Data_A_i[13]
Data_A_i[12]
Data_A_i[11]
Data_A_i[10]
Data_A_i[9]
Data_A_i[8]
Data_A_i[7]
Data_A_i[6]
Data_A_i[5]
Data_A_i[4]
Data_A_i[3]
Data_A_i[2]
Data_A_i[1]
Data_A_i[0]
Data_B_i[23]
Data_B_i[22]
Data_B_i[21]
Data_B_i[20]
Data_B_i[19]
Data_B_i[18]
Data_B_i[17]
Data_B_i[16]
Data_B_i[15]
Data_B_i[14]
Data_B_i[13]
Data_B_i[12]
Data_B_i[11]
Data_B_i[10]
Data_B_i[9]
Data_B_i[8]
Data_B_i[7]
Data_B_i[6]
Data_B_i[5]
Data_B_i[4]
Data_B_i[3]
Data_B_i[2]
Data_B_i[1]
Data_B_i[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
sgf_result_o[0]
sgf_result_o[1]
sgf_result_o[2]
sgf_result_o[3]
sgf_result_o[4]
sgf_result_o[5]
sgf_result_o[6]
sgf_result_o[7]
sgf_result_o[8]
sgf_result_o[9]
sgf_result_o[10]
sgf_result_o[11]
sgf_result_o[12]
sgf_result_o[13]
sgf_result_o[14]
sgf_result_o[15]
sgf_result_o[16]
sgf_result_o[17]
sgf_result_o[18]
sgf_result_o[19]
sgf_result_o[20]
sgf_result_o[21]
sgf_result_o[22]
sgf_result_o[23]
sgf_result_o[24]
sgf_result_o[25]
sgf_result_o[26]
sgf_result_o[27]
sgf_result_o[28]
sgf_result_o[29]
sgf_result_o[30]
sgf_result_o[31]
sgf_result_o[32]
sgf_result_o[33]
sgf_result_o[34]
sgf_result_o[35]
sgf_result_o[36]
sgf_result_o[37]
sgf_result_o[38]
sgf_result_o[39]
sgf_result_o[40]
sgf_result_o[41]
sgf_result_o[42]
sgf_result_o[43]
sgf_result_o[44]
sgf_result_o[45]
sgf_result_o[46]
sgf_result_o[47]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
dc_shell> ####################################################################################################################################
dc_shell> #Institución:                          Instituto Tecnológico de Costa Rica
dc_shell> #Realizado por:		   Jorge Sequeira
dc_shell> #Proyecto:   FPU Multiplicador
dc_shell> #Herramienta:        Design Compiler  Version L-2016.03-SP3 for linux64 - Jul 18, 2016
dc_shell> #Fecha de creación:  2 de Setiembre 2016
dc_shell> #Refrencias (detalladas en el Manual - Wiki):
dc_shell> # 1. A. Chacón, 2009.
dc_shell> # 2. Manuales de Design Compiler.
dc_shell> # 3. Bindu, 2009.
dc_shell> # 4. Manual Flujo de ASICs, 2016
dc_shell> ####################################################################################################################################
dc_shell> # Eliminar diseños previos
dc_shell> remove_design -designs
Removing design 'RecursiveKOA'
1
dc_shell> # Primero se analiza el módulo principal
dc_shell> # analyze -library WORK -format verilog {Sgf_Multiplication.v}
dc_shell> analyze -library WORK -format verilog {RecursiveKOA.v}
Running PRESTO HDLC
Compiling source file ./source/RecursiveKOA.v
Presto compilation completed successfully.
1
dc_shell> #Luego se analiza los otros módulos
dc_shell> analyze -format verilog {multiplier.v KOA_c_ASIC.v KOA_c_2_ASIC.v KOA_FPGA.v multiplier_combinational.v RegisterAdd.v adder.v substractor.v}
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Compiling source file ./source/KOA_c_ASIC.v
Compiling source file ./source/KOA_c_2_ASIC.v
Compiling source file ./source/KOA_FPGA.v
Compiling source file ./source/multiplier_combinational.v
Compiling source file ./source/RegisterAdd.v
Compiling source file ./source/adder.v
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
1
dc_shell> #Elaboramos el módulo principal
dc_shell> elaborate RecursiveKOA -architecture verilog -library WORK
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'RecursiveKOA'.
Information: Building the design 'KOA_FPGA' instantiated from design 'RecursiveKOA' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'RecursiveKOA' with
	the parameters "W=48". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W48 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'KOA_FPGA' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "SW=12". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'KOA_FPGA' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "SW=13". (HDL-193)
Warning:  ./source/KOA_FPGA.v:60: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:61: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:63: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/KOA_FPGA.v:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'KOA_FPGA_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier_C' instantiated from design 'KOA_FPGA_SW12' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier_C' instantiated from design 'KOA_FPGA_SW13' with
	the parameters "W=13". (HDL-193)
Presto compilation completed successfully.
1
Current design is 'RecursiveKOA'.
dc_shell> #Enlazar los demás módulos al módulo principal
dc_shell> link

  Linking design 'RecursiveKOA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (10 designs)              /home/local/ESTUDIANTES/jsequeira/Karatsuba_FPU/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/RecursiveKOA.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

1
dc_shell> #Escribir el archivo *.ddc (base de datos sin sintetizar)
dc_shell> write -hierarchy -format ddc -output ./db/RKOA_syn_unmapped.ddc
Writing ddc file './db/RKOA_syn_unmapped.ddc'.
1
dc_shell> #Aplicar especificaciones de diseño (constraints)
dc_shell> source RKOA_syn_constraints.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
dc_shell> propagate_constraints

#   Propagate Constraints from cell finalreg/ (RegisterAdd_W48) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/ (KOA_FPGA_SW24) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Final/ (adder_W48) \
#

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Subtr_2/           \
(substractor_W26) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.Subtr_1/           \
(substractor_W26) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.middle/            \
(KOA_FPGA_SW13) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.middle/K1.main/    \
(multiplier_C_W13) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.B_operation/       \
(adder_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.A_operation/       \
(adder_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.right/             \
(KOA_FPGA_SW12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.right/K1.main/     \
(multiplier_C_W12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.left/              \
(KOA_FPGA_SW12) #

#   Propagate Constraints from cell KOA_FPGA.main_KOA/K2.K3.left/K1.main/      \
(multiplier_C_W12) #
1
dc_shell> #Revisar el diseño
dc_shell> check_design
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Thu Sep  8 00:56:54 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              29
    Connected to power or ground (LINT-32)                         26
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'RecursiveKOA', net 'KOA_FPGA.main_KOA/Result[48]' driven by pin 'KOA_FPGA.main_KOA/K2.K3.Final/Data_S_o[48]' has no loads. (LINT-2)
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[47]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[46]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[45]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[44]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[43]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[42]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[41]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[40]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[39]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[38]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', a pin on submodule 'K2.K3.Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 0. 
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'KOA_FPGA_SW24', the same net is connected to more than one pin on submodule 'K2.K3.Final'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[47]', 'Data_B_i[46]'', 'Data_B_i[45]', 'Data_B_i[44]', 'Data_B_i[43]', 'Data_B_i[42]', 'Data_B_i[41]', 'Data_B_i[40]', 'Data_B_i[39]', 'Data_B_i[38]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[4]', 'Data_B_i[3]', 'Data_B_i[2]', 'Data_B_i[1]', 'Data_B_i[0]'.
1
dc_shell> #Compilar el diseño
dc_shell> compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 30 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'KOA_FPGA_SW12'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W26'. (OPT-1056)
Information: Uniquified 2 instances of design 'multiplier_C_W12'. (OPT-1056)
  Simplifying Design 'RecursiveKOA'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy KOA_FPGA.main_KOA before Pass 1 (OPT-776)
Information: Ungrouping hierarchy finalreg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Subtr_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.B_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.Subtr_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.left/K1.main before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.middle/K1.main before Pass 1 (OPT-776)
Information: Ungrouping hierarchy KOA_FPGA.main_KOA/K2.K3.right/K1.main before Pass 1 (OPT-776)
Information: Ungrouping 13 of 14 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RecursiveKOA'
 Implement Synthetic for 'RecursiveKOA'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'RecursiveKOA'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 275)
  Global Optimization (Phase 276)
  Global Optimization (Phase 277)
  Global Optimization (Phase 278)
  Global Optimization (Phase 279)
  Global Optimization (Phase 280)
  Global Optimization (Phase 281)
  Global Optimization (Phase 282)
  Global Optimization (Phase 283)
  Global Optimization (Phase 284)
  Global Optimization (Phase 285)
  Global Optimization (Phase 286)
  Global Optimization (Phase 287)
  Global Optimization (Phase 288)
  Global Optimization (Phase 289)
  Global Optimization (Phase 290)
  Global Optimization (Phase 291)
  Global Optimization (Phase 292)
  Global Optimization (Phase 293)
  Global Optimization (Phase 294)
  Global Optimization (Phase 295)
  Global Optimization (Phase 296)
  Global Optimization (Phase 297)
  Global Optimization (Phase 298)
  Global Optimization (Phase 299)
  Global Optimization (Phase 300)
  Global Optimization (Phase 301)
  Global Optimization (Phase 302)
  Global Optimization (Phase 303)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:11   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:11   19458.7      0.00       0.0     387.1                           25237.8965
    0:00:11   19458.7      0.00       0.0     387.1                           25237.8965

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:12   19444.3      0.00       0.0     386.0                           25207.2520
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13   19444.3      0.00       0.0     384.9                           25104.2227
  Global Optimization (Phase 304)
  Global Optimization (Phase 305)
  Global Optimization (Phase 306)
    0:00:16   20893.0      0.00       0.0       0.0                           26048.2363
    0:00:16   20893.0      0.00       0.0       0.0                           26048.2363


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:16   20893.0      0.00       0.0       0.0                           26048.2363
  Global Optimization (Phase 307)
  Global Optimization (Phase 308)
  Global Optimization (Phase 309)
  Global Optimization (Phase 310)
  Global Optimization (Phase 311)
  Global Optimization (Phase 312)
  Global Optimization (Phase 313)
  Global Optimization (Phase 314)
  Global Optimization (Phase 315)
  Global Optimization (Phase 316)
  Global Optimization (Phase 317)
  Global Optimization (Phase 318)
  Global Optimization (Phase 319)
  Global Optimization (Phase 320)
    0:00:16   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:16   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:16   20227.7      0.00       0.0       0.0                           25618.2656
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:17   20227.7      0.00       0.0       0.0                           25617.9277
    0:00:18   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:18   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:18   22743.4      0.00       0.0       0.0                           29076.2266
    0:00:19   20520.0      0.00       0.0       0.0                           26164.1309
    0:00:20   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20414.9      0.00       0.0       0.0                           25956.3242
    0:00:20   20148.5      0.00       0.0       0.0                           25683.3223
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
Current design is 'RecursiveKOA'.
dc_shell> #Escribir la lista de nodos a nivel de compuertas (Gate Level Netlist) que se utiliza para:
dc_shell> #- Verificar el funcionamiento lógico del sistema digital después de la Síntesis RTL.
dc_shell> #- Como una de las entradas para el sintetizador físico (IC Compiler).
dc_shell> set verilogout_no_tri true
true
dc_shell> change_names -hierarchy -rules verilog
1
dc_shell> write -hierarchy -format verilog -output ./db/RKOA_syn.v
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Karatsuba_FPU/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/db/RKOA_syn.v'.
1
dc_shell> #Generar los reportes
dc_shell> report_power -analysis_effort high > reports/RKOA_syn_power.txt
dc_shell> report_area > reports/RKOA_syn_area.txt
dc_shell> report_cell > reports/RKOA_syn_cell.txt
dc_shell> report_qor > reports/RKOA_syn_qor.txt
dc_shell> report_timing > reports/RKOA_syn_timing.txt
dc_shell> report_port > reports/RKOA_syn_port.txt
dc_shell> #Escribir el archivo *.ddc (base de datos sintetizada)
dc_shell> write -hierarchy -format ddc -output ./db/RKOA_syn_mapped.ddc
Writing ddc file './db/RKOA_syn_mapped.ddc'.
1
dc_shell> #Escribir el archivo *.sdc (Synopsys Design Constraints), utilizado como una de las entradas
dc_shell> #para el sintetizador físico (IC Compiler)
dc_shell> write_sdc ./db/RKOA_syn.sdc
1
dc_shell> #Revisar la configuración de temporizado
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
load_b_i
Data_A_i[23]
Data_A_i[22]
Data_A_i[21]
Data_A_i[20]
Data_A_i[19]
Data_A_i[18]
Data_A_i[17]
Data_A_i[16]
Data_A_i[15]
Data_A_i[14]
Data_A_i[13]
Data_A_i[12]
Data_A_i[11]
Data_A_i[10]
Data_A_i[9]
Data_A_i[8]
Data_A_i[7]
Data_A_i[6]
Data_A_i[5]
Data_A_i[4]
Data_A_i[3]
Data_A_i[2]
Data_A_i[1]
Data_A_i[0]
Data_B_i[23]
Data_B_i[22]
Data_B_i[21]
Data_B_i[20]
Data_B_i[19]
Data_B_i[18]
Data_B_i[17]
Data_B_i[16]
Data_B_i[15]
Data_B_i[14]
Data_B_i[13]
Data_B_i[12]
Data_B_i[11]
Data_B_i[10]
Data_B_i[9]
Data_B_i[8]
Data_B_i[7]
Data_B_i[6]
Data_B_i[5]
Data_B_i[4]
Data_B_i[3]
Data_B_i[2]
Data_B_i[1]
Data_B_i[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
sgf_result_o[0]
sgf_result_o[1]
sgf_result_o[2]
sgf_result_o[3]
sgf_result_o[4]
sgf_result_o[5]
sgf_result_o[6]
sgf_result_o[7]
sgf_result_o[8]
sgf_result_o[9]
sgf_result_o[10]
sgf_result_o[11]
sgf_result_o[12]
sgf_result_o[13]
sgf_result_o[14]
sgf_result_o[15]
sgf_result_o[16]
sgf_result_o[17]
sgf_result_o[18]
sgf_result_o[19]
sgf_result_o[20]
sgf_result_o[21]
sgf_result_o[22]
sgf_result_o[23]
sgf_result_o[24]
sgf_result_o[25]
sgf_result_o[26]
sgf_result_o[27]
sgf_result_o[28]
sgf_result_o[29]
sgf_result_o[30]
sgf_result_o[31]
sgf_result_o[32]
sgf_result_o[33]
sgf_result_o[34]
sgf_result_o[35]
sgf_result_o[36]
sgf_result_o[37]
sgf_result_o[38]
sgf_result_o[39]
sgf_result_o[40]
sgf_result_o[41]
sgf_result_o[42]
sgf_result_o[43]
sgf_result_o[44]
sgf_result_o[45]
sgf_result_o[46]
sgf_result_o[47]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
dc_shell> dc_shell> 