Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:43:36 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -file postRoute.timing.rpt
| Design       : sv_chip1_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.767ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/in_r_im_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.256ns (38.728%)  route 1.987ns (61.272%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 5.865 - 2.500 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.177     3.640    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X18Y199                                                     r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/in_r_im_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y199        FDRE (Prop_fdre_C_Q)         0.254     3.894 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/in_r_im_reg_reg[4]/Q
                         net (fo=102, routed)         0.669     4.563    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/I1[4]
    SLICE_X9Y198         LUT2 (Prop_lut2_I1_O)        0.048     4.611 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/limxrim_reg[14]_i_36__63/O
                         net (fo=1, routed)           0.338     4.949    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/I69
    SLICE_X8Y199         LUT6 (Prop_lut6_I3_O)        0.129     5.078 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg[14]_i_28__63/O
                         net (fo=1, routed)           0.000     5.078    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/O97[0]
    SLICE_X8Y199         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.284     5.362 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/limxrim_reg_reg[14]_i_13__63/O[3]
                         net (fo=2, routed)           0.340     5.702    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/I52[3]
    SLICE_X7Y199         LUT4 (Prop_lut4_I3_O)        0.120     5.822 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg[14]_i_16__63/O
                         net (fo=2, routed)           0.304     6.126    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/I10
    SLICE_X7Y200         LUT6 (Prop_lut6_I5_O)        0.043     6.169 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/limxrim_reg[14]_i_5__63/O
                         net (fo=2, routed)           0.336     6.505    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/I9[0]
    SLICE_X6Y200         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     6.781 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[14]_i_1__63/CO[3]
                         net (fo=1, routed)           0.000     6.781    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/n_0_limxrim_reg_reg[14]_i_1__63
    SLICE_X6Y201         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.883 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]_i_1__63/O[0]
                         net (fo=1, routed)           0.000     6.883    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg0[15]
    SLICE_X6Y201         FDRE                                         r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.112     5.865    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X6Y201                                                      r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]/C
                         clock pessimism              0.209     6.075    
                         clock uncertainty           -0.035     6.039    
    SLICE_X6Y201         FDRE (Setup_fdre_C_D)        0.076     6.115    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 -0.767    




