[2025-09-17 21:10:27] START suite=gap trace=bc-3
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-3.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 4549504 heartbeat IPC: 2.198 cumulative IPC: 2.198 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6926735 heartbeat IPC: 4.207 cumulative IPC: 2.887 (Simulation time: 00 hr 01 min 28 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6926735 cumulative IPC: 2.887 (Simulation time: 00 hr 01 min 28 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6926735 cumulative IPC: 2.887 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 42618457 heartbeat IPC: 0.2802 cumulative IPC: 0.2802 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 78031570 heartbeat IPC: 0.2824 cumulative IPC: 0.2813 (Simulation time: 00 hr 07 min 53 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 114012114 heartbeat IPC: 0.2779 cumulative IPC: 0.2802 (Simulation time: 00 hr 11 min 10 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 150400710 heartbeat IPC: 0.2748 cumulative IPC: 0.2788 (Simulation time: 00 hr 14 min 23 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 186856822 heartbeat IPC: 0.2743 cumulative IPC: 0.2779 (Simulation time: 00 hr 17 min 43 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 223356851 heartbeat IPC: 0.274 cumulative IPC: 0.2772 (Simulation time: 00 hr 21 min 02 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 259818631 heartbeat IPC: 0.2743 cumulative IPC: 0.2768 (Simulation time: 00 hr 24 min 35 sec)
Heartbeat CPU 0 instructions: 100000007 cycles: 296059223 heartbeat IPC: 0.2759 cumulative IPC: 0.2767 (Simulation time: 00 hr 27 min 57 sec)
Heartbeat CPU 0 instructions: 110000007 cycles: 332544456 heartbeat IPC: 0.2741 cumulative IPC: 0.2764 (Simulation time: 00 hr 31 min 20 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 361614714 cumulative IPC: 0.2765 (Simulation time: 00 hr 34 min 37 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 361614714 cumulative IPC: 0.2765 (Simulation time: 00 hr 34 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-3.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2765 instructions: 100000000 cycles: 361614714
CPU 0 Branch Prediction Accuracy: 90.03% MPKI: 21.29 Average ROB Occupancy at Mispredict: 43.64
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 21.29
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 138243
LQ_STALL: 0
SQ_STALL: 446706


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 104.07492
REPLAY_LOAD: 82.21221
NON_REPLAY_LOAD: 46.644787

== Total ==
ADDR_TRANS: 31951
REPLAY_LOAD: 82130
NON_REPLAY_LOAD: 24162

== Counts ==
ADDR_TRANS: 307
REPLAY_LOAD: 999
NON_REPLAY_LOAD: 518

cpu0->cpu0_STLB TOTAL        ACCESS:    3847661 HIT:    2692328 MISS:    1155333 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    3847661 HIT:    2692328 MISS:    1155333 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 119.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   14167401 HIT:    4273261 MISS:    9894140 MSHR_MERGE:     354053
cpu0->cpu0_L2C LOAD         ACCESS:    8630296 HIT:    1500231 MISS:    7130065 MSHR_MERGE:      13567
cpu0->cpu0_L2C RFO          ACCESS:      36816 HIT:       6193 MISS:      30623 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    1956690 HIT:     659198 MISS:    1297492 MSHR_MERGE:     340486
cpu0->cpu0_L2C WRITE        ACCESS:    1854361 HIT:    1854211 MISS:        150 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1689238 HIT:     253428 MISS:    1435810 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1564236 ISSUED:    1564236 USEFUL:     422368 USELESS:     206790
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 87.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:      77151 HIT:      77151 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:      77151 HIT:      77151 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30283801 HIT:   18392112 MISS:   11891689 MSHR_MERGE:    1142761
cpu0->cpu0_L1D LOAD         ACCESS:   23730162 HIT:   14183295 MISS:    9546867 MSHR_MERGE:     916573
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     551420 HIT:      61597 MISS:     489823 MSHR_MERGE:      97244
cpu0->cpu0_L1D WRITE        ACCESS:    3696266 HIT:    3612959 MISS:      83307 MSHR_MERGE:      46490
cpu0->cpu0_L1D TRANSLATION  ACCESS:    2305953 HIT:     534261 MISS:    1771692 MSHR_MERGE:      82454
cpu0->cpu0_L1D PREFETCH REQUESTED:     817801 ISSUED:     551420 USEFUL:     108661 USELESS:     250397
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 83.23 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:      61924 HIT:      61924 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:      61924 HIT:      61924 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27381728 HIT:   22012144 MISS:    5369584 MSHR_MERGE:    1521923
cpu0->cpu0_DTLB LOAD         ACCESS:   27381728 HIT:   22012144 MISS:    5369584 MSHR_MERGE:    1521923
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 40.22 cycles
cpu0->LLC TOTAL        ACCESS:   11361653 HIT:    5671235 MISS:    5690418 MSHR_MERGE:      10199
cpu0->LLC LOAD         ACCESS:    7116499 HIT:    2742706 MISS:    4373793 MSHR_MERGE:       1531
cpu0->LLC RFO          ACCESS:      30623 HIT:        898 MISS:      29725 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     957005 HIT:     112493 MISS:     844512 MSHR_MERGE:       8668
cpu0->LLC WRITE        ACCESS:    1821716 HIT:    1821430 MISS:        286 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1435810 HIT:     993708 MISS:     442102 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      83488
  ROW_BUFFER_MISS:    5596278
  AVG DBUS CONGESTED CYCLE: 6.518
Channel 0 WQ ROW_BUFFER_HIT:     518624
  ROW_BUFFER_MISS:    1124565
  FULL:          0
Channel 0 REFRESHES ISSUED:      30134

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        40644       770061      1422050      1878992
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          473       108954       511601       444826
  STLB miss resolved @ L2C                0          647        24319        73019       183490
  STLB miss resolved @ LLC                0         1389        74267       334918       629438
  STLB miss resolved @ MEM                0          303        94496       333975       310385

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 21:45:05] END   suite=gap trace=bc-3 (rc=0)
