<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_cmp.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_cmp.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_CMP_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_CMP_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 CMP</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_CMP_CR0 - CMP Control Register 0</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_CMP_CR1 - CMP Control Register 1</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_CMP_FPR - CMP Filter Period Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_CMP_SCR - CMP Status and Control Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_CMP_DACCR - DAC Control Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_CMP_MUXCR - MUX Control Register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - hw_cmp_t - Struct containing all module registers.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define HW_CMP_INSTANCE_COUNT (3U) </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define HW_CMP0 (0U) </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define HW_CMP1 (1U) </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define HW_CMP2 (2U) </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * HW_CMP_CR0 - CMP Control Register 0</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="union__hw__cmp__cr0.html">  116</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmp__cr0.html">_hw_cmp_cr0</a></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    uint8_t U;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html">  119</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html">_hw_cmp_cr0_bitfields</a></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    {</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#aa63ffa0890adc357e7fe6f0000340375">  121</a></span>&#160;        uint8_t <a class="code" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#aa63ffa0890adc357e7fe6f0000340375">HYSTCTR</a> : 2;           </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#a39ad7e4fa627559595d5cb3f0cf5863d">  123</a></span>&#160;        uint8_t <a class="code" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#a39ad7e4fa627559595d5cb3f0cf5863d">RESERVED0</a> : 2;         </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#ab1026371a4ecca8d5a1e92041112e7ee">  124</a></span>&#160;        uint8_t <a class="code" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#ab1026371a4ecca8d5a1e92041112e7ee">FILTER_CNT</a> : 3;        </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#a685e29d750556032aca758f1f1de9497">  125</a></span>&#160;        uint8_t <a class="code" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#a685e29d750556032aca758f1f1de9497">RESERVED1</a> : 1;         </div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    } B;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;} <a class="code" href="union__hw__cmp__cr0.html">hw_cmp_cr0_t</a>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define HW_CMP_CR0_ADDR(x)       ((x) + 0x0U)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define HW_CMP_CR0(x)            (*(__IO hw_cmp_cr0_t *) HW_CMP_CR0_ADDR(x))</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define HW_CMP_CR0_RD(x)         (HW_CMP_CR0(x).U)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define HW_CMP_CR0_WR(x, v)      (HW_CMP_CR0(x).U = (v))</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define HW_CMP_CR0_SET(x, v)     (HW_CMP_CR0_WR(x, HW_CMP_CR0_RD(x) |  (v)))</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define HW_CMP_CR0_CLR(x, v)     (HW_CMP_CR0_WR(x, HW_CMP_CR0_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define HW_CMP_CR0_TOG(x, v)     (HW_CMP_CR0_WR(x, HW_CMP_CR0_RD(x) ^  (v)))</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMP_CR0 bitfields</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define BP_CMP_CR0_HYSTCTR   (0U)          </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define BM_CMP_CR0_HYSTCTR   (0x03U)       </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define BS_CMP_CR0_HYSTCTR   (2U)          </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define BR_CMP_CR0_HYSTCTR(x) (HW_CMP_CR0(x).B.HYSTCTR)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define BF_CMP_CR0_HYSTCTR(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_CR0_HYSTCTR) &amp; BM_CMP_CR0_HYSTCTR)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define BW_CMP_CR0_HYSTCTR(x, v) (HW_CMP_CR0_WR(x, (HW_CMP_CR0_RD(x) &amp; ~BM_CMP_CR0_HYSTCTR) | BF_CMP_CR0_HYSTCTR(v)))</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define BP_CMP_CR0_FILTER_CNT (4U)         </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define BM_CMP_CR0_FILTER_CNT (0x70U)      </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define BS_CMP_CR0_FILTER_CNT (3U)         </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define BR_CMP_CR0_FILTER_CNT(x) (HW_CMP_CR0(x).B.FILTER_CNT)</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define BF_CMP_CR0_FILTER_CNT(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_CR0_FILTER_CNT) &amp; BM_CMP_CR0_FILTER_CNT)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define BW_CMP_CR0_FILTER_CNT(x, v) (HW_CMP_CR0_WR(x, (HW_CMP_CR0_RD(x) &amp; ~BM_CMP_CR0_FILTER_CNT) | BF_CMP_CR0_FILTER_CNT(v)))</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * HW_CMP_CR1 - CMP Control Register 1</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="union__hw__cmp__cr1.html">  218</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmp__cr1.html">_hw_cmp_cr1</a></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;{</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    uint8_t U;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields.html">  221</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields.html">_hw_cmp_cr1_bitfields</a></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    {</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields.html#ad655c547f43f0304b99c8d8a3a268211">  223</a></span>&#160;        uint8_t EN : 1;                </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields.html#a0f4ad6266e5d8283d55659fca982c77b">  224</a></span>&#160;        uint8_t OPE : 1;               </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields.html#a3eafe237da2a0e04cc3428daf74a6baa">  225</a></span>&#160;        uint8_t COS : 1;               </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields.html#ad170662d03a99d8d562a3f4950d486cc">  226</a></span>&#160;        uint8_t INV : 1;               </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields.html#a6d813de65dc15c7ec9fa8c0ae50c41bb">  227</a></span>&#160;        uint8_t PMODE : 1;             </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields.html#aa21b965618b4318d317f98e840c1731d">  228</a></span>&#160;        uint8_t <a class="code" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#a39ad7e4fa627559595d5cb3f0cf5863d">RESERVED0</a> : 1;         </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields.html#a0dd2ce9756e99aa9229190fe29aada77">  229</a></span>&#160;        uint8_t WE : 1;                </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields.html#a85f2cbe81bad2ee8248f8a36a9452cac">  230</a></span>&#160;        uint8_t SE : 1;                </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    } B;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;} <a class="code" href="union__hw__cmp__cr1.html">hw_cmp_cr1_t</a>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define HW_CMP_CR1_ADDR(x)       ((x) + 0x1U)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define HW_CMP_CR1(x)            (*(__IO hw_cmp_cr1_t *) HW_CMP_CR1_ADDR(x))</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define HW_CMP_CR1_RD(x)         (HW_CMP_CR1(x).U)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define HW_CMP_CR1_WR(x, v)      (HW_CMP_CR1(x).U = (v))</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define HW_CMP_CR1_SET(x, v)     (HW_CMP_CR1_WR(x, HW_CMP_CR1_RD(x) |  (v)))</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define HW_CMP_CR1_CLR(x, v)     (HW_CMP_CR1_WR(x, HW_CMP_CR1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define HW_CMP_CR1_TOG(x, v)     (HW_CMP_CR1_WR(x, HW_CMP_CR1_RD(x) ^  (v)))</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMP_CR1 bitfields</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define BP_CMP_CR1_EN        (0U)          </span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define BM_CMP_CR1_EN        (0x01U)       </span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define BS_CMP_CR1_EN        (1U)          </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define BR_CMP_CR1_EN(x)     (BITBAND_ACCESS8(HW_CMP_CR1_ADDR(x), BP_CMP_CR1_EN))</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define BF_CMP_CR1_EN(v)     ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_CR1_EN) &amp; BM_CMP_CR1_EN)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define BW_CMP_CR1_EN(x, v)  (BITBAND_ACCESS8(HW_CMP_CR1_ADDR(x), BP_CMP_CR1_EN) = (v))</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define BP_CMP_CR1_OPE       (1U)          </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define BM_CMP_CR1_OPE       (0x02U)       </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define BS_CMP_CR1_OPE       (1U)          </span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define BR_CMP_CR1_OPE(x)    (BITBAND_ACCESS8(HW_CMP_CR1_ADDR(x), BP_CMP_CR1_OPE))</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define BF_CMP_CR1_OPE(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_CR1_OPE) &amp; BM_CMP_CR1_OPE)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define BW_CMP_CR1_OPE(x, v) (BITBAND_ACCESS8(HW_CMP_CR1_ADDR(x), BP_CMP_CR1_OPE) = (v))</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define BP_CMP_CR1_COS       (2U)          </span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define BM_CMP_CR1_COS       (0x04U)       </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define BS_CMP_CR1_COS       (1U)          </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define BR_CMP_CR1_COS(x)    (BITBAND_ACCESS8(HW_CMP_CR1_ADDR(x), BP_CMP_CR1_COS))</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define BF_CMP_CR1_COS(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_CR1_COS) &amp; BM_CMP_CR1_COS)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define BW_CMP_CR1_COS(x, v) (BITBAND_ACCESS8(HW_CMP_CR1_ADDR(x), BP_CMP_CR1_COS) = (v))</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define BP_CMP_CR1_INV       (3U)          </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define BM_CMP_CR1_INV       (0x08U)       </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define BS_CMP_CR1_INV       (1U)          </span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define BR_CMP_CR1_INV(x)    (BITBAND_ACCESS8(HW_CMP_CR1_ADDR(x), BP_CMP_CR1_INV))</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define BF_CMP_CR1_INV(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_CR1_INV) &amp; BM_CMP_CR1_INV)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define BW_CMP_CR1_INV(x, v) (BITBAND_ACCESS8(HW_CMP_CR1_ADDR(x), BP_CMP_CR1_INV) = (v))</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define BP_CMP_CR1_PMODE     (4U)          </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define BM_CMP_CR1_PMODE     (0x10U)       </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define BS_CMP_CR1_PMODE     (1U)          </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define BR_CMP_CR1_PMODE(x)  (BITBAND_ACCESS8(HW_CMP_CR1_ADDR(x), BP_CMP_CR1_PMODE))</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define BF_CMP_CR1_PMODE(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_CR1_PMODE) &amp; BM_CMP_CR1_PMODE)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define BW_CMP_CR1_PMODE(x, v) (BITBAND_ACCESS8(HW_CMP_CR1_ADDR(x), BP_CMP_CR1_PMODE) = (v))</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define BP_CMP_CR1_WE        (6U)          </span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define BM_CMP_CR1_WE        (0x40U)       </span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define BS_CMP_CR1_WE        (1U)          </span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define BR_CMP_CR1_WE(x)     (BITBAND_ACCESS8(HW_CMP_CR1_ADDR(x), BP_CMP_CR1_WE))</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define BF_CMP_CR1_WE(v)     ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_CR1_WE) &amp; BM_CMP_CR1_WE)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define BW_CMP_CR1_WE(x, v)  (BITBAND_ACCESS8(HW_CMP_CR1_ADDR(x), BP_CMP_CR1_WE) = (v))</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define BP_CMP_CR1_SE        (7U)          </span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define BM_CMP_CR1_SE        (0x80U)       </span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define BS_CMP_CR1_SE        (1U)          </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define BR_CMP_CR1_SE(x)     (BITBAND_ACCESS8(HW_CMP_CR1_ADDR(x), BP_CMP_CR1_SE))</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define BF_CMP_CR1_SE(v)     ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_CR1_SE) &amp; BM_CMP_CR1_SE)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define BW_CMP_CR1_SE(x, v)  (BITBAND_ACCESS8(HW_CMP_CR1_ADDR(x), BP_CMP_CR1_SE) = (v))</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> * HW_CMP_FPR - CMP Filter Period Register</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="union__hw__cmp__fpr.html">  442</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmp__fpr.html">_hw_cmp_fpr</a></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;{</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    uint8_t U;</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="struct__hw__cmp__fpr_1_1__hw__cmp__fpr__bitfields.html">  445</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmp__fpr_1_1__hw__cmp__fpr__bitfields.html">_hw_cmp_fpr_bitfields</a></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    {</div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="struct__hw__cmp__fpr_1_1__hw__cmp__fpr__bitfields.html#a081823319836e9322cf1e0f3f34c2530">  447</a></span>&#160;        uint8_t FILT_PER : 8;          </div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    } B;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;} <a class="code" href="union__hw__cmp__fpr.html">hw_cmp_fpr_t</a>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define HW_CMP_FPR_ADDR(x)       ((x) + 0x2U)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define HW_CMP_FPR(x)            (*(__IO hw_cmp_fpr_t *) HW_CMP_FPR_ADDR(x))</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define HW_CMP_FPR_RD(x)         (HW_CMP_FPR(x).U)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define HW_CMP_FPR_WR(x, v)      (HW_CMP_FPR(x).U = (v))</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define HW_CMP_FPR_SET(x, v)     (HW_CMP_FPR_WR(x, HW_CMP_FPR_RD(x) |  (v)))</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define HW_CMP_FPR_CLR(x, v)     (HW_CMP_FPR_WR(x, HW_CMP_FPR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define HW_CMP_FPR_TOG(x, v)     (HW_CMP_FPR_WR(x, HW_CMP_FPR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMP_FPR bitfields</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define BP_CMP_FPR_FILT_PER  (0U)          </span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define BM_CMP_FPR_FILT_PER  (0xFFU)       </span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define BS_CMP_FPR_FILT_PER  (8U)          </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define BR_CMP_FPR_FILT_PER(x) (HW_CMP_FPR(x).U)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define BF_CMP_FPR_FILT_PER(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_FPR_FILT_PER) &amp; BM_CMP_FPR_FILT_PER)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define BW_CMP_FPR_FILT_PER(x, v) (HW_CMP_FPR_WR(x, v))</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> * HW_CMP_SCR - CMP Status and Control Register</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="union__hw__cmp__scr.html">  503</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmp__scr.html">_hw_cmp_scr</a></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;{</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    uint8_t U;</div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields.html">  506</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields.html">_hw_cmp_scr_bitfields</a></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    {</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields.html#af7391373e83dfcfa10e36692bbf8a089">  508</a></span>&#160;        uint8_t COUT : 1;              </div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields.html#ac38938d99a171fe3d8e4a7a14759c42f">  509</a></span>&#160;        uint8_t CFF : 1;               </div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields.html#a597aba25942a06fb39fc079063b59aa4">  510</a></span>&#160;        uint8_t CFR : 1;               </div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields.html#a85cd6d32067cf9afa40fa1646cbf5537">  511</a></span>&#160;        uint8_t IEF : 1;               </div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields.html#af5074a1e2f4640ce2277b63af888abb8">  512</a></span>&#160;        uint8_t IER : 1;               </div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields.html#a4fa01d9d670306c6ac2350ba144ce83c">  513</a></span>&#160;        uint8_t <a class="code" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#a39ad7e4fa627559595d5cb3f0cf5863d">RESERVED0</a> : 1;         </div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields.html#a3a55f3bcecb9f0375a65b4fa9810718e">  514</a></span>&#160;        uint8_t DMAEN : 1;             </div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields.html#ae0fbf19003d65772028f3a9f6ed96a95">  515</a></span>&#160;        uint8_t <a class="code" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#a685e29d750556032aca758f1f1de9497">RESERVED1</a> : 1;         </div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    } B;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;} <a class="code" href="union__hw__cmp__scr.html">hw_cmp_scr_t</a>;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define HW_CMP_SCR_ADDR(x)       ((x) + 0x3U)</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define HW_CMP_SCR(x)            (*(__IO hw_cmp_scr_t *) HW_CMP_SCR_ADDR(x))</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define HW_CMP_SCR_RD(x)         (HW_CMP_SCR(x).U)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define HW_CMP_SCR_WR(x, v)      (HW_CMP_SCR(x).U = (v))</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define HW_CMP_SCR_SET(x, v)     (HW_CMP_SCR_WR(x, HW_CMP_SCR_RD(x) |  (v)))</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define HW_CMP_SCR_CLR(x, v)     (HW_CMP_SCR_WR(x, HW_CMP_SCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define HW_CMP_SCR_TOG(x, v)     (HW_CMP_SCR_WR(x, HW_CMP_SCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMP_SCR bitfields</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define BP_CMP_SCR_COUT      (0U)          </span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define BM_CMP_SCR_COUT      (0x01U)       </span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define BS_CMP_SCR_COUT      (1U)          </span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define BR_CMP_SCR_COUT(x)   (BITBAND_ACCESS8(HW_CMP_SCR_ADDR(x), BP_CMP_SCR_COUT))</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define BP_CMP_SCR_CFF       (1U)          </span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define BM_CMP_SCR_CFF       (0x02U)       </span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define BS_CMP_SCR_CFF       (1U)          </span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define BR_CMP_SCR_CFF(x)    (BITBAND_ACCESS8(HW_CMP_SCR_ADDR(x), BP_CMP_SCR_CFF))</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define BF_CMP_SCR_CFF(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_SCR_CFF) &amp; BM_CMP_SCR_CFF)</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define BW_CMP_SCR_CFF(x, v) (BITBAND_ACCESS8(HW_CMP_SCR_ADDR(x), BP_CMP_SCR_CFF) = (v))</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define BP_CMP_SCR_CFR       (2U)          </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define BM_CMP_SCR_CFR       (0x04U)       </span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define BS_CMP_SCR_CFR       (1U)          </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define BR_CMP_SCR_CFR(x)    (BITBAND_ACCESS8(HW_CMP_SCR_ADDR(x), BP_CMP_SCR_CFR))</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define BF_CMP_SCR_CFR(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_SCR_CFR) &amp; BM_CMP_SCR_CFR)</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define BW_CMP_SCR_CFR(x, v) (BITBAND_ACCESS8(HW_CMP_SCR_ADDR(x), BP_CMP_SCR_CFR) = (v))</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define BP_CMP_SCR_IEF       (3U)          </span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define BM_CMP_SCR_IEF       (0x08U)       </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define BS_CMP_SCR_IEF       (1U)          </span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define BR_CMP_SCR_IEF(x)    (BITBAND_ACCESS8(HW_CMP_SCR_ADDR(x), BP_CMP_SCR_IEF))</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define BF_CMP_SCR_IEF(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_SCR_IEF) &amp; BM_CMP_SCR_IEF)</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define BW_CMP_SCR_IEF(x, v) (BITBAND_ACCESS8(HW_CMP_SCR_ADDR(x), BP_CMP_SCR_IEF) = (v))</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define BP_CMP_SCR_IER       (4U)          </span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define BM_CMP_SCR_IER       (0x10U)       </span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define BS_CMP_SCR_IER       (1U)          </span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define BR_CMP_SCR_IER(x)    (BITBAND_ACCESS8(HW_CMP_SCR_ADDR(x), BP_CMP_SCR_IER))</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define BF_CMP_SCR_IER(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_SCR_IER) &amp; BM_CMP_SCR_IER)</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define BW_CMP_SCR_IER(x, v) (BITBAND_ACCESS8(HW_CMP_SCR_ADDR(x), BP_CMP_SCR_IER) = (v))</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define BP_CMP_SCR_DMAEN     (6U)          </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define BM_CMP_SCR_DMAEN     (0x40U)       </span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define BS_CMP_SCR_DMAEN     (1U)          </span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define BR_CMP_SCR_DMAEN(x)  (BITBAND_ACCESS8(HW_CMP_SCR_ADDR(x), BP_CMP_SCR_DMAEN))</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define BF_CMP_SCR_DMAEN(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_SCR_DMAEN) &amp; BM_CMP_SCR_DMAEN)</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define BW_CMP_SCR_DMAEN(x, v) (BITBAND_ACCESS8(HW_CMP_SCR_ADDR(x), BP_CMP_SCR_DMAEN) = (v))</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"> * HW_CMP_DACCR - DAC Control Register</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="union__hw__cmp__daccr.html">  689</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmp__daccr.html">_hw_cmp_daccr</a></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;{</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    uint8_t U;</div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="struct__hw__cmp__daccr_1_1__hw__cmp__daccr__bitfields.html">  692</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmp__daccr_1_1__hw__cmp__daccr__bitfields.html">_hw_cmp_daccr_bitfields</a></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    {</div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="struct__hw__cmp__daccr_1_1__hw__cmp__daccr__bitfields.html#a013e05c90d2126da62c8a3d1b87dc918">  694</a></span>&#160;        uint8_t VOSEL : 6;             </div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="struct__hw__cmp__daccr_1_1__hw__cmp__daccr__bitfields.html#af52c1d21824bf8dfa477140189968bde">  695</a></span>&#160;        uint8_t VRSEL : 1;             </div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="struct__hw__cmp__daccr_1_1__hw__cmp__daccr__bitfields.html#a63d068c0d0f068ac8900474dd9f168f7">  696</a></span>&#160;        uint8_t DACEN : 1;             </div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    } B;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;} <a class="code" href="union__hw__cmp__daccr.html">hw_cmp_daccr_t</a>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define HW_CMP_DACCR_ADDR(x)     ((x) + 0x4U)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define HW_CMP_DACCR(x)          (*(__IO hw_cmp_daccr_t *) HW_CMP_DACCR_ADDR(x))</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define HW_CMP_DACCR_RD(x)       (HW_CMP_DACCR(x).U)</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define HW_CMP_DACCR_WR(x, v)    (HW_CMP_DACCR(x).U = (v))</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define HW_CMP_DACCR_SET(x, v)   (HW_CMP_DACCR_WR(x, HW_CMP_DACCR_RD(x) |  (v)))</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define HW_CMP_DACCR_CLR(x, v)   (HW_CMP_DACCR_WR(x, HW_CMP_DACCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define HW_CMP_DACCR_TOG(x, v)   (HW_CMP_DACCR_WR(x, HW_CMP_DACCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMP_DACCR bitfields</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define BP_CMP_DACCR_VOSEL   (0U)          </span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define BM_CMP_DACCR_VOSEL   (0x3FU)       </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define BS_CMP_DACCR_VOSEL   (6U)          </span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define BR_CMP_DACCR_VOSEL(x) (HW_CMP_DACCR(x).B.VOSEL)</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define BF_CMP_DACCR_VOSEL(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_DACCR_VOSEL) &amp; BM_CMP_DACCR_VOSEL)</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define BW_CMP_DACCR_VOSEL(x, v) (HW_CMP_DACCR_WR(x, (HW_CMP_DACCR_RD(x) &amp; ~BM_CMP_DACCR_VOSEL) | BF_CMP_DACCR_VOSEL(v)))</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define BP_CMP_DACCR_VRSEL   (6U)          </span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define BM_CMP_DACCR_VRSEL   (0x40U)       </span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define BS_CMP_DACCR_VRSEL   (1U)          </span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define BR_CMP_DACCR_VRSEL(x) (BITBAND_ACCESS8(HW_CMP_DACCR_ADDR(x), BP_CMP_DACCR_VRSEL))</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define BF_CMP_DACCR_VRSEL(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_DACCR_VRSEL) &amp; BM_CMP_DACCR_VRSEL)</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define BW_CMP_DACCR_VRSEL(x, v) (BITBAND_ACCESS8(HW_CMP_DACCR_ADDR(x), BP_CMP_DACCR_VRSEL) = (v))</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define BP_CMP_DACCR_DACEN   (7U)          </span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define BM_CMP_DACCR_DACEN   (0x80U)       </span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define BS_CMP_DACCR_DACEN   (1U)          </span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define BR_CMP_DACCR_DACEN(x) (BITBAND_ACCESS8(HW_CMP_DACCR_ADDR(x), BP_CMP_DACCR_DACEN))</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define BF_CMP_DACCR_DACEN(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_DACCR_DACEN) &amp; BM_CMP_DACCR_DACEN)</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define BW_CMP_DACCR_DACEN(x, v) (BITBAND_ACCESS8(HW_CMP_DACCR_ADDR(x), BP_CMP_DACCR_DACEN) = (v))</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment"> * HW_CMP_MUXCR - MUX Control Register</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="union__hw__cmp__muxcr.html">  795</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmp__muxcr.html">_hw_cmp_muxcr</a></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;{</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    uint8_t U;</div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields.html">  798</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields.html">_hw_cmp_muxcr_bitfields</a></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    {</div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields.html#a2bcb16812411adbe7b11464dc077cd90">  800</a></span>&#160;        uint8_t MSEL : 3;              </div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields.html#a5d15cf4186a08fc572b766e07a2f8fab">  801</a></span>&#160;        uint8_t PSEL : 3;              </div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields.html#a35929ee45d01a4a4afcc1fdfbd811720">  802</a></span>&#160;        uint8_t <a class="code" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#a39ad7e4fa627559595d5cb3f0cf5863d">RESERVED0</a> : 1;         </div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields.html#a26a2321b41b41543f34b328746ea11c1">  803</a></span>&#160;        uint8_t PSTM : 1;              </div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    } B;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;} <a class="code" href="union__hw__cmp__muxcr.html">hw_cmp_muxcr_t</a>;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define HW_CMP_MUXCR_ADDR(x)     ((x) + 0x5U)</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define HW_CMP_MUXCR(x)          (*(__IO hw_cmp_muxcr_t *) HW_CMP_MUXCR_ADDR(x))</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define HW_CMP_MUXCR_RD(x)       (HW_CMP_MUXCR(x).U)</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define HW_CMP_MUXCR_WR(x, v)    (HW_CMP_MUXCR(x).U = (v))</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define HW_CMP_MUXCR_SET(x, v)   (HW_CMP_MUXCR_WR(x, HW_CMP_MUXCR_RD(x) |  (v)))</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define HW_CMP_MUXCR_CLR(x, v)   (HW_CMP_MUXCR_WR(x, HW_CMP_MUXCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define HW_CMP_MUXCR_TOG(x, v)   (HW_CMP_MUXCR_WR(x, HW_CMP_MUXCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMP_MUXCR bitfields</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define BP_CMP_MUXCR_MSEL    (0U)          </span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define BM_CMP_MUXCR_MSEL    (0x07U)       </span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define BS_CMP_MUXCR_MSEL    (3U)          </span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define BR_CMP_MUXCR_MSEL(x) (HW_CMP_MUXCR(x).B.MSEL)</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define BF_CMP_MUXCR_MSEL(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_MUXCR_MSEL) &amp; BM_CMP_MUXCR_MSEL)</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define BW_CMP_MUXCR_MSEL(x, v) (HW_CMP_MUXCR_WR(x, (HW_CMP_MUXCR_RD(x) &amp; ~BM_CMP_MUXCR_MSEL) | BF_CMP_MUXCR_MSEL(v)))</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define BP_CMP_MUXCR_PSEL    (3U)          </span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define BM_CMP_MUXCR_PSEL    (0x38U)       </span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define BS_CMP_MUXCR_PSEL    (3U)          </span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define BR_CMP_MUXCR_PSEL(x) (HW_CMP_MUXCR(x).B.PSEL)</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define BF_CMP_MUXCR_PSEL(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_MUXCR_PSEL) &amp; BM_CMP_MUXCR_PSEL)</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define BW_CMP_MUXCR_PSEL(x, v) (HW_CMP_MUXCR_WR(x, (HW_CMP_MUXCR_RD(x) &amp; ~BM_CMP_MUXCR_PSEL) | BF_CMP_MUXCR_PSEL(v)))</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define BP_CMP_MUXCR_PSTM    (7U)          </span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define BM_CMP_MUXCR_PSTM    (0x80U)       </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define BS_CMP_MUXCR_PSTM    (1U)          </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define BR_CMP_MUXCR_PSTM(x) (BITBAND_ACCESS8(HW_CMP_MUXCR_ADDR(x), BP_CMP_MUXCR_PSTM))</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define BF_CMP_MUXCR_PSTM(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMP_MUXCR_PSTM) &amp; BM_CMP_MUXCR_PSTM)</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define BW_CMP_MUXCR_PSTM(x, v) (BITBAND_ACCESS8(HW_CMP_MUXCR_ADDR(x), BP_CMP_MUXCR_PSTM) = (v))</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment"> * hw_cmp_t - module struct</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="struct__hw__cmp.html">  924</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__cmp.html">_hw_cmp</a></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;{</div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="struct__hw__cmp.html#abaa10290f1f494df3aea91dbf2abd876">  926</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmp__cr0.html">hw_cmp_cr0_t</a> <a class="code" href="struct__hw__cmp.html#abaa10290f1f494df3aea91dbf2abd876">CR0</a>;                 </div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="struct__hw__cmp.html#a851b0709bcfdfe91bdb5d4936d1f4958">  927</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmp__cr1.html">hw_cmp_cr1_t</a> <a class="code" href="struct__hw__cmp.html#a851b0709bcfdfe91bdb5d4936d1f4958">CR1</a>;                 </div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="struct__hw__cmp.html#abbf266f17ce2e9c92f5b643496896c79">  928</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmp__fpr.html">hw_cmp_fpr_t</a> <a class="code" href="struct__hw__cmp.html#abbf266f17ce2e9c92f5b643496896c79">FPR</a>;                 </div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="struct__hw__cmp.html#ab60de41ae24fc0597e45f1762272d579">  929</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmp__scr.html">hw_cmp_scr_t</a> <a class="code" href="struct__hw__cmp.html#ab60de41ae24fc0597e45f1762272d579">SCR</a>;                 </div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="struct__hw__cmp.html#a6789df9d1a656eb8233915761dc8cc96">  930</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmp__daccr.html">hw_cmp_daccr_t</a> <a class="code" href="struct__hw__cmp.html#a6789df9d1a656eb8233915761dc8cc96">DACCR</a>;             </div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="struct__hw__cmp.html#a3b890f5539437bb51ae709d1969e8df4">  931</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmp__muxcr.html">hw_cmp_muxcr_t</a> <a class="code" href="struct__hw__cmp.html#a3b890f5539437bb51ae709d1969e8df4">MUXCR</a>;             </div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;} <a class="code" href="struct__hw__cmp.html">hw_cmp_t</a>;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define HW_CMP(x)      (*(hw_cmp_t *)(x))</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_CMP_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__cmp__daccr_1_1__hw__cmp__daccr__bitfields_html"><div class="ttname"><a href="struct__hw__cmp__daccr_1_1__hw__cmp__daccr__bitfields.html">_hw_cmp_daccr::_hw_cmp_daccr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:692</div></div>
<div class="ttc" id="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields_html_a685e29d750556032aca758f1f1de9497"><div class="ttname"><a href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#a685e29d750556032aca758f1f1de9497">_hw_cmp_cr0::_hw_cmp_cr0_bitfields::RESERVED1</a></div><div class="ttdeci">uint8_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:125</div></div>
<div class="ttc" id="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields_html"><div class="ttname"><a href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html">_hw_cmp_cr0::_hw_cmp_cr0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:119</div></div>
<div class="ttc" id="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields_html_ab1026371a4ecca8d5a1e92041112e7ee"><div class="ttname"><a href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#ab1026371a4ecca8d5a1e92041112e7ee">_hw_cmp_cr0::_hw_cmp_cr0_bitfields::FILTER_CNT</a></div><div class="ttdeci">uint8_t FILTER_CNT</div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:124</div></div>
<div class="ttc" id="struct__hw__cmp_html_ab60de41ae24fc0597e45f1762272d579"><div class="ttname"><a href="struct__hw__cmp.html#ab60de41ae24fc0597e45f1762272d579">_hw_cmp::SCR</a></div><div class="ttdeci">__IO hw_cmp_scr_t SCR</div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:929</div></div>
<div class="ttc" id="union__hw__cmp__cr1_html"><div class="ttname"><a href="union__hw__cmp__cr1.html">_hw_cmp_cr1</a></div><div class="ttdoc">HW_CMP_CR1 - CMP Control Register 1 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:218</div></div>
<div class="ttc" id="union__hw__cmp__scr_html"><div class="ttname"><a href="union__hw__cmp__scr.html">_hw_cmp_scr</a></div><div class="ttdoc">HW_CMP_SCR - CMP Status and Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:503</div></div>
<div class="ttc" id="struct__hw__cmp_html_a851b0709bcfdfe91bdb5d4936d1f4958"><div class="ttname"><a href="struct__hw__cmp.html#a851b0709bcfdfe91bdb5d4936d1f4958">_hw_cmp::CR1</a></div><div class="ttdeci">__IO hw_cmp_cr1_t CR1</div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:927</div></div>
<div class="ttc" id="struct__hw__cmp_html_a3b890f5539437bb51ae709d1969e8df4"><div class="ttname"><a href="struct__hw__cmp.html#a3b890f5539437bb51ae709d1969e8df4">_hw_cmp::MUXCR</a></div><div class="ttdeci">__IO hw_cmp_muxcr_t MUXCR</div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:931</div></div>
<div class="ttc" id="struct__hw__cmp_html_abbf266f17ce2e9c92f5b643496896c79"><div class="ttname"><a href="struct__hw__cmp.html#abbf266f17ce2e9c92f5b643496896c79">_hw_cmp::FPR</a></div><div class="ttdeci">__IO hw_cmp_fpr_t FPR</div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:928</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="union__hw__cmp__cr0_html"><div class="ttname"><a href="union__hw__cmp__cr0.html">_hw_cmp_cr0</a></div><div class="ttdoc">HW_CMP_CR0 - CMP Control Register 0 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:116</div></div>
<div class="ttc" id="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields_html_a39ad7e4fa627559595d5cb3f0cf5863d"><div class="ttname"><a href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#a39ad7e4fa627559595d5cb3f0cf5863d">_hw_cmp_cr0::_hw_cmp_cr0_bitfields::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:123</div></div>
<div class="ttc" id="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields_html_aa63ffa0890adc357e7fe6f0000340375"><div class="ttname"><a href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html#aa63ffa0890adc357e7fe6f0000340375">_hw_cmp_cr0::_hw_cmp_cr0_bitfields::HYSTCTR</a></div><div class="ttdeci">uint8_t HYSTCTR</div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:121</div></div>
<div class="ttc" id="struct__hw__cmp_html_a6789df9d1a656eb8233915761dc8cc96"><div class="ttname"><a href="struct__hw__cmp.html#a6789df9d1a656eb8233915761dc8cc96">_hw_cmp::DACCR</a></div><div class="ttdeci">__IO hw_cmp_daccr_t DACCR</div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:930</div></div>
<div class="ttc" id="struct__hw__cmp_html_abaa10290f1f494df3aea91dbf2abd876"><div class="ttname"><a href="struct__hw__cmp.html#abaa10290f1f494df3aea91dbf2abd876">_hw_cmp::CR0</a></div><div class="ttdeci">__IO hw_cmp_cr0_t CR0</div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:926</div></div>
<div class="ttc" id="struct__hw__cmp_html"><div class="ttname"><a href="struct__hw__cmp.html">_hw_cmp</a></div><div class="ttdoc">All CMP module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:924</div></div>
<div class="ttc" id="struct__hw__cmp__fpr_1_1__hw__cmp__fpr__bitfields_html"><div class="ttname"><a href="struct__hw__cmp__fpr_1_1__hw__cmp__fpr__bitfields.html">_hw_cmp_fpr::_hw_cmp_fpr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:445</div></div>
<div class="ttc" id="union__hw__cmp__daccr_html"><div class="ttname"><a href="union__hw__cmp__daccr.html">_hw_cmp_daccr</a></div><div class="ttdoc">HW_CMP_DACCR - DAC Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:689</div></div>
<div class="ttc" id="struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields_html"><div class="ttname"><a href="struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields.html">_hw_cmp_scr::_hw_cmp_scr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:506</div></div>
<div class="ttc" id="union__hw__cmp__muxcr_html"><div class="ttname"><a href="union__hw__cmp__muxcr.html">_hw_cmp_muxcr</a></div><div class="ttdoc">HW_CMP_MUXCR - MUX Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:795</div></div>
<div class="ttc" id="struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields_html"><div class="ttname"><a href="struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields.html">_hw_cmp_muxcr::_hw_cmp_muxcr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:798</div></div>
<div class="ttc" id="union__hw__cmp__fpr_html"><div class="ttname"><a href="union__hw__cmp__fpr.html">_hw_cmp_fpr</a></div><div class="ttdoc">HW_CMP_FPR - CMP Filter Period Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:442</div></div>
<div class="ttc" id="struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields_html"><div class="ttname"><a href="struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields.html">_hw_cmp_cr1::_hw_cmp_cr1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmp.h:221</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
