{"top":"global.camera_pipeline",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U5":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U6":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U7":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2.out","add_all__U5.in0"],
          ["mul_d1__U3.out","add_all__U5.in1"],
          ["add_all__U6.in0","add_all__U5.out"],
          ["mul_d2__U4.out","add_all__U6.in1"],
          ["add_all__U7.in0","add_all__U6.out"],
          ["const_term.out","add_all__U7.in1"],
          ["self.out","add_all__U7.out"],
          ["mul_d0__U2.in0","coeff_0.out"],
          ["mul_d1__U3.in0","coeff_1.out"],
          ["mul_d2__U4.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U2.in1"],
          ["self.d.1","mul_d1__U3.in1"],
          ["self.d.2","mul_d2__U4.in1"]
        ]
      },
      "aff__U108":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1a48"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0074"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h7af8"]}
          },
          "mul_d0__U109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U109.out","add_all__U113.in0"],
          ["mul_d1__U110.out","add_all__U113.in1"],
          ["add_all__U114.in0","add_all__U113.out"],
          ["mul_d2__U111.out","add_all__U114.in1"],
          ["add_all__U115.in0","add_all__U114.out"],
          ["mul_d3__U112.out","add_all__U115.in1"],
          ["add_all__U116.in0","add_all__U115.out"],
          ["const_term.out","add_all__U116.in1"],
          ["self.out","add_all__U116.out"],
          ["mul_d0__U109.in0","coeff_0.out"],
          ["mul_d1__U110.in0","coeff_1.out"],
          ["mul_d2__U111.in0","coeff_2.out"],
          ["mul_d3__U112.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U109.in1"],
          ["self.d.1","mul_d1__U110.in1"],
          ["self.d.2","mul_d2__U111.in1"],
          ["self.d.3","mul_d3__U112.in1"]
        ]
      },
      "aff__U133":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1a48"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0074"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hc9d0"]}
          },
          "mul_d0__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U135":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U134.out","add_all__U138.in0"],
          ["mul_d1__U135.out","add_all__U138.in1"],
          ["add_all__U139.in0","add_all__U138.out"],
          ["mul_d2__U136.out","add_all__U139.in1"],
          ["add_all__U140.in0","add_all__U139.out"],
          ["mul_d3__U137.out","add_all__U140.in1"],
          ["add_all__U141.in0","add_all__U140.out"],
          ["const_term.out","add_all__U141.in1"],
          ["self.out","add_all__U141.out"],
          ["mul_d0__U134.in0","coeff_0.out"],
          ["mul_d1__U135.in0","coeff_1.out"],
          ["mul_d2__U136.in0","coeff_2.out"],
          ["mul_d3__U137.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U134.in1"],
          ["self.d.1","mul_d1__U135.in1"],
          ["self.d.2","mul_d2__U136.in1"],
          ["self.d.3","mul_d3__U137.in1"]
        ]
      },
      "aff__U156":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1a48"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0074"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h18a8"]}
          },
          "mul_d0__U157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U159":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U160":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U157.out","add_all__U161.in0"],
          ["mul_d1__U158.out","add_all__U161.in1"],
          ["add_all__U162.in0","add_all__U161.out"],
          ["mul_d2__U159.out","add_all__U162.in1"],
          ["add_all__U163.in0","add_all__U162.out"],
          ["mul_d3__U160.out","add_all__U163.in1"],
          ["add_all__U164.in0","add_all__U163.out"],
          ["const_term.out","add_all__U164.in1"],
          ["self.out","add_all__U164.out"],
          ["mul_d0__U157.in0","coeff_0.out"],
          ["mul_d1__U158.in0","coeff_1.out"],
          ["mul_d2__U159.in0","coeff_2.out"],
          ["mul_d3__U160.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U157.in1"],
          ["self.d.1","mul_d1__U158.in1"],
          ["self.d.2","mul_d2__U159.in1"],
          ["self.d.3","mul_d3__U160.in1"]
        ]
      },
      "aff__U179":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U184":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U180":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U181":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U180.out","add_all__U184.in0"],
          ["mul_d1__U181.out","add_all__U184.in1"],
          ["add_all__U185.in0","add_all__U184.out"],
          ["mul_d2__U182.out","add_all__U185.in1"],
          ["add_all__U186.in0","add_all__U185.out"],
          ["mul_d3__U183.out","add_all__U186.in1"],
          ["add_all__U187.in0","add_all__U186.out"],
          ["const_term.out","add_all__U187.in1"],
          ["self.out","add_all__U187.out"],
          ["mul_d0__U180.in0","coeff_0.out"],
          ["mul_d1__U181.in0","coeff_1.out"],
          ["mul_d2__U182.in0","coeff_2.out"],
          ["mul_d3__U183.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U180.in1"],
          ["self.d.1","mul_d1__U181.in1"],
          ["self.d.2","mul_d2__U182.in1"],
          ["self.d.3","mul_d3__U183.in1"]
        ]
      },
      "aff__U18":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U22":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U23":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U24":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0078"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "mul_d0__U19":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U20":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U21":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U19.out","add_all__U22.in0"],
          ["mul_d1__U20.out","add_all__U22.in1"],
          ["add_all__U23.in0","add_all__U22.out"],
          ["mul_d2__U21.out","add_all__U23.in1"],
          ["add_all__U24.in0","add_all__U23.out"],
          ["const_term.out","add_all__U24.in1"],
          ["self.out","add_all__U24.out"],
          ["mul_d0__U19.in0","coeff_0.out"],
          ["mul_d1__U20.in0","coeff_1.out"],
          ["mul_d2__U21.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U19.in1"],
          ["self.d.1","mul_d1__U20.in1"],
          ["self.d.2","mul_d2__U21.in1"]
        ]
      },
      "aff__U188":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U189.out","add_all__U193.in0"],
          ["mul_d1__U190.out","add_all__U193.in1"],
          ["add_all__U194.in0","add_all__U193.out"],
          ["mul_d2__U191.out","add_all__U194.in1"],
          ["add_all__U195.in0","add_all__U194.out"],
          ["mul_d3__U192.out","add_all__U195.in1"],
          ["add_all__U196.in0","add_all__U195.out"],
          ["const_term.out","add_all__U196.in1"],
          ["self.out","add_all__U196.out"],
          ["mul_d0__U189.in0","coeff_0.out"],
          ["mul_d1__U190.in0","coeff_1.out"],
          ["mul_d2__U191.in0","coeff_2.out"],
          ["mul_d3__U192.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U189.in1"],
          ["self.d.1","mul_d1__U190.in1"],
          ["self.d.2","mul_d2__U191.in1"],
          ["self.d.3","mul_d3__U192.in1"]
        ]
      },
      "aff__U198":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U206":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U201":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U199.out","add_all__U203.in0"],
          ["mul_d1__U200.out","add_all__U203.in1"],
          ["add_all__U204.in0","add_all__U203.out"],
          ["mul_d2__U201.out","add_all__U204.in1"],
          ["add_all__U205.in0","add_all__U204.out"],
          ["mul_d3__U202.out","add_all__U205.in1"],
          ["add_all__U206.in0","add_all__U205.out"],
          ["const_term.out","add_all__U206.in1"],
          ["self.out","add_all__U206.out"],
          ["mul_d0__U199.in0","coeff_0.out"],
          ["mul_d1__U200.in0","coeff_1.out"],
          ["mul_d2__U201.in0","coeff_2.out"],
          ["mul_d3__U202.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U199.in1"],
          ["self.d.1","mul_d1__U200.in1"],
          ["self.d.2","mul_d2__U201.in1"],
          ["self.d.3","mul_d3__U202.in1"]
        ]
      },
      "aff__U207":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U215":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U208":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U209":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U210":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U211":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U208.out","add_all__U212.in0"],
          ["mul_d1__U209.out","add_all__U212.in1"],
          ["add_all__U213.in0","add_all__U212.out"],
          ["mul_d2__U210.out","add_all__U213.in1"],
          ["add_all__U214.in0","add_all__U213.out"],
          ["mul_d3__U211.out","add_all__U214.in1"],
          ["add_all__U215.in0","add_all__U214.out"],
          ["const_term.out","add_all__U215.in1"],
          ["self.out","add_all__U215.out"],
          ["mul_d0__U208.in0","coeff_0.out"],
          ["mul_d1__U209.in0","coeff_1.out"],
          ["mul_d2__U210.in0","coeff_2.out"],
          ["mul_d3__U211.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U208.in1"],
          ["self.d.1","mul_d1__U209.in1"],
          ["self.d.2","mul_d2__U210.in1"],
          ["self.d.3","mul_d3__U211.in1"]
        ]
      },
      "aff__U217":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U222":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U223":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U224":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U225":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U218":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U219":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U221":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U218.out","add_all__U222.in0"],
          ["mul_d1__U219.out","add_all__U222.in1"],
          ["add_all__U223.in0","add_all__U222.out"],
          ["mul_d2__U220.out","add_all__U223.in1"],
          ["add_all__U224.in0","add_all__U223.out"],
          ["mul_d3__U221.out","add_all__U224.in1"],
          ["add_all__U225.in0","add_all__U224.out"],
          ["const_term.out","add_all__U225.in1"],
          ["self.out","add_all__U225.out"],
          ["mul_d0__U218.in0","coeff_0.out"],
          ["mul_d1__U219.in0","coeff_1.out"],
          ["mul_d2__U220.in0","coeff_2.out"],
          ["mul_d3__U221.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U218.in1"],
          ["self.d.1","mul_d1__U219.in1"],
          ["self.d.2","mul_d2__U220.in1"],
          ["self.d.3","mul_d3__U221.in1"]
        ]
      },
      "aff__U226":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U231":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U232":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U227":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U227.out","add_all__U230.in0"],
          ["mul_d1__U228.out","add_all__U230.in1"],
          ["add_all__U231.in0","add_all__U230.out"],
          ["mul_d2__U229.out","add_all__U231.in1"],
          ["add_all__U232.in0","add_all__U231.out"],
          ["const_term.out","add_all__U232.in1"],
          ["self.out","add_all__U232.out"],
          ["mul_d0__U227.in0","coeff_0.out"],
          ["mul_d1__U228.in0","coeff_1.out"],
          ["mul_d2__U229.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U227.in1"],
          ["self.d.1","mul_d1__U228.in1"],
          ["self.d.2","mul_d2__U229.in1"]
        ]
      },
      "aff__U234":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U239":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U240":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1a48"]}
          },
          "mul_d0__U235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U236":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U235.out","add_all__U239.in0"],
          ["mul_d1__U236.out","add_all__U239.in1"],
          ["add_all__U240.in0","add_all__U239.out"],
          ["mul_d2__U237.out","add_all__U240.in1"],
          ["add_all__U241.in0","add_all__U240.out"],
          ["mul_d3__U238.out","add_all__U241.in1"],
          ["add_all__U242.in0","add_all__U241.out"],
          ["const_term.out","add_all__U242.in1"],
          ["self.out","add_all__U242.out"],
          ["mul_d0__U235.in0","coeff_0.out"],
          ["mul_d1__U236.in0","coeff_1.out"],
          ["mul_d2__U237.in0","coeff_2.out"],
          ["mul_d3__U238.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U235.in1"],
          ["self.d.1","mul_d1__U236.in1"],
          ["self.d.2","mul_d2__U237.in1"],
          ["self.d.3","mul_d3__U238.in1"]
        ]
      },
      "aff__U243":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1a48"]}
          },
          "mul_d0__U244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U244.out","add_all__U247.in0"],
          ["mul_d1__U245.out","add_all__U247.in1"],
          ["add_all__U248.in0","add_all__U247.out"],
          ["mul_d2__U246.out","add_all__U248.in1"],
          ["add_all__U249.in0","add_all__U248.out"],
          ["const_term.out","add_all__U249.in1"],
          ["self.out","add_all__U249.out"],
          ["mul_d0__U244.in0","coeff_0.out"],
          ["mul_d1__U245.in0","coeff_1.out"],
          ["mul_d2__U246.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U244.in1"],
          ["self.d.1","mul_d1__U245.in1"],
          ["self.d.2","mul_d2__U246.in1"]
        ]
      },
      "aff__U251":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U258":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "mul_d0__U252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U255":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U252.out","add_all__U256.in0"],
          ["mul_d1__U253.out","add_all__U256.in1"],
          ["add_all__U257.in0","add_all__U256.out"],
          ["mul_d2__U254.out","add_all__U257.in1"],
          ["add_all__U258.in0","add_all__U257.out"],
          ["mul_d3__U255.out","add_all__U258.in1"],
          ["add_all__U259.in0","add_all__U258.out"],
          ["const_term.out","add_all__U259.in1"],
          ["self.out","add_all__U259.out"],
          ["mul_d0__U252.in0","coeff_0.out"],
          ["mul_d1__U253.in0","coeff_1.out"],
          ["mul_d2__U254.in0","coeff_2.out"],
          ["mul_d3__U255.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U252.in1"],
          ["self.d.1","mul_d1__U253.in1"],
          ["self.d.2","mul_d2__U254.in1"],
          ["self.d.3","mul_d3__U255.in1"]
        ]
      },
      "aff__U260":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U264":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "mul_d0__U261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U261.out","add_all__U264.in0"],
          ["mul_d1__U262.out","add_all__U264.in1"],
          ["add_all__U265.in0","add_all__U264.out"],
          ["mul_d2__U263.out","add_all__U265.in1"],
          ["add_all__U266.in0","add_all__U265.out"],
          ["const_term.out","add_all__U266.in1"],
          ["self.out","add_all__U266.out"],
          ["mul_d0__U261.in0","coeff_0.out"],
          ["mul_d1__U262.in0","coeff_1.out"],
          ["mul_d2__U263.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U261.in1"],
          ["self.d.1","mul_d1__U262.in1"],
          ["self.d.2","mul_d2__U263.in1"]
        ]
      },
      "aff__U268":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U273":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U270":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U269.out","add_all__U272.in0"],
          ["mul_d1__U270.out","add_all__U272.in1"],
          ["add_all__U273.in0","add_all__U272.out"],
          ["mul_d2__U271.out","add_all__U273.in1"],
          ["add_all__U274.in0","add_all__U273.out"],
          ["const_term.out","add_all__U274.in1"],
          ["self.out","add_all__U274.out"],
          ["mul_d0__U269.in0","coeff_0.out"],
          ["mul_d1__U270.in0","coeff_1.out"],
          ["mul_d2__U271.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U269.in1"],
          ["self.d.1","mul_d1__U270.in1"],
          ["self.d.2","mul_d2__U271.in1"]
        ]
      },
      "aff__U275":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U277":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U276.out","add_all__U279.in0"],
          ["mul_d1__U277.out","add_all__U279.in1"],
          ["add_all__U280.in0","add_all__U279.out"],
          ["mul_d2__U278.out","add_all__U280.in1"],
          ["add_all__U281.in0","add_all__U280.out"],
          ["const_term.out","add_all__U281.in1"],
          ["self.out","add_all__U281.out"],
          ["mul_d0__U276.in0","coeff_0.out"],
          ["mul_d1__U277.in0","coeff_1.out"],
          ["mul_d2__U278.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U276.in1"],
          ["self.d.1","mul_d1__U277.in1"],
          ["self.d.2","mul_d2__U278.in1"]
        ]
      },
      "aff__U283":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U285":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U286":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U284.out","add_all__U287.in0"],
          ["mul_d1__U285.out","add_all__U287.in1"],
          ["add_all__U288.in0","add_all__U287.out"],
          ["mul_d2__U286.out","add_all__U288.in1"],
          ["add_all__U289.in0","add_all__U288.out"],
          ["const_term.out","add_all__U289.in1"],
          ["self.out","add_all__U289.out"],
          ["mul_d0__U284.in0","coeff_0.out"],
          ["mul_d1__U285.in0","coeff_1.out"],
          ["mul_d2__U286.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U284.in1"],
          ["self.d.1","mul_d1__U285.in1"],
          ["self.d.2","mul_d2__U286.in1"]
        ]
      },
      "aff__U290":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U294":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U291.out","add_all__U294.in0"],
          ["mul_d1__U292.out","add_all__U294.in1"],
          ["add_all__U295.in0","add_all__U294.out"],
          ["mul_d2__U293.out","add_all__U295.in1"],
          ["add_all__U296.in0","add_all__U295.out"],
          ["const_term.out","add_all__U296.in1"],
          ["self.out","add_all__U296.out"],
          ["mul_d0__U291.in0","coeff_0.out"],
          ["mul_d1__U292.in0","coeff_1.out"],
          ["mul_d2__U293.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U291.in1"],
          ["self.d.1","mul_d1__U292.in1"],
          ["self.d.2","mul_d2__U293.in1"]
        ]
      },
      "aff__U298":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "mul_d0__U299":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U301":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U299.out","add_all__U302.in0"],
          ["mul_d1__U300.out","add_all__U302.in1"],
          ["add_all__U303.in0","add_all__U302.out"],
          ["mul_d2__U301.out","add_all__U303.in1"],
          ["add_all__U304.in0","add_all__U303.out"],
          ["const_term.out","add_all__U304.in1"],
          ["self.out","add_all__U304.out"],
          ["mul_d0__U299.in0","coeff_0.out"],
          ["mul_d1__U300.in0","coeff_1.out"],
          ["mul_d2__U301.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U299.in1"],
          ["self.d.1","mul_d1__U300.in1"],
          ["self.d.2","mul_d2__U301.in1"]
        ]
      },
      "aff__U305":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U309":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U311":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U307":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U306.out","add_all__U309.in0"],
          ["mul_d1__U307.out","add_all__U309.in1"],
          ["add_all__U310.in0","add_all__U309.out"],
          ["mul_d2__U308.out","add_all__U310.in1"],
          ["add_all__U311.in0","add_all__U310.out"],
          ["const_term.out","add_all__U311.in1"],
          ["self.out","add_all__U311.out"],
          ["mul_d0__U306.in0","coeff_0.out"],
          ["mul_d1__U307.in0","coeff_1.out"],
          ["mul_d2__U308.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U306.in1"],
          ["self.d.1","mul_d1__U307.in1"],
          ["self.d.2","mul_d2__U308.in1"]
        ]
      },
      "aff__U313":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U317":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "mul_d0__U314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U316":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U314.out","add_all__U317.in0"],
          ["mul_d1__U315.out","add_all__U317.in1"],
          ["add_all__U318.in0","add_all__U317.out"],
          ["mul_d2__U316.out","add_all__U318.in1"],
          ["add_all__U319.in0","add_all__U318.out"],
          ["const_term.out","add_all__U319.in1"],
          ["self.out","add_all__U319.out"],
          ["mul_d0__U314.in0","coeff_0.out"],
          ["mul_d1__U315.in0","coeff_1.out"],
          ["mul_d2__U316.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U314.in1"],
          ["self.d.1","mul_d1__U315.in1"],
          ["self.d.2","mul_d2__U316.in1"]
        ]
      },
      "aff__U320":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U324":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U326":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U321":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U322":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U323":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U321.out","add_all__U324.in0"],
          ["mul_d1__U322.out","add_all__U324.in1"],
          ["add_all__U325.in0","add_all__U324.out"],
          ["mul_d2__U323.out","add_all__U325.in1"],
          ["add_all__U326.in0","add_all__U325.out"],
          ["const_term.out","add_all__U326.in1"],
          ["self.out","add_all__U326.out"],
          ["mul_d0__U321.in0","coeff_0.out"],
          ["mul_d1__U322.in0","coeff_1.out"],
          ["mul_d2__U323.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U321.in1"],
          ["self.d.1","mul_d1__U322.in1"],
          ["self.d.2","mul_d2__U323.in1"]
        ]
      },
      "aff__U328":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc5"]}
          },
          "mul_d0__U329":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U331":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U329.out","add_all__U332.in0"],
          ["mul_d1__U330.out","add_all__U332.in1"],
          ["add_all__U333.in0","add_all__U332.out"],
          ["mul_d2__U331.out","add_all__U333.in1"],
          ["add_all__U334.in0","add_all__U333.out"],
          ["const_term.out","add_all__U334.in1"],
          ["self.out","add_all__U334.out"],
          ["mul_d0__U329.in0","coeff_0.out"],
          ["mul_d1__U330.in0","coeff_1.out"],
          ["mul_d2__U331.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U329.in1"],
          ["self.d.1","mul_d1__U330.in1"],
          ["self.d.2","mul_d2__U331.in1"]
        ]
      },
      "aff__U335":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U339":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U336.out","add_all__U339.in0"],
          ["mul_d1__U337.out","add_all__U339.in1"],
          ["add_all__U340.in0","add_all__U339.out"],
          ["mul_d2__U338.out","add_all__U340.in1"],
          ["add_all__U341.in0","add_all__U340.out"],
          ["const_term.out","add_all__U341.in1"],
          ["self.out","add_all__U341.out"],
          ["mul_d0__U336.in0","coeff_0.out"],
          ["mul_d1__U337.in0","coeff_1.out"],
          ["mul_d2__U338.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U336.in1"],
          ["self.d.1","mul_d1__U337.in1"],
          ["self.d.2","mul_d2__U338.in1"]
        ]
      },
      "aff__U343":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc4"]}
          },
          "mul_d0__U344":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U345":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U346":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U344.out","add_all__U347.in0"],
          ["mul_d1__U345.out","add_all__U347.in1"],
          ["add_all__U348.in0","add_all__U347.out"],
          ["mul_d2__U346.out","add_all__U348.in1"],
          ["add_all__U349.in0","add_all__U348.out"],
          ["const_term.out","add_all__U349.in1"],
          ["self.out","add_all__U349.out"],
          ["mul_d0__U344.in0","coeff_0.out"],
          ["mul_d1__U345.in0","coeff_1.out"],
          ["mul_d2__U346.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U344.in1"],
          ["self.d.1","mul_d1__U345.in1"],
          ["self.d.2","mul_d2__U346.in1"]
        ]
      },
      "aff__U350":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U351":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U353":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U351.out","add_all__U354.in0"],
          ["mul_d1__U352.out","add_all__U354.in1"],
          ["add_all__U355.in0","add_all__U354.out"],
          ["mul_d2__U353.out","add_all__U355.in1"],
          ["add_all__U356.in0","add_all__U355.out"],
          ["const_term.out","add_all__U356.in1"],
          ["self.out","add_all__U356.out"],
          ["mul_d0__U351.in0","coeff_0.out"],
          ["mul_d1__U352.in0","coeff_1.out"],
          ["mul_d2__U353.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U351.in1"],
          ["self.d.1","mul_d1__U352.in1"],
          ["self.d.2","mul_d2__U353.in1"]
        ]
      },
      "aff__U358":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U363":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U364":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc3"]}
          },
          "mul_d0__U359":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U360":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U361":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U359.out","add_all__U362.in0"],
          ["mul_d1__U360.out","add_all__U362.in1"],
          ["add_all__U363.in0","add_all__U362.out"],
          ["mul_d2__U361.out","add_all__U363.in1"],
          ["add_all__U364.in0","add_all__U363.out"],
          ["const_term.out","add_all__U364.in1"],
          ["self.out","add_all__U364.out"],
          ["mul_d0__U359.in0","coeff_0.out"],
          ["mul_d1__U360.in0","coeff_1.out"],
          ["mul_d2__U361.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U359.in1"],
          ["self.d.1","mul_d1__U360.in1"],
          ["self.d.2","mul_d2__U361.in1"]
        ]
      },
      "aff__U365":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U369":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U370":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U371":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U366":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U367":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U368":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U366.out","add_all__U369.in0"],
          ["mul_d1__U367.out","add_all__U369.in1"],
          ["add_all__U370.in0","add_all__U369.out"],
          ["mul_d2__U368.out","add_all__U370.in1"],
          ["add_all__U371.in0","add_all__U370.out"],
          ["const_term.out","add_all__U371.in1"],
          ["self.out","add_all__U371.out"],
          ["mul_d0__U366.in0","coeff_0.out"],
          ["mul_d1__U367.in0","coeff_1.out"],
          ["mul_d2__U368.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U366.in1"],
          ["self.d.1","mul_d1__U367.in1"],
          ["self.d.2","mul_d2__U368.in1"]
        ]
      },
      "aff__U373":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U377":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U378":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U379":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "mul_d0__U374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U376":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U374.out","add_all__U377.in0"],
          ["mul_d1__U375.out","add_all__U377.in1"],
          ["add_all__U378.in0","add_all__U377.out"],
          ["mul_d2__U376.out","add_all__U378.in1"],
          ["add_all__U379.in0","add_all__U378.out"],
          ["const_term.out","add_all__U379.in1"],
          ["self.out","add_all__U379.out"],
          ["mul_d0__U374.in0","coeff_0.out"],
          ["mul_d1__U375.in0","coeff_1.out"],
          ["mul_d2__U376.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U374.in1"],
          ["self.d.1","mul_d1__U375.in1"],
          ["self.d.2","mul_d2__U376.in1"]
        ]
      },
      "aff__U380":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U384":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U385":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U386":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U382":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U383":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U381.out","add_all__U384.in0"],
          ["mul_d1__U382.out","add_all__U384.in1"],
          ["add_all__U385.in0","add_all__U384.out"],
          ["mul_d2__U383.out","add_all__U385.in1"],
          ["add_all__U386.in0","add_all__U385.out"],
          ["const_term.out","add_all__U386.in1"],
          ["self.out","add_all__U386.out"],
          ["mul_d0__U381.in0","coeff_0.out"],
          ["mul_d1__U382.in0","coeff_1.out"],
          ["mul_d2__U383.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U381.in1"],
          ["self.d.1","mul_d1__U382.in1"],
          ["self.d.2","mul_d2__U383.in1"]
        ]
      },
      "aff__U388":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U393":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U394":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "mul_d0__U389":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U391":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U389.out","add_all__U392.in0"],
          ["mul_d1__U390.out","add_all__U392.in1"],
          ["add_all__U393.in0","add_all__U392.out"],
          ["mul_d2__U391.out","add_all__U393.in1"],
          ["add_all__U394.in0","add_all__U393.out"],
          ["const_term.out","add_all__U394.in1"],
          ["self.out","add_all__U394.out"],
          ["mul_d0__U389.in0","coeff_0.out"],
          ["mul_d1__U390.in0","coeff_1.out"],
          ["mul_d2__U391.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U389.in1"],
          ["self.d.1","mul_d1__U390.in1"],
          ["self.d.2","mul_d2__U391.in1"]
        ]
      },
      "aff__U39":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U43":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U44":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U45":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0074"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2c20"]}
          },
          "mul_d0__U40":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U41":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U42":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U40.out","add_all__U43.in0"],
          ["mul_d1__U41.out","add_all__U43.in1"],
          ["add_all__U44.in0","add_all__U43.out"],
          ["mul_d2__U42.out","add_all__U44.in1"],
          ["add_all__U45.in0","add_all__U44.out"],
          ["const_term.out","add_all__U45.in1"],
          ["self.out","add_all__U45.out"],
          ["mul_d0__U40.in0","coeff_0.out"],
          ["mul_d1__U41.in0","coeff_1.out"],
          ["mul_d2__U42.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U40.in1"],
          ["self.d.1","mul_d1__U41.in1"],
          ["self.d.2","mul_d2__U42.in1"]
        ]
      },
      "aff__U395":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U399":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U401":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U396":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U397":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U398":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U396.out","add_all__U399.in0"],
          ["mul_d1__U397.out","add_all__U399.in1"],
          ["add_all__U400.in0","add_all__U399.out"],
          ["mul_d2__U398.out","add_all__U400.in1"],
          ["add_all__U401.in0","add_all__U400.out"],
          ["const_term.out","add_all__U401.in1"],
          ["self.out","add_all__U401.out"],
          ["mul_d0__U396.in0","coeff_0.out"],
          ["mul_d1__U397.in0","coeff_1.out"],
          ["mul_d2__U398.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U396.in1"],
          ["self.d.1","mul_d1__U397.in1"],
          ["self.d.2","mul_d2__U398.in1"]
        ]
      },
      "aff__U403":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U407":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U408":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U409":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U405":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U406":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U404.out","add_all__U407.in0"],
          ["mul_d1__U405.out","add_all__U407.in1"],
          ["add_all__U408.in0","add_all__U407.out"],
          ["mul_d2__U406.out","add_all__U408.in1"],
          ["add_all__U409.in0","add_all__U408.out"],
          ["const_term.out","add_all__U409.in1"],
          ["self.out","add_all__U409.out"],
          ["mul_d0__U404.in0","coeff_0.out"],
          ["mul_d1__U405.in0","coeff_1.out"],
          ["mul_d2__U406.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U404.in1"],
          ["self.d.1","mul_d1__U405.in1"],
          ["self.d.2","mul_d2__U406.in1"]
        ]
      },
      "aff__U410":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U414":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U415":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U416":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U411":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U412":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U413":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U411.out","add_all__U414.in0"],
          ["mul_d1__U412.out","add_all__U414.in1"],
          ["add_all__U415.in0","add_all__U414.out"],
          ["mul_d2__U413.out","add_all__U415.in1"],
          ["add_all__U416.in0","add_all__U415.out"],
          ["const_term.out","add_all__U416.in1"],
          ["self.out","add_all__U416.out"],
          ["mul_d0__U411.in0","coeff_0.out"],
          ["mul_d1__U412.in0","coeff_1.out"],
          ["mul_d2__U413.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U411.in1"],
          ["self.d.1","mul_d1__U412.in1"],
          ["self.d.2","mul_d2__U413.in1"]
        ]
      },
      "aff__U418":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U422":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U423":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U424":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc4"]}
          },
          "mul_d0__U419":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U420":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U421":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U419.out","add_all__U422.in0"],
          ["mul_d1__U420.out","add_all__U422.in1"],
          ["add_all__U423.in0","add_all__U422.out"],
          ["mul_d2__U421.out","add_all__U423.in1"],
          ["add_all__U424.in0","add_all__U423.out"],
          ["const_term.out","add_all__U424.in1"],
          ["self.out","add_all__U424.out"],
          ["mul_d0__U419.in0","coeff_0.out"],
          ["mul_d1__U420.in0","coeff_1.out"],
          ["mul_d2__U421.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U419.in1"],
          ["self.d.1","mul_d1__U420.in1"],
          ["self.d.2","mul_d2__U421.in1"]
        ]
      },
      "aff__U425":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U429":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U426":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U427":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U428":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U426.out","add_all__U429.in0"],
          ["mul_d1__U427.out","add_all__U429.in1"],
          ["add_all__U430.in0","add_all__U429.out"],
          ["mul_d2__U428.out","add_all__U430.in1"],
          ["add_all__U431.in0","add_all__U430.out"],
          ["const_term.out","add_all__U431.in1"],
          ["self.out","add_all__U431.out"],
          ["mul_d0__U426.in0","coeff_0.out"],
          ["mul_d1__U427.in0","coeff_1.out"],
          ["mul_d2__U428.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U426.in1"],
          ["self.d.1","mul_d1__U427.in1"],
          ["self.d.2","mul_d2__U428.in1"]
        ]
      },
      "aff__U433":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U439":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U436":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U434.out","add_all__U437.in0"],
          ["mul_d1__U435.out","add_all__U437.in1"],
          ["add_all__U438.in0","add_all__U437.out"],
          ["mul_d2__U436.out","add_all__U438.in1"],
          ["add_all__U439.in0","add_all__U438.out"],
          ["const_term.out","add_all__U439.in1"],
          ["self.out","add_all__U439.out"],
          ["mul_d0__U434.in0","coeff_0.out"],
          ["mul_d1__U435.in0","coeff_1.out"],
          ["mul_d2__U436.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U434.in1"],
          ["self.d.1","mul_d1__U435.in1"],
          ["self.d.2","mul_d2__U436.in1"]
        ]
      },
      "aff__U440":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U444":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U445":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U446":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U442":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U443":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U441.out","add_all__U444.in0"],
          ["mul_d1__U442.out","add_all__U444.in1"],
          ["add_all__U445.in0","add_all__U444.out"],
          ["mul_d2__U443.out","add_all__U445.in1"],
          ["add_all__U446.in0","add_all__U445.out"],
          ["const_term.out","add_all__U446.in1"],
          ["self.out","add_all__U446.out"],
          ["mul_d0__U441.in0","coeff_0.out"],
          ["mul_d1__U442.in0","coeff_1.out"],
          ["mul_d2__U443.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U441.in1"],
          ["self.d.1","mul_d1__U442.in1"],
          ["self.d.2","mul_d2__U443.in1"]
        ]
      },
      "aff__U448":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U453":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U454":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U450":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U451":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U449.out","add_all__U452.in0"],
          ["mul_d1__U450.out","add_all__U452.in1"],
          ["add_all__U453.in0","add_all__U452.out"],
          ["mul_d2__U451.out","add_all__U453.in1"],
          ["add_all__U454.in0","add_all__U453.out"],
          ["const_term.out","add_all__U454.in1"],
          ["self.out","add_all__U454.out"],
          ["mul_d0__U449.in0","coeff_0.out"],
          ["mul_d1__U450.in0","coeff_1.out"],
          ["mul_d2__U451.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U449.in1"],
          ["self.d.1","mul_d1__U450.in1"],
          ["self.d.2","mul_d2__U451.in1"]
        ]
      },
      "aff__U455":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U461":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U456":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U457":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U458":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U456.out","add_all__U459.in0"],
          ["mul_d1__U457.out","add_all__U459.in1"],
          ["add_all__U460.in0","add_all__U459.out"],
          ["mul_d2__U458.out","add_all__U460.in1"],
          ["add_all__U461.in0","add_all__U460.out"],
          ["const_term.out","add_all__U461.in1"],
          ["self.out","add_all__U461.out"],
          ["mul_d0__U456.in0","coeff_0.out"],
          ["mul_d1__U457.in0","coeff_1.out"],
          ["mul_d2__U458.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U456.in1"],
          ["self.d.1","mul_d1__U457.in1"],
          ["self.d.2","mul_d2__U458.in1"]
        ]
      },
      "aff__U463":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U467":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U468":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U469":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "mul_d0__U464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U464.out","add_all__U467.in0"],
          ["mul_d1__U465.out","add_all__U467.in1"],
          ["add_all__U468.in0","add_all__U467.out"],
          ["mul_d2__U466.out","add_all__U468.in1"],
          ["add_all__U469.in0","add_all__U468.out"],
          ["const_term.out","add_all__U469.in1"],
          ["self.out","add_all__U469.out"],
          ["mul_d0__U464.in0","coeff_0.out"],
          ["mul_d1__U465.in0","coeff_1.out"],
          ["mul_d2__U466.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U464.in1"],
          ["self.d.1","mul_d1__U465.in1"],
          ["self.d.2","mul_d2__U466.in1"]
        ]
      },
      "aff__U470":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U476":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U473":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U471.out","add_all__U474.in0"],
          ["mul_d1__U472.out","add_all__U474.in1"],
          ["add_all__U475.in0","add_all__U474.out"],
          ["mul_d2__U473.out","add_all__U475.in1"],
          ["add_all__U476.in0","add_all__U475.out"],
          ["const_term.out","add_all__U476.in1"],
          ["self.out","add_all__U476.out"],
          ["mul_d0__U471.in0","coeff_0.out"],
          ["mul_d1__U472.in0","coeff_1.out"],
          ["mul_d2__U473.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U471.in1"],
          ["self.d.1","mul_d1__U472.in1"],
          ["self.d.2","mul_d2__U473.in1"]
        ]
      },
      "aff__U478":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U482":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U483":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U479":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U480":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U481":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U479.out","add_all__U482.in0"],
          ["mul_d1__U480.out","add_all__U482.in1"],
          ["add_all__U483.in0","add_all__U482.out"],
          ["mul_d2__U481.out","add_all__U483.in1"],
          ["add_all__U484.in0","add_all__U483.out"],
          ["const_term.out","add_all__U484.in1"],
          ["self.out","add_all__U484.out"],
          ["mul_d0__U479.in0","coeff_0.out"],
          ["mul_d1__U480.in0","coeff_1.out"],
          ["mul_d2__U481.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U479.in1"],
          ["self.d.1","mul_d1__U480.in1"],
          ["self.d.2","mul_d2__U481.in1"]
        ]
      },
      "aff__U485":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U491":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U486":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U487":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U488":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U486.out","add_all__U489.in0"],
          ["mul_d1__U487.out","add_all__U489.in1"],
          ["add_all__U490.in0","add_all__U489.out"],
          ["mul_d2__U488.out","add_all__U490.in1"],
          ["add_all__U491.in0","add_all__U490.out"],
          ["const_term.out","add_all__U491.in1"],
          ["self.out","add_all__U491.out"],
          ["mul_d0__U486.in0","coeff_0.out"],
          ["mul_d1__U487.in0","coeff_1.out"],
          ["mul_d2__U488.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U486.in1"],
          ["self.d.1","mul_d1__U487.in1"],
          ["self.d.2","mul_d2__U488.in1"]
        ]
      },
      "aff__U493":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U497":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U498":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U499":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U494":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U495":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U496":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U494.out","add_all__U497.in0"],
          ["mul_d1__U495.out","add_all__U497.in1"],
          ["add_all__U498.in0","add_all__U497.out"],
          ["mul_d2__U496.out","add_all__U498.in1"],
          ["add_all__U499.in0","add_all__U498.out"],
          ["const_term.out","add_all__U499.in1"],
          ["self.out","add_all__U499.out"],
          ["mul_d0__U494.in0","coeff_0.out"],
          ["mul_d1__U495.in0","coeff_1.out"],
          ["mul_d2__U496.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U494.in1"],
          ["self.d.1","mul_d1__U495.in1"],
          ["self.d.2","mul_d2__U496.in1"]
        ]
      },
      "aff__U500":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U504":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U506":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U502":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U503":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U501.out","add_all__U504.in0"],
          ["mul_d1__U502.out","add_all__U504.in1"],
          ["add_all__U505.in0","add_all__U504.out"],
          ["mul_d2__U503.out","add_all__U505.in1"],
          ["add_all__U506.in0","add_all__U505.out"],
          ["const_term.out","add_all__U506.in1"],
          ["self.out","add_all__U506.out"],
          ["mul_d0__U501.in0","coeff_0.out"],
          ["mul_d1__U502.in0","coeff_1.out"],
          ["mul_d2__U503.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U501.in1"],
          ["self.d.1","mul_d1__U502.in1"],
          ["self.d.2","mul_d2__U503.in1"]
        ]
      },
      "aff__U508":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U512":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U513":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U514":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc4"]}
          },
          "mul_d0__U509":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U510":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U511":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U509.out","add_all__U512.in0"],
          ["mul_d1__U510.out","add_all__U512.in1"],
          ["add_all__U513.in0","add_all__U512.out"],
          ["mul_d2__U511.out","add_all__U513.in1"],
          ["add_all__U514.in0","add_all__U513.out"],
          ["const_term.out","add_all__U514.in1"],
          ["self.out","add_all__U514.out"],
          ["mul_d0__U509.in0","coeff_0.out"],
          ["mul_d1__U510.in0","coeff_1.out"],
          ["mul_d2__U511.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U509.in1"],
          ["self.d.1","mul_d1__U510.in1"],
          ["self.d.2","mul_d2__U511.in1"]
        ]
      },
      "aff__U515":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U519":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U520":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U516":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U517":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U518":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U516.out","add_all__U519.in0"],
          ["mul_d1__U517.out","add_all__U519.in1"],
          ["add_all__U520.in0","add_all__U519.out"],
          ["mul_d2__U518.out","add_all__U520.in1"],
          ["add_all__U521.in0","add_all__U520.out"],
          ["const_term.out","add_all__U521.in1"],
          ["self.out","add_all__U521.out"],
          ["mul_d0__U516.in0","coeff_0.out"],
          ["mul_d1__U517.in0","coeff_1.out"],
          ["mul_d2__U518.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U516.in1"],
          ["self.d.1","mul_d1__U517.in1"],
          ["self.d.2","mul_d2__U518.in1"]
        ]
      },
      "aff__U523":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U527":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U528":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U529":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "mul_d0__U524":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U525":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U526":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U524.out","add_all__U527.in0"],
          ["mul_d1__U525.out","add_all__U527.in1"],
          ["add_all__U528.in0","add_all__U527.out"],
          ["mul_d2__U526.out","add_all__U528.in1"],
          ["add_all__U529.in0","add_all__U528.out"],
          ["const_term.out","add_all__U529.in1"],
          ["self.out","add_all__U529.out"],
          ["mul_d0__U524.in0","coeff_0.out"],
          ["mul_d1__U525.in0","coeff_1.out"],
          ["mul_d2__U526.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U524.in1"],
          ["self.d.1","mul_d1__U525.in1"],
          ["self.d.2","mul_d2__U526.in1"]
        ]
      },
      "aff__U530":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U534":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U536":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U532":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U531.out","add_all__U534.in0"],
          ["mul_d1__U532.out","add_all__U534.in1"],
          ["add_all__U535.in0","add_all__U534.out"],
          ["mul_d2__U533.out","add_all__U535.in1"],
          ["add_all__U536.in0","add_all__U535.out"],
          ["const_term.out","add_all__U536.in1"],
          ["self.out","add_all__U536.out"],
          ["mul_d0__U531.in0","coeff_0.out"],
          ["mul_d1__U532.in0","coeff_1.out"],
          ["mul_d2__U533.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U531.in1"],
          ["self.d.1","mul_d1__U532.in1"],
          ["self.d.2","mul_d2__U533.in1"]
        ]
      },
      "aff__U538":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U542":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U543":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U544":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "mul_d0__U539":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U540":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U541":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U539.out","add_all__U542.in0"],
          ["mul_d1__U540.out","add_all__U542.in1"],
          ["add_all__U543.in0","add_all__U542.out"],
          ["mul_d2__U541.out","add_all__U543.in1"],
          ["add_all__U544.in0","add_all__U543.out"],
          ["const_term.out","add_all__U544.in1"],
          ["self.out","add_all__U544.out"],
          ["mul_d0__U539.in0","coeff_0.out"],
          ["mul_d1__U540.in0","coeff_1.out"],
          ["mul_d2__U541.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U539.in1"],
          ["self.d.1","mul_d1__U540.in1"],
          ["self.d.2","mul_d2__U541.in1"]
        ]
      },
      "aff__U545":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U549":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U550":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U551":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U546":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U547":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U548":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U546.out","add_all__U549.in0"],
          ["mul_d1__U547.out","add_all__U549.in1"],
          ["add_all__U550.in0","add_all__U549.out"],
          ["mul_d2__U548.out","add_all__U550.in1"],
          ["add_all__U551.in0","add_all__U550.out"],
          ["const_term.out","add_all__U551.in1"],
          ["self.out","add_all__U551.out"],
          ["mul_d0__U546.in0","coeff_0.out"],
          ["mul_d1__U547.in0","coeff_1.out"],
          ["mul_d2__U548.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U546.in1"],
          ["self.d.1","mul_d1__U547.in1"],
          ["self.d.2","mul_d2__U548.in1"]
        ]
      },
      "aff__U553":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U557":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U558":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U559":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc3"]}
          },
          "mul_d0__U554":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U555":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U554.out","add_all__U557.in0"],
          ["mul_d1__U555.out","add_all__U557.in1"],
          ["add_all__U558.in0","add_all__U557.out"],
          ["mul_d2__U556.out","add_all__U558.in1"],
          ["add_all__U559.in0","add_all__U558.out"],
          ["const_term.out","add_all__U559.in1"],
          ["self.out","add_all__U559.out"],
          ["mul_d0__U554.in0","coeff_0.out"],
          ["mul_d1__U555.in0","coeff_1.out"],
          ["mul_d2__U556.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U554.in1"],
          ["self.d.1","mul_d1__U555.in1"],
          ["self.d.2","mul_d2__U556.in1"]
        ]
      },
      "aff__U560":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U564":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U565":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U566":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U561":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U562":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U563":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U561.out","add_all__U564.in0"],
          ["mul_d1__U562.out","add_all__U564.in1"],
          ["add_all__U565.in0","add_all__U564.out"],
          ["mul_d2__U563.out","add_all__U565.in1"],
          ["add_all__U566.in0","add_all__U565.out"],
          ["const_term.out","add_all__U566.in1"],
          ["self.out","add_all__U566.out"],
          ["mul_d0__U561.in0","coeff_0.out"],
          ["mul_d1__U562.in0","coeff_1.out"],
          ["mul_d2__U563.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U561.in1"],
          ["self.d.1","mul_d1__U562.in1"],
          ["self.d.2","mul_d2__U563.in1"]
        ]
      },
      "aff__U568":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U569":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U570":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U571":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U569.out","add_all__U572.in0"],
          ["mul_d1__U570.out","add_all__U572.in1"],
          ["add_all__U573.in0","add_all__U572.out"],
          ["mul_d2__U571.out","add_all__U573.in1"],
          ["add_all__U574.in0","add_all__U573.out"],
          ["const_term.out","add_all__U574.in1"],
          ["self.out","add_all__U574.out"],
          ["mul_d0__U569.in0","coeff_0.out"],
          ["mul_d1__U570.in0","coeff_1.out"],
          ["mul_d2__U571.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U569.in1"],
          ["self.d.1","mul_d1__U570.in1"],
          ["self.d.2","mul_d2__U571.in1"]
        ]
      },
      "aff__U575":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U579":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U580":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U581":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U576":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U577":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U578":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U576.out","add_all__U579.in0"],
          ["mul_d1__U577.out","add_all__U579.in1"],
          ["add_all__U580.in0","add_all__U579.out"],
          ["mul_d2__U578.out","add_all__U580.in1"],
          ["add_all__U581.in0","add_all__U580.out"],
          ["const_term.out","add_all__U581.in1"],
          ["self.out","add_all__U581.out"],
          ["mul_d0__U576.in0","coeff_0.out"],
          ["mul_d1__U577.in0","coeff_1.out"],
          ["mul_d2__U578.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U576.in1"],
          ["self.d.1","mul_d1__U577.in1"],
          ["self.d.2","mul_d2__U578.in1"]
        ]
      },
      "aff__U583":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U588":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U589":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U584":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U585":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U586":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U584.out","add_all__U587.in0"],
          ["mul_d1__U585.out","add_all__U587.in1"],
          ["add_all__U588.in0","add_all__U587.out"],
          ["mul_d2__U586.out","add_all__U588.in1"],
          ["add_all__U589.in0","add_all__U588.out"],
          ["const_term.out","add_all__U589.in1"],
          ["self.out","add_all__U589.out"],
          ["mul_d0__U584.in0","coeff_0.out"],
          ["mul_d1__U585.in0","coeff_1.out"],
          ["mul_d2__U586.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U584.in1"],
          ["self.d.1","mul_d1__U585.in1"],
          ["self.d.2","mul_d2__U586.in1"]
        ]
      },
      "aff__U590":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U594":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U595":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U596":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U592":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U593":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U591.out","add_all__U594.in0"],
          ["mul_d1__U592.out","add_all__U594.in1"],
          ["add_all__U595.in0","add_all__U594.out"],
          ["mul_d2__U593.out","add_all__U595.in1"],
          ["add_all__U596.in0","add_all__U595.out"],
          ["const_term.out","add_all__U596.in1"],
          ["self.out","add_all__U596.out"],
          ["mul_d0__U591.in0","coeff_0.out"],
          ["mul_d1__U592.in0","coeff_1.out"],
          ["mul_d2__U593.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U591.in1"],
          ["self.d.1","mul_d1__U592.in1"],
          ["self.d.2","mul_d2__U593.in1"]
        ]
      },
      "aff__U598":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U602":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U603":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U604":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "mul_d0__U599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U600":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U601":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U599.out","add_all__U602.in0"],
          ["mul_d1__U600.out","add_all__U602.in1"],
          ["add_all__U603.in0","add_all__U602.out"],
          ["mul_d2__U601.out","add_all__U603.in1"],
          ["add_all__U604.in0","add_all__U603.out"],
          ["const_term.out","add_all__U604.in1"],
          ["self.out","add_all__U604.out"],
          ["mul_d0__U599.in0","coeff_0.out"],
          ["mul_d1__U600.in0","coeff_1.out"],
          ["mul_d2__U601.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U599.in1"],
          ["self.d.1","mul_d1__U600.in1"],
          ["self.d.2","mul_d2__U601.in1"]
        ]
      },
      "aff__U605":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U609":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U610":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U611":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U606":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U607":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U608":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U606.out","add_all__U609.in0"],
          ["mul_d1__U607.out","add_all__U609.in1"],
          ["add_all__U610.in0","add_all__U609.out"],
          ["mul_d2__U608.out","add_all__U610.in1"],
          ["add_all__U611.in0","add_all__U610.out"],
          ["const_term.out","add_all__U611.in1"],
          ["self.out","add_all__U611.out"],
          ["mul_d0__U606.in0","coeff_0.out"],
          ["mul_d1__U607.in0","coeff_1.out"],
          ["mul_d2__U608.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U606.in1"],
          ["self.d.1","mul_d1__U607.in1"],
          ["self.d.2","mul_d2__U608.in1"]
        ]
      },
      "aff__U613":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U617":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U618":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U619":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff80"]}
          },
          "mul_d0__U614":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U615":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U616":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U614.out","add_all__U617.in0"],
          ["mul_d1__U615.out","add_all__U617.in1"],
          ["add_all__U618.in0","add_all__U617.out"],
          ["mul_d2__U616.out","add_all__U618.in1"],
          ["add_all__U619.in0","add_all__U618.out"],
          ["const_term.out","add_all__U619.in1"],
          ["self.out","add_all__U619.out"],
          ["mul_d0__U614.in0","coeff_0.out"],
          ["mul_d1__U615.in0","coeff_1.out"],
          ["mul_d2__U616.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U614.in1"],
          ["self.d.1","mul_d1__U615.in1"],
          ["self.d.2","mul_d2__U616.in1"]
        ]
      },
      "aff__U620":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U624":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U625":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U626":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U621":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U622":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U623":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U621.out","add_all__U624.in0"],
          ["mul_d1__U622.out","add_all__U624.in1"],
          ["add_all__U625.in0","add_all__U624.out"],
          ["mul_d2__U623.out","add_all__U625.in1"],
          ["add_all__U626.in0","add_all__U625.out"],
          ["const_term.out","add_all__U626.in1"],
          ["self.out","add_all__U626.out"],
          ["mul_d0__U621.in0","coeff_0.out"],
          ["mul_d1__U622.in0","coeff_1.out"],
          ["mul_d2__U623.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U621.in1"],
          ["self.d.1","mul_d1__U622.in1"],
          ["self.d.2","mul_d2__U623.in1"]
        ]
      },
      "aff__U628":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U632":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U633":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U634":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hfffe"]}
          },
          "mul_d0__U629":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U630":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U629.out","add_all__U632.in0"],
          ["mul_d1__U630.out","add_all__U632.in1"],
          ["add_all__U633.in0","add_all__U632.out"],
          ["mul_d2__U631.out","add_all__U633.in1"],
          ["add_all__U634.in0","add_all__U633.out"],
          ["const_term.out","add_all__U634.in1"],
          ["self.out","add_all__U634.out"],
          ["mul_d0__U629.in0","coeff_0.out"],
          ["mul_d1__U630.in0","coeff_1.out"],
          ["mul_d2__U631.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U629.in1"],
          ["self.d.1","mul_d1__U630.in1"],
          ["self.d.2","mul_d2__U631.in1"]
        ]
      },
      "aff__U63":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U67":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U68":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U69":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0074"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h4668"]}
          },
          "mul_d0__U64":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U65":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U66":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U64.out","add_all__U67.in0"],
          ["mul_d1__U65.out","add_all__U67.in1"],
          ["add_all__U68.in0","add_all__U67.out"],
          ["mul_d2__U66.out","add_all__U68.in1"],
          ["add_all__U69.in0","add_all__U68.out"],
          ["const_term.out","add_all__U69.in1"],
          ["self.out","add_all__U69.out"],
          ["mul_d0__U64.in0","coeff_0.out"],
          ["mul_d1__U65.in0","coeff_1.out"],
          ["mul_d2__U66.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U64.in1"],
          ["self.d.1","mul_d1__U65.in1"],
          ["self.d.2","mul_d2__U66.in1"]
        ]
      },
      "aff__U635":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U639":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U640":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U636":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U637":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U638":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U636.out","add_all__U639.in0"],
          ["mul_d1__U637.out","add_all__U639.in1"],
          ["add_all__U640.in0","add_all__U639.out"],
          ["mul_d2__U638.out","add_all__U640.in1"],
          ["add_all__U641.in0","add_all__U640.out"],
          ["const_term.out","add_all__U641.in1"],
          ["self.out","add_all__U641.out"],
          ["mul_d0__U636.in0","coeff_0.out"],
          ["mul_d1__U637.in0","coeff_1.out"],
          ["mul_d2__U638.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U636.in1"],
          ["self.d.1","mul_d1__U637.in1"],
          ["self.d.2","mul_d2__U638.in1"]
        ]
      },
      "aff__U643":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U647":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U648":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U649":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U644":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U645":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U646":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U644.out","add_all__U647.in0"],
          ["mul_d1__U645.out","add_all__U647.in1"],
          ["add_all__U648.in0","add_all__U647.out"],
          ["mul_d2__U646.out","add_all__U648.in1"],
          ["add_all__U649.in0","add_all__U648.out"],
          ["const_term.out","add_all__U649.in1"],
          ["self.out","add_all__U649.out"],
          ["mul_d0__U644.in0","coeff_0.out"],
          ["mul_d1__U645.in0","coeff_1.out"],
          ["mul_d2__U646.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U644.in1"],
          ["self.d.1","mul_d1__U645.in1"],
          ["self.d.2","mul_d2__U646.in1"]
        ]
      },
      "aff__U650":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U654":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U655":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U656":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U651":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U652":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U653":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U651.out","add_all__U654.in0"],
          ["mul_d1__U652.out","add_all__U654.in1"],
          ["add_all__U655.in0","add_all__U654.out"],
          ["mul_d2__U653.out","add_all__U655.in1"],
          ["add_all__U656.in0","add_all__U655.out"],
          ["const_term.out","add_all__U656.in1"],
          ["self.out","add_all__U656.out"],
          ["mul_d0__U651.in0","coeff_0.out"],
          ["mul_d1__U652.in0","coeff_1.out"],
          ["mul_d2__U653.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U651.in1"],
          ["self.d.1","mul_d1__U652.in1"],
          ["self.d.2","mul_d2__U653.in1"]
        ]
      },
      "aff__U84":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U88":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U89":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U90":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0074"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h60b0"]}
          },
          "mul_d0__U85":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U86":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U87":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U85.out","add_all__U88.in0"],
          ["mul_d1__U86.out","add_all__U88.in1"],
          ["add_all__U89.in0","add_all__U88.out"],
          ["mul_d2__U87.out","add_all__U89.in1"],
          ["add_all__U90.in0","add_all__U89.out"],
          ["const_term.out","add_all__U90.in1"],
          ["self.out","add_all__U90.out"],
          ["mul_d0__U85.in0","coeff_0.out"],
          ["mul_d1__U86.in0","coeff_1.out"],
          ["mul_d2__U87.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U85.in1"],
          ["self.d.1","mul_d1__U86.in1"],
          ["self.d.2","mul_d2__U87.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U10":{
            "modref":"corebit.and"
          },
          "d_0_am__U11":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U12":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hfffd"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hfffd"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U8.out"],
          ["d_1_inc.in1","_U8.out"],
          ["d_2_inc.in1","_U8.out"],
          ["inc_time.in1","_U8.out"],
          ["cmp_time.in1","_U9.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U10.in0"],
          ["d_1_at_max.out","d_0_am__U10.in1"],
          ["d_0_am__U11.in0","d_0_am__U10.out"],
          ["d_2_at_max.out","d_0_am__U11.in1"],
          ["d_0_next_value.sel","d_0_am__U11.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U12.in0"],
          ["d_2_at_max.out","d_1_am__U12.in1"],
          ["d_1_next_value.sel","d_1_am__U12.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U107":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U108"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U119":{
            "modref":"corebit.and"
          },
          "d_0_am__U120":{
            "modref":"corebit.and"
          },
          "d_0_am__U121":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U122":{
            "modref":"corebit.and"
          },
          "d_1_am__U123":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U124":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U117.out"],
          ["d_1_inc.in1","_U117.out"],
          ["d_2_inc.in1","_U117.out"],
          ["d_3_inc.in1","_U117.out"],
          ["inc_time.in1","_U117.out"],
          ["cmp_time.in1","_U118.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U119.in0"],
          ["d_1_at_max.out","d_0_am__U119.in1"],
          ["d_0_am__U120.in0","d_0_am__U119.out"],
          ["d_2_at_max.out","d_0_am__U120.in1"],
          ["d_0_am__U121.in0","d_0_am__U120.out"],
          ["d_3_at_max.out","d_0_am__U121.in1"],
          ["d_0_next_value.sel","d_0_am__U121.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U122.in0"],
          ["d_2_at_max.out","d_1_am__U122.in1"],
          ["d_1_am__U123.in0","d_1_am__U122.out"],
          ["d_3_at_max.out","d_1_am__U123.in1"],
          ["d_1_next_value.sel","d_1_am__U123.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U124.in0"],
          ["d_3_at_max.out","d_2_am__U124.in1"],
          ["d_2_next_value.sel","d_2_am__U124.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U132":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U133"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U144":{
            "modref":"corebit.and"
          },
          "d_0_am__U145":{
            "modref":"corebit.and"
          },
          "d_0_am__U146":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U147":{
            "modref":"corebit.and"
          },
          "d_1_am__U148":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U149":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U142.out"],
          ["d_1_inc.in1","_U142.out"],
          ["d_2_inc.in1","_U142.out"],
          ["d_3_inc.in1","_U142.out"],
          ["inc_time.in1","_U142.out"],
          ["cmp_time.in1","_U143.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U144.in0"],
          ["d_1_at_max.out","d_0_am__U144.in1"],
          ["d_0_am__U145.in0","d_0_am__U144.out"],
          ["d_2_at_max.out","d_0_am__U145.in1"],
          ["d_0_am__U146.in0","d_0_am__U145.out"],
          ["d_3_at_max.out","d_0_am__U146.in1"],
          ["d_0_next_value.sel","d_0_am__U146.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U147.in0"],
          ["d_2_at_max.out","d_1_am__U147.in1"],
          ["d_1_am__U148.in0","d_1_am__U147.out"],
          ["d_3_at_max.out","d_1_am__U148.in1"],
          ["d_1_next_value.sel","d_1_am__U148.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U149.in0"],
          ["d_3_at_max.out","d_2_am__U149.in1"],
          ["d_2_next_value.sel","d_2_am__U149.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U155":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U156"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U167":{
            "modref":"corebit.and"
          },
          "d_0_am__U168":{
            "modref":"corebit.and"
          },
          "d_0_am__U169":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U170":{
            "modref":"corebit.and"
          },
          "d_1_am__U171":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U172":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U165.out"],
          ["d_1_inc.in1","_U165.out"],
          ["d_2_inc.in1","_U165.out"],
          ["d_3_inc.in1","_U165.out"],
          ["inc_time.in1","_U165.out"],
          ["cmp_time.in1","_U166.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U167.in0"],
          ["d_1_at_max.out","d_0_am__U167.in1"],
          ["d_0_am__U168.in0","d_0_am__U167.out"],
          ["d_2_at_max.out","d_0_am__U168.in1"],
          ["d_0_am__U169.in0","d_0_am__U168.out"],
          ["d_3_at_max.out","d_0_am__U169.in1"],
          ["d_0_next_value.sel","d_0_am__U169.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U170.in0"],
          ["d_2_at_max.out","d_1_am__U170.in1"],
          ["d_1_am__U171.in0","d_1_am__U170.out"],
          ["d_3_at_max.out","d_1_am__U171.in1"],
          ["d_1_next_value.sel","d_1_am__U171.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U172.in0"],
          ["d_3_at_max.out","d_2_am__U172.in1"],
          ["d_2_next_value.sel","d_2_am__U172.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U18"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U27":{
            "modref":"corebit.and"
          },
          "d_0_am__U28":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U29":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U25.out"],
          ["d_1_inc.in1","_U25.out"],
          ["d_2_inc.in1","_U25.out"],
          ["inc_time.in1","_U25.out"],
          ["cmp_time.in1","_U26.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U27.in0"],
          ["d_1_at_max.out","d_0_am__U27.in1"],
          ["d_0_am__U28.in0","d_0_am__U27.out"],
          ["d_2_at_max.out","d_0_am__U28.in1"],
          ["d_0_next_value.sel","d_0_am__U28.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U29.in0"],
          ["d_2_at_max.out","d_1_am__U29.in1"],
          ["d_1_next_value.sel","d_1_am__U29.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U38":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U46":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U47":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U39"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U48":{
            "modref":"corebit.and"
          },
          "d_0_am__U49":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U50":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U46.out"],
          ["d_1_inc.in1","_U46.out"],
          ["d_2_inc.in1","_U46.out"],
          ["inc_time.in1","_U46.out"],
          ["cmp_time.in1","_U47.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U48.in0"],
          ["d_1_at_max.out","d_0_am__U48.in1"],
          ["d_0_am__U49.in0","d_0_am__U48.out"],
          ["d_2_at_max.out","d_0_am__U49.in1"],
          ["d_0_next_value.sel","d_0_am__U49.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U50.in0"],
          ["d_2_at_max.out","d_1_am__U50.in1"],
          ["d_1_next_value.sel","d_1_am__U50.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U62":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U70":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U63"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U72":{
            "modref":"corebit.and"
          },
          "d_0_am__U73":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U74":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U70.out"],
          ["d_1_inc.in1","_U70.out"],
          ["d_2_inc.in1","_U70.out"],
          ["inc_time.in1","_U70.out"],
          ["cmp_time.in1","_U71.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U72.in0"],
          ["d_1_at_max.out","d_0_am__U72.in1"],
          ["d_0_am__U73.in0","d_0_am__U72.out"],
          ["d_2_at_max.out","d_0_am__U73.in1"],
          ["d_0_next_value.sel","d_0_am__U73.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U74.in0"],
          ["d_2_at_max.out","d_1_am__U74.in1"],
          ["d_1_next_value.sel","d_1_am__U74.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U83":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U91":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U92":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U84"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U93":{
            "modref":"corebit.and"
          },
          "d_0_am__U94":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U95":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U91.out"],
          ["d_1_inc.in1","_U91.out"],
          ["d_2_inc.in1","_U91.out"],
          ["inc_time.in1","_U91.out"],
          ["cmp_time.in1","_U92.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U93.in0"],
          ["d_1_at_max.out","d_0_am__U93.in1"],
          ["d_0_am__U94.in0","d_0_am__U93.out"],
          ["d_2_at_max.out","d_0_am__U94.in1"],
          ["d_0_next_value.sel","d_0_am__U94.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U95.in0"],
          ["d_2_at_max.out","d_1_am__U95.in1"],
          ["d_1_next_value.sel","d_1_am__U95.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "array_delay_U125":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U126":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U127":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U128":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U126.clk"],
          ["self.in.0","_U126.in"],
          ["self.out.0","_U126.out"],
          ["self.clk","_U127.clk"],
          ["self.in.1","_U127.in"],
          ["self.out.1","_U127.out"],
          ["self.clk","_U128.clk"],
          ["self.in.2","_U128.in"],
          ["self.out.2","_U128.out"],
          ["self.clk","_U129.clk"],
          ["self.in.3","_U129.in"],
          ["self.out.3","_U129.out"]
        ]
      },
      "array_delay_U13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U14.clk"],
          ["self.in.0","_U14.in"],
          ["self.out.0","_U14.out"],
          ["self.clk","_U15.clk"],
          ["self.in.1","_U15.in"],
          ["self.out.1","_U15.out"],
          ["self.clk","_U16.clk"],
          ["self.in.2","_U16.in"],
          ["self.out.2","_U16.out"]
        ]
      },
      "array_delay_U150":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U151":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U152":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U153":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U154":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U151.clk"],
          ["self.in.0","_U151.in"],
          ["self.out.0","_U151.out"],
          ["self.clk","_U152.clk"],
          ["self.in.1","_U152.in"],
          ["self.out.1","_U152.out"],
          ["self.clk","_U153.clk"],
          ["self.in.2","_U153.in"],
          ["self.out.2","_U153.out"],
          ["self.clk","_U154.clk"],
          ["self.in.3","_U154.in"],
          ["self.out.3","_U154.out"]
        ]
      },
      "array_delay_U173":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U175":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U176":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U177":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U174.clk"],
          ["self.in.0","_U174.in"],
          ["self.out.0","_U174.out"],
          ["self.clk","_U175.clk"],
          ["self.in.1","_U175.in"],
          ["self.out.1","_U175.out"],
          ["self.clk","_U176.clk"],
          ["self.in.2","_U176.in"],
          ["self.out.2","_U176.out"],
          ["self.clk","_U177.clk"],
          ["self.in.3","_U177.in"],
          ["self.out.3","_U177.out"]
        ]
      },
      "array_delay_U30":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U32":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U33":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U31.clk"],
          ["self.in.0","_U31.in"],
          ["self.out.0","_U31.out"],
          ["self.clk","_U32.clk"],
          ["self.in.1","_U32.in"],
          ["self.out.1","_U32.out"],
          ["self.clk","_U33.clk"],
          ["self.in.2","_U33.in"],
          ["self.out.2","_U33.out"]
        ]
      },
      "array_delay_U51":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U52":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U53":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U54":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U52.clk"],
          ["self.in.0","_U52.in"],
          ["self.out.0","_U52.out"],
          ["self.clk","_U53.clk"],
          ["self.in.1","_U53.in"],
          ["self.out.1","_U53.out"],
          ["self.clk","_U54.clk"],
          ["self.in.2","_U54.in"],
          ["self.out.2","_U54.out"]
        ]
      },
      "array_delay_U75":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U76":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U77":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U78":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U76.clk"],
          ["self.in.0","_U76.in"],
          ["self.out.0","_U76.out"],
          ["self.clk","_U77.clk"],
          ["self.in.1","_U77.in"],
          ["self.out.1","_U77.out"],
          ["self.clk","_U78.clk"],
          ["self.in.2","_U78.in"],
          ["self.out.2","_U78.out"]
        ]
      },
      "array_delay_U96":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U97":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U98":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U99":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U97.clk"],
          ["self.in.0","_U97.in"],
          ["self.out.0","_U97.out"],
          ["self.clk","_U98.clk"],
          ["self.in.1","_U98.in"],
          ["self.out.1","_U98.out"],
          ["self.clk","_U99.clk"],
          ["self.in.2","_U99.in"],
          ["self.out.2","_U99.out"]
        ]
      },
      "camera_pipeline":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_copy_stencil_read_valid","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_copy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U657":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "corrected_stencil":{
            "modref":"global.corrected_stencil_ub"
          },
          "curved_stencil":{
            "modref":"global.curved_stencil_ub"
          },
          "demosaicked_1_stencil":{
            "modref":"global.demosaicked_1_stencil_ub"
          },
          "denoised_1_stencil":{
            "modref":"global.denoised_1_stencil_ub"
          },
          "hw_input_copy_stencil":{
            "modref":"global.hw_input_copy_stencil_ub"
          },
          "op_hcompute_corrected_stencil":{
            "modref":"global.cu_op_hcompute_corrected_stencil"
          },
          "op_hcompute_corrected_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_corrected_stencil_port_controller":{
            "modref":"global.affine_controller__U107"
          },
          "op_hcompute_corrected_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_corrected_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_corrected_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U125"
          },
          "op_hcompute_curved_stencil":{
            "modref":"global.cu_op_hcompute_curved_stencil"
          },
          "op_hcompute_curved_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_curved_stencil_port_controller":{
            "modref":"global.affine_controller__U132"
          },
          "op_hcompute_curved_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_curved_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_curved_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U150"
          },
          "op_hcompute_demosaicked_1_stencil":{
            "modref":"global.cu_op_hcompute_demosaicked_1_stencil"
          },
          "op_hcompute_demosaicked_1_stencil_1":{
            "modref":"global.cu_op_hcompute_demosaicked_1_stencil_1"
          },
          "op_hcompute_demosaicked_1_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller":{
            "modref":"global.affine_controller__U62"
          },
          "op_hcompute_demosaicked_1_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U75"
          },
          "op_hcompute_demosaicked_1_stencil_2":{
            "modref":"global.cu_op_hcompute_demosaicked_1_stencil_2"
          },
          "op_hcompute_demosaicked_1_stencil_2_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller":{
            "modref":"global.affine_controller__U83"
          },
          "op_hcompute_demosaicked_1_stencil_2_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_2_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_2_write_start_control_vars":{
            "modref":"global.array_delay_U96"
          },
          "op_hcompute_demosaicked_1_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller":{
            "modref":"global.affine_controller__U38"
          },
          "op_hcompute_demosaicked_1_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U51"
          },
          "op_hcompute_denoised_1_stencil":{
            "modref":"global.cu_op_hcompute_denoised_1_stencil"
          },
          "op_hcompute_denoised_1_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_denoised_1_stencil_port_controller":{
            "modref":"global.affine_controller__U17"
          },
          "op_hcompute_denoised_1_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_denoised_1_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_denoised_1_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U30"
          },
          "op_hcompute_hw_input_copy_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_copy_stencil"
          },
          "op_hcompute_hw_input_copy_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_input_copy_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_copy_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_copy_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_copy_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U13"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U155"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U173"
          }
        },
        "connections":[
          ["self.clk","_U657.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_copy_stencil_read.0","_U657.in"],
          ["op_hcompute_hw_input_copy_stencil.hw_input_stencil_op_hcompute_hw_input_copy_stencil_read.0","_U657.out"],
          ["self.clk","corrected_stencil.clk"],
          ["op_hcompute_corrected_stencil.corrected_stencil_op_hcompute_corrected_stencil_write","corrected_stencil.op_hcompute_corrected_stencil_write"],
          ["op_hcompute_corrected_stencil_write_start_control_vars.out","corrected_stencil.op_hcompute_corrected_stencil_write_ctrl_vars"],
          ["op_hcompute_corrected_stencil_write_start.out","corrected_stencil.op_hcompute_corrected_stencil_write_wen"],
          ["op_hcompute_curved_stencil.corrected_stencil_op_hcompute_curved_stencil_read","corrected_stencil.op_hcompute_curved_stencil_read"],
          ["op_hcompute_curved_stencil_port_controller.d","corrected_stencil.op_hcompute_curved_stencil_read_ctrl_vars"],
          ["op_hcompute_curved_stencil_read_start.out","corrected_stencil.op_hcompute_curved_stencil_read_ren"],
          ["self.clk","curved_stencil.clk"],
          ["op_hcompute_curved_stencil.curved_stencil_op_hcompute_curved_stencil_write","curved_stencil.op_hcompute_curved_stencil_write"],
          ["op_hcompute_curved_stencil_write_start_control_vars.out","curved_stencil.op_hcompute_curved_stencil_write_ctrl_vars"],
          ["op_hcompute_curved_stencil_write_start.out","curved_stencil.op_hcompute_curved_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.curved_stencil_op_hcompute_hw_output_stencil_read","curved_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","curved_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","curved_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.clk","demosaicked_1_stencil.clk"],
          ["op_hcompute_corrected_stencil.demosaicked_1_stencil_op_hcompute_corrected_stencil_read","demosaicked_1_stencil.op_hcompute_corrected_stencil_read"],
          ["op_hcompute_corrected_stencil_port_controller.d","demosaicked_1_stencil.op_hcompute_corrected_stencil_read_ctrl_vars"],
          ["op_hcompute_corrected_stencil_read_start.out","demosaicked_1_stencil.op_hcompute_corrected_stencil_read_ren"],
          ["op_hcompute_demosaicked_1_stencil_1.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_write","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_1_write"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start_control_vars.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_1_write_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_1_write_wen"],
          ["op_hcompute_demosaicked_1_stencil_2.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_write","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_2_write"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start_control_vars.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_2_write_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_2_write_wen"],
          ["op_hcompute_demosaicked_1_stencil.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_write","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_write"],
          ["op_hcompute_demosaicked_1_stencil_write_start_control_vars.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_write_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_write_start.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_write_wen"],
          ["self.clk","denoised_1_stencil.clk"],
          ["op_hcompute_demosaicked_1_stencil_1.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_1_read"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller.d","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_1_read_start.out","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_1_read_ren"],
          ["op_hcompute_demosaicked_1_stencil_2.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_2_read"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller.d","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_2_read_start.out","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_2_read_ren"],
          ["op_hcompute_demosaicked_1_stencil.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_read"],
          ["op_hcompute_demosaicked_1_stencil_port_controller.d","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_read_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_read_start.out","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_read_ren"],
          ["op_hcompute_denoised_1_stencil.denoised_1_stencil_op_hcompute_denoised_1_stencil_write","denoised_1_stencil.op_hcompute_denoised_1_stencil_write"],
          ["op_hcompute_denoised_1_stencil_write_start_control_vars.out","denoised_1_stencil.op_hcompute_denoised_1_stencil_write_ctrl_vars"],
          ["op_hcompute_denoised_1_stencil_write_start.out","denoised_1_stencil.op_hcompute_denoised_1_stencil_write_wen"],
          ["self.clk","hw_input_copy_stencil.clk"],
          ["op_hcompute_denoised_1_stencil.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read","hw_input_copy_stencil.op_hcompute_denoised_1_stencil_read"],
          ["op_hcompute_denoised_1_stencil_port_controller.d","hw_input_copy_stencil.op_hcompute_denoised_1_stencil_read_ctrl_vars"],
          ["op_hcompute_denoised_1_stencil_read_start.out","hw_input_copy_stencil.op_hcompute_denoised_1_stencil_read_ren"],
          ["op_hcompute_hw_input_copy_stencil.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_write","hw_input_copy_stencil.op_hcompute_hw_input_copy_stencil_write"],
          ["op_hcompute_hw_input_copy_stencil_write_start_control_vars.out","hw_input_copy_stencil.op_hcompute_hw_input_copy_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_copy_stencil_write_start.out","hw_input_copy_stencil.op_hcompute_hw_input_copy_stencil_write_wen"],
          ["self.clk","op_hcompute_corrected_stencil.clk"],
          ["self.clk","op_hcompute_corrected_stencil_exe_start.clk"],
          ["op_hcompute_corrected_stencil_port_controller.valid","op_hcompute_corrected_stencil_exe_start.in"],
          ["op_hcompute_corrected_stencil_write_start.in","op_hcompute_corrected_stencil_exe_start.out"],
          ["self.clk","op_hcompute_corrected_stencil_port_controller.clk"],
          ["op_hcompute_corrected_stencil_write_start_control_vars.in","op_hcompute_corrected_stencil_port_controller.d"],
          ["op_hcompute_corrected_stencil_read_start.in","op_hcompute_corrected_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_corrected_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_curved_stencil.clk"],
          ["self.clk","op_hcompute_curved_stencil_exe_start.clk"],
          ["op_hcompute_curved_stencil_port_controller.valid","op_hcompute_curved_stencil_exe_start.in"],
          ["op_hcompute_curved_stencil_write_start.in","op_hcompute_curved_stencil_exe_start.out"],
          ["self.clk","op_hcompute_curved_stencil_port_controller.clk"],
          ["op_hcompute_curved_stencil_write_start_control_vars.in","op_hcompute_curved_stencil_port_controller.d"],
          ["op_hcompute_curved_stencil_read_start.in","op_hcompute_curved_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_curved_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_demosaicked_1_stencil.clk"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1.clk"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_exe_start.clk"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller.valid","op_hcompute_demosaicked_1_stencil_1_exe_start.in"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start.in","op_hcompute_demosaicked_1_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_port_controller.clk"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start_control_vars.in","op_hcompute_demosaicked_1_stencil_1_port_controller.d"],
          ["op_hcompute_demosaicked_1_stencil_1_read_start.in","op_hcompute_demosaicked_1_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2.clk"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_exe_start.clk"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller.valid","op_hcompute_demosaicked_1_stencil_2_exe_start.in"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start.in","op_hcompute_demosaicked_1_stencil_2_exe_start.out"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_port_controller.clk"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start_control_vars.in","op_hcompute_demosaicked_1_stencil_2_port_controller.d"],
          ["op_hcompute_demosaicked_1_stencil_2_read_start.in","op_hcompute_demosaicked_1_stencil_2_port_controller.valid"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_exe_start.clk"],
          ["op_hcompute_demosaicked_1_stencil_port_controller.valid","op_hcompute_demosaicked_1_stencil_exe_start.in"],
          ["op_hcompute_demosaicked_1_stencil_write_start.in","op_hcompute_demosaicked_1_stencil_exe_start.out"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_port_controller.clk"],
          ["op_hcompute_demosaicked_1_stencil_write_start_control_vars.in","op_hcompute_demosaicked_1_stencil_port_controller.d"],
          ["op_hcompute_demosaicked_1_stencil_read_start.in","op_hcompute_demosaicked_1_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_denoised_1_stencil.clk"],
          ["self.clk","op_hcompute_denoised_1_stencil_exe_start.clk"],
          ["op_hcompute_denoised_1_stencil_port_controller.valid","op_hcompute_denoised_1_stencil_exe_start.in"],
          ["op_hcompute_denoised_1_stencil_write_start.in","op_hcompute_denoised_1_stencil_exe_start.out"],
          ["self.clk","op_hcompute_denoised_1_stencil_port_controller.clk"],
          ["op_hcompute_denoised_1_stencil_write_start_control_vars.in","op_hcompute_denoised_1_stencil_port_controller.d"],
          ["op_hcompute_denoised_1_stencil_read_start.in","op_hcompute_denoised_1_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_denoised_1_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_input_copy_stencil.clk"],
          ["self.clk","op_hcompute_hw_input_copy_stencil_exe_start.clk"],
          ["op_hcompute_hw_input_copy_stencil_port_controller.valid","op_hcompute_hw_input_copy_stencil_exe_start.in"],
          ["op_hcompute_hw_input_copy_stencil_write_start.in","op_hcompute_hw_input_copy_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_input_copy_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_copy_stencil_write_start_control_vars.in","op_hcompute_hw_input_copy_stencil_port_controller.d"],
          ["op_hcompute_hw_input_copy_stencil_read_start.in","op_hcompute_hw_input_copy_stencil_port_controller.valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_copy_stencil_read_valid","op_hcompute_hw_input_copy_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_copy_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_en","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_write_start_control_vars.clk"]
        ]
      },
      "corrected_stencil_op_hcompute_corrected_stencil_32_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37"],
          ["self.valid","self.en"]
        ]
      },
      "corrected_stencil_op_hcompute_curved_stencil_37_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37"]
        ]
      },
      "corrected_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_corrected_stencil_write_wen","BitIn"],
          ["op_hcompute_corrected_stencil_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_corrected_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_read_ren","BitIn"],
          ["op_hcompute_curved_stencil_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "corrected_stencil_op_hcompute_corrected_stencil_32_broadcast":{
            "modref":"global.corrected_stencil_op_hcompute_corrected_stencil_32_broadcast"
          },
          "corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37":{
            "modref":"global.ram__U178"
          },
          "corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37_read_addrgen":{
            "modref":"global.aff__U179"
          },
          "corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37_write_addrgen":{
            "modref":"global.aff__U188"
          },
          "corrected_stencil_op_hcompute_curved_stencil_37_select":{
            "modref":"global.corrected_stencil_op_hcompute_curved_stencil_37_select"
          }
        },
        "connections":[
          ["corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37.wdata","corrected_stencil_op_hcompute_corrected_stencil_32_broadcast.corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37"],
          ["self.op_hcompute_corrected_stencil_write_wen","corrected_stencil_op_hcompute_corrected_stencil_32_broadcast.en"],
          ["self.op_hcompute_corrected_stencil_write.0","corrected_stencil_op_hcompute_corrected_stencil_32_broadcast.in"],
          ["corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37.wen","corrected_stencil_op_hcompute_corrected_stencil_32_broadcast.valid"],
          ["self.clk","corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37.clk"],
          ["corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37_read_addrgen.out","corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37.raddr"],
          ["corrected_stencil_op_hcompute_curved_stencil_37_select.corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37","corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37.rdata"],
          ["self.op_hcompute_curved_stencil_read_ren","corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37.ren"],
          ["corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37_write_addrgen.out","corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37.waddr"],
          ["self.op_hcompute_curved_stencil_read_ctrl_vars","corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37_read_addrgen.d"],
          ["self.op_hcompute_corrected_stencil_write_ctrl_vars","corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37_write_addrgen.d"],
          ["self.clk","corrected_stencil_op_hcompute_curved_stencil_37_select.clk"],
          ["self.op_hcompute_curved_stencil_read_ctrl_vars","corrected_stencil_op_hcompute_curved_stencil_37_select.d"],
          ["self.op_hcompute_curved_stencil_read.0","corrected_stencil_op_hcompute_curved_stencil_37_select.out"]
        ]
      },
      "cu_op_hcompute_corrected_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["demosaicked_1_stencil_op_hcompute_corrected_stencil_read",["Array",3,["Array",16,"BitIn"]]],
          ["corrected_stencil_op_hcompute_corrected_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_read.0","add_all__U130.in0"],
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_read.1","add_all__U130.in1"],
          ["add_all__U131.in0","add_all__U130.out"],
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_read.2","add_all__U131.in1"],
          ["self.corrected_stencil_op_hcompute_corrected_stencil_write.0","add_all__U131.out"]
        ]
      },
      "cu_op_hcompute_curved_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["corrected_stencil_op_hcompute_curved_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["curved_stencil_op_hcompute_curved_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.curved_stencil_op_hcompute_curved_stencil_write.0","self.corrected_stencil_op_hcompute_curved_stencil_read.0"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U55":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U56":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U57":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U58":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U59":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U60":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U61":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.0","add_all__U55.in0"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.1","add_all__U55.in1"],
          ["add_all__U56.in0","add_all__U55.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.2","add_all__U56.in1"],
          ["add_all__U57.in0","add_all__U56.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.3","add_all__U57.in1"],
          ["add_all__U58.in0","add_all__U57.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.4","add_all__U58.in1"],
          ["add_all__U59.in0","add_all__U58.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.5","add_all__U59.in1"],
          ["add_all__U60.in0","add_all__U59.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.6","add_all__U60.in1"],
          ["add_all__U61.in0","add_all__U60.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.7","add_all__U61.in1"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_write.0","add_all__U61.out"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read",["Array",5,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U79":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U80":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U81":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.0","add_all__U79.in0"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.1","add_all__U79.in1"],
          ["add_all__U80.in0","add_all__U79.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.2","add_all__U80.in1"],
          ["add_all__U81.in0","add_all__U80.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.3","add_all__U81.in1"],
          ["add_all__U82.in0","add_all__U81.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.4","add_all__U82.in1"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_write.0","add_all__U82.out"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U100":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U101":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U102":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U103":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U104":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U105":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U106":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","add_all__U100.in0"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.1","add_all__U100.in1"],
          ["add_all__U101.in0","add_all__U100.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.2","add_all__U101.in1"],
          ["add_all__U102.in0","add_all__U101.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.3","add_all__U102.in1"],
          ["add_all__U103.in0","add_all__U102.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.4","add_all__U103.in1"],
          ["add_all__U104.in0","add_all__U103.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.5","add_all__U104.in1"],
          ["add_all__U105.in0","add_all__U104.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.6","add_all__U105.in1"],
          ["add_all__U106.in0","add_all__U105.out"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.7","add_all__U106.in1"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_write.0","add_all__U106.out"]
        ]
      },
      "cu_op_hcompute_denoised_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read",["Array",5,["Array",16,"BitIn"]]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U34":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U35":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U36":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U37":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.0","add_all__U34.in0"],
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.1","add_all__U34.in1"],
          ["add_all__U35.in0","add_all__U34.out"],
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.2","add_all__U35.in1"],
          ["add_all__U36.in0","add_all__U35.out"],
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.3","add_all__U36.in1"],
          ["add_all__U37.in0","add_all__U36.out"],
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.4","add_all__U37.in1"],
          ["self.denoised_1_stencil_op_hcompute_denoised_1_stencil_write.0","add_all__U37.out"]
        ]
      },
      "cu_op_hcompute_hw_input_copy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_copy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_copy_stencil_read.0","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["curved_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","self.curved_stencil_op_hcompute_hw_output_stencil_read.0"]
        ]
      },
      "curved_stencil_op_hcompute_curved_stencil_36_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39"],
          ["self.valid","self.en"]
        ]
      },
      "curved_stencil_op_hcompute_hw_output_stencil_39_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39"]
        ]
      },
      "curved_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_curved_stencil_write_wen","BitIn"],
          ["op_hcompute_curved_stencil_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "curved_stencil_op_hcompute_curved_stencil_36_broadcast":{
            "modref":"global.curved_stencil_op_hcompute_curved_stencil_36_broadcast"
          },
          "curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39":{
            "modref":"global.ram__U197"
          },
          "curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39_read_addrgen":{
            "modref":"global.aff__U198"
          },
          "curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39_write_addrgen":{
            "modref":"global.aff__U207"
          },
          "curved_stencil_op_hcompute_hw_output_stencil_39_select":{
            "modref":"global.curved_stencil_op_hcompute_hw_output_stencil_39_select"
          }
        },
        "connections":[
          ["curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39.wdata","curved_stencil_op_hcompute_curved_stencil_36_broadcast.curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39"],
          ["self.op_hcompute_curved_stencil_write_wen","curved_stencil_op_hcompute_curved_stencil_36_broadcast.en"],
          ["self.op_hcompute_curved_stencil_write.0","curved_stencil_op_hcompute_curved_stencil_36_broadcast.in"],
          ["curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39.wen","curved_stencil_op_hcompute_curved_stencil_36_broadcast.valid"],
          ["self.clk","curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39.clk"],
          ["curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39_read_addrgen.out","curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39.raddr"],
          ["curved_stencil_op_hcompute_hw_output_stencil_39_select.curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39","curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39.rdata"],
          ["self.op_hcompute_hw_output_stencil_read_ren","curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39.ren"],
          ["curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39_write_addrgen.out","curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39.waddr"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39_read_addrgen.d"],
          ["self.op_hcompute_curved_stencil_write_ctrl_vars","curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39_write_addrgen.d"],
          ["self.clk","curved_stencil_op_hcompute_hw_output_stencil_39_select.clk"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","curved_stencil_op_hcompute_hw_output_stencil_39_select.d"],
          ["self.op_hcompute_hw_output_stencil_read.0","curved_stencil_op_hcompute_hw_output_stencil_39_select.out"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_corrected_stencil_33_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_corrected_stencil_34_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_corrected_stencil_35_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35"],
          ["self.valid","self.en"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34"],
          ["self.valid","self.en"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33"],
          ["self.valid","self.en"]
        ]
      },
      "demosaicked_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_corrected_stencil_read_ren","BitIn"],
          ["op_hcompute_corrected_stencil_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_corrected_stencil_read",["Array",3,["Array",16,"Bit"]]],
          ["op_hcompute_demosaicked_1_stencil_1_write_wen","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_2_write_wen","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_write_wen","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "demosaicked_1_stencil_op_hcompute_corrected_stencil_33_select":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_corrected_stencil_33_select"
          },
          "demosaicked_1_stencil_op_hcompute_corrected_stencil_34_select":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_corrected_stencil_34_select"
          },
          "demosaicked_1_stencil_op_hcompute_corrected_stencil_35_select":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_corrected_stencil_35_select"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35":{
            "modref":"global.ram__U250"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35_read_addrgen":{
            "modref":"global.aff__U251"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35_write_addrgen":{
            "modref":"global.aff__U260"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34":{
            "modref":"global.ram__U233"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34_read_addrgen":{
            "modref":"global.aff__U234"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34_write_addrgen":{
            "modref":"global.aff__U243"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33":{
            "modref":"global.ram__U216"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33_read_addrgen":{
            "modref":"global.aff__U217"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33_write_addrgen":{
            "modref":"global.aff__U226"
          }
        },
        "connections":[
          ["self.clk","demosaicked_1_stencil_op_hcompute_corrected_stencil_33_select.clk"],
          ["self.op_hcompute_corrected_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_corrected_stencil_33_select.d"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33.rdata","demosaicked_1_stencil_op_hcompute_corrected_stencil_33_select.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33"],
          ["self.op_hcompute_corrected_stencil_read.0","demosaicked_1_stencil_op_hcompute_corrected_stencil_33_select.out"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_corrected_stencil_34_select.clk"],
          ["self.op_hcompute_corrected_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_corrected_stencil_34_select.d"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34.rdata","demosaicked_1_stencil_op_hcompute_corrected_stencil_34_select.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34"],
          ["self.op_hcompute_corrected_stencil_read.1","demosaicked_1_stencil_op_hcompute_corrected_stencil_34_select.out"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_corrected_stencil_35_select.clk"],
          ["self.op_hcompute_corrected_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_corrected_stencil_35_select.d"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35.rdata","demosaicked_1_stencil_op_hcompute_corrected_stencil_35_select.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35"],
          ["self.op_hcompute_corrected_stencil_read.2","demosaicked_1_stencil_op_hcompute_corrected_stencil_35_select.out"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35.wdata","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35"],
          ["self.op_hcompute_demosaicked_1_stencil_1_write_wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast.en"],
          ["self.op_hcompute_demosaicked_1_stencil_1_write.0","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast.in"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35.wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast.valid"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35.clk"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35_read_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35.raddr"],
          ["self.op_hcompute_corrected_stencil_read_ren","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35.ren"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35_write_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35.waddr"],
          ["self.op_hcompute_corrected_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35_read_addrgen.d"],
          ["self.op_hcompute_demosaicked_1_stencil_1_write_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35_write_addrgen.d"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34.wdata","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34"],
          ["self.op_hcompute_demosaicked_1_stencil_2_write_wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast.en"],
          ["self.op_hcompute_demosaicked_1_stencil_2_write.0","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast.in"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34.wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast.valid"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34.clk"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34_read_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34.raddr"],
          ["self.op_hcompute_corrected_stencil_read_ren","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34.ren"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34_write_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34.waddr"],
          ["self.op_hcompute_corrected_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34_read_addrgen.d"],
          ["self.op_hcompute_demosaicked_1_stencil_2_write_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34_write_addrgen.d"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33.wdata","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33"],
          ["self.op_hcompute_demosaicked_1_stencil_write_wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast.en"],
          ["self.op_hcompute_demosaicked_1_stencil_write.0","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast.in"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33.wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast.valid"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33.clk"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33_read_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33.raddr"],
          ["self.op_hcompute_corrected_stencil_read_ren","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33.ren"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33_write_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33.waddr"],
          ["self.op_hcompute_corrected_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33_read_addrgen.d"],
          ["self.op_hcompute_demosaicked_1_stencil_write_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33_write_addrgen.d"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9"]
        ]
      },
      "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9"],
          ["self.valid","self.en"]
        ]
      },
      "denoised_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_demosaicked_1_stencil_1_read_ren","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_1_read",["Array",5,["Array",16,"Bit"]]],
          ["op_hcompute_demosaicked_1_stencil_2_read_ren","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_2_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_demosaicked_1_stencil_read_ren","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_denoised_1_stencil_write_wen","BitIn"],
          ["op_hcompute_denoised_1_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_denoised_1_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast":{
            "modref":"global.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10":{
            "modref":"global.ram__U267"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_read_addrgen":{
            "modref":"global.aff__U268"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_write_addrgen":{
            "modref":"global.aff__U275"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11":{
            "modref":"global.ram__U282"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_read_addrgen":{
            "modref":"global.aff__U283"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_write_addrgen":{
            "modref":"global.aff__U290"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12":{
            "modref":"global.ram__U297"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_read_addrgen":{
            "modref":"global.aff__U298"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_write_addrgen":{
            "modref":"global.aff__U305"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13":{
            "modref":"global.ram__U312"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_read_addrgen":{
            "modref":"global.aff__U313"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_write_addrgen":{
            "modref":"global.aff__U320"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14":{
            "modref":"global.ram__U327"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_read_addrgen":{
            "modref":"global.aff__U328"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_write_addrgen":{
            "modref":"global.aff__U335"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15":{
            "modref":"global.ram__U342"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_read_addrgen":{
            "modref":"global.aff__U343"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_write_addrgen":{
            "modref":"global.aff__U350"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16":{
            "modref":"global.ram__U357"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_read_addrgen":{
            "modref":"global.aff__U358"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_write_addrgen":{
            "modref":"global.aff__U365"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18":{
            "modref":"global.ram__U372"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_read_addrgen":{
            "modref":"global.aff__U373"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_write_addrgen":{
            "modref":"global.aff__U380"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19":{
            "modref":"global.ram__U387"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_read_addrgen":{
            "modref":"global.aff__U388"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_write_addrgen":{
            "modref":"global.aff__U395"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20":{
            "modref":"global.ram__U402"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_read_addrgen":{
            "modref":"global.aff__U403"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_write_addrgen":{
            "modref":"global.aff__U410"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21":{
            "modref":"global.ram__U417"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_read_addrgen":{
            "modref":"global.aff__U418"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_write_addrgen":{
            "modref":"global.aff__U425"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22":{
            "modref":"global.ram__U432"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_read_addrgen":{
            "modref":"global.aff__U433"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_write_addrgen":{
            "modref":"global.aff__U440"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24":{
            "modref":"global.ram__U447"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_read_addrgen":{
            "modref":"global.aff__U448"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_write_addrgen":{
            "modref":"global.aff__U455"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25":{
            "modref":"global.ram__U462"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_read_addrgen":{
            "modref":"global.aff__U463"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_write_addrgen":{
            "modref":"global.aff__U470"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26":{
            "modref":"global.ram__U477"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_read_addrgen":{
            "modref":"global.aff__U478"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_write_addrgen":{
            "modref":"global.aff__U485"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27":{
            "modref":"global.ram__U492"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_read_addrgen":{
            "modref":"global.aff__U493"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_write_addrgen":{
            "modref":"global.aff__U500"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28":{
            "modref":"global.ram__U507"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_read_addrgen":{
            "modref":"global.aff__U508"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_write_addrgen":{
            "modref":"global.aff__U515"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29":{
            "modref":"global.ram__U522"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_read_addrgen":{
            "modref":"global.aff__U523"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_write_addrgen":{
            "modref":"global.aff__U530"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30":{
            "modref":"global.ram__U537"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_read_addrgen":{
            "modref":"global.aff__U538"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_write_addrgen":{
            "modref":"global.aff__U545"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31":{
            "modref":"global.ram__U552"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_read_addrgen":{
            "modref":"global.aff__U553"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_write_addrgen":{
            "modref":"global.aff__U560"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9":{
            "modref":"global.ram__U567"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_read_addrgen":{
            "modref":"global.aff__U568"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_write_addrgen":{
            "modref":"global.aff__U575"
          }
        },
        "connections":[
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10"],
          ["self.op_hcompute_demosaicked_1_stencil_read.1","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11"],
          ["self.op_hcompute_demosaicked_1_stencil_read.2","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12"],
          ["self.op_hcompute_demosaicked_1_stencil_read.3","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13"],
          ["self.op_hcompute_demosaicked_1_stencil_read.4","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14"],
          ["self.op_hcompute_demosaicked_1_stencil_read.5","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15"],
          ["self.op_hcompute_demosaicked_1_stencil_read.6","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16"],
          ["self.op_hcompute_demosaicked_1_stencil_read.7","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.0","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.1","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.2","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.3","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.4","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.0","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.1","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.2","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.3","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.4","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.5","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.6","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.7","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9"],
          ["self.op_hcompute_demosaicked_1_stencil_read.0","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select.out"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9"],
          ["self.op_hcompute_denoised_1_stencil_write_wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.en"],
          ["self.op_hcompute_denoised_1_stencil_write.0","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.in"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_write_addrgen.d"]
        ]
      },
      "hcompute_corrected_stencil":{
        "type":["Record",[
          ["out_corrected_stencil",["Array",16,"Bit"]],
          ["in0_demosaicked_1_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["corrected_s0_c",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "add_1221_1224_1225":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1229_1230_1231":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1243_1244_1245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1255_1256_1257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_1231_1232_1233":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_1245_1232_1246":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_1257_1232_1258":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const-2008__1256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hf828"]}
          },
          "const-2541__1244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hf613"]}
          },
          "const-3900__1230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hf0c4"]}
          },
          "const0_0$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const159__1236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h009f"]}
          },
          "const17__1223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const200__1220":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c8"]}
          },
          "const21__1241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "const228__1248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00e4"]}
          },
          "const38__1238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0026"]}
          },
          "const44__1227":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002c"]}
          },
          "const73__1250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0049"]}
          },
          "const8__1232":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const8__1232$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const8__1232$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const8__1253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "eq_corrected_s0_c0_1218":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_corrected_s0_c1_1235":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "mul_1219_1220_1221":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1219_1238_1239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1219_1253_1254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1222_1223_1224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1222_1241_1242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1222_1248_1249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1226_1227_1228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1226_1236_1237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1226_1250_1251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mux_1218_1234_1260":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1235_1247_1259":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sub_1225_1228_1229":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1237_1239_1240":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1240_1242_1243":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1249_1251_1252":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1252_1254_1255":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_1219_1220_1221.out","add_1221_1224_1225.in0"],
          ["mul_1222_1223_1224.out","add_1221_1224_1225.in1"],
          ["sub_1225_1228_1229.in0","add_1221_1224_1225.out"],
          ["sub_1225_1228_1229.out","add_1229_1230_1231.in0"],
          ["const-3900__1230.out","add_1229_1230_1231.in1"],
          ["ashr_1231_1232_1233.in0","add_1229_1230_1231.out"],
          ["sub_1240_1242_1243.out","add_1243_1244_1245.in0"],
          ["const-2541__1244.out","add_1243_1244_1245.in1"],
          ["ashr_1245_1232_1246.in0","add_1243_1244_1245.out"],
          ["sub_1252_1254_1255.out","add_1255_1256_1257.in0"],
          ["const-2008__1256.out","add_1255_1256_1257.in1"],
          ["ashr_1257_1232_1258.in0","add_1255_1256_1257.out"],
          ["const8__1232.out","ashr_1231_1232_1233.in1"],
          ["mux_1218_1234_1260.in1","ashr_1231_1232_1233.out"],
          ["const8__1232$1.out","ashr_1245_1232_1246.in1"],
          ["mux_1235_1247_1259.in1","ashr_1245_1232_1246.out"],
          ["const8__1232$2.out","ashr_1257_1232_1258.in1"],
          ["mux_1235_1247_1259.in0","ashr_1257_1232_1258.out"],
          ["eq_corrected_s0_c0_1218.in1","const0_0$6.out"],
          ["mul_1226_1236_1237.in1","const159__1236.out"],
          ["mul_1222_1223_1224.in1","const17__1223.out"],
          ["eq_corrected_s0_c1_1235.in1","const1_1.out"],
          ["mul_1219_1220_1221.in1","const200__1220.out"],
          ["mul_1222_1241_1242.in1","const21__1241.out"],
          ["mul_1222_1248_1249.in1","const228__1248.out"],
          ["mul_1219_1238_1239.in1","const38__1238.out"],
          ["mul_1226_1227_1228.in1","const44__1227.out"],
          ["mul_1226_1250_1251.in1","const73__1250.out"],
          ["mul_1219_1253_1254.in1","const8__1253.out"],
          ["self.corrected_s0_c","eq_corrected_s0_c0_1218.in0"],
          ["mux_1218_1234_1260.sel","eq_corrected_s0_c0_1218.out"],
          ["self.corrected_s0_c","eq_corrected_s0_c1_1235.in0"],
          ["mux_1235_1247_1259.sel","eq_corrected_s0_c1_1235.out"],
          ["self.in0_demosaicked_1_stencil.0","mul_1219_1220_1221.in0"],
          ["self.in0_demosaicked_1_stencil.0","mul_1219_1238_1239.in0"],
          ["sub_1237_1239_1240.in1","mul_1219_1238_1239.out"],
          ["self.in0_demosaicked_1_stencil.0","mul_1219_1253_1254.in0"],
          ["sub_1252_1254_1255.in1","mul_1219_1253_1254.out"],
          ["self.in0_demosaicked_1_stencil.1","mul_1222_1223_1224.in0"],
          ["self.in0_demosaicked_1_stencil.1","mul_1222_1241_1242.in0"],
          ["sub_1240_1242_1243.in1","mul_1222_1241_1242.out"],
          ["self.in0_demosaicked_1_stencil.1","mul_1222_1248_1249.in0"],
          ["sub_1249_1251_1252.in0","mul_1222_1248_1249.out"],
          ["self.in0_demosaicked_1_stencil.2","mul_1226_1227_1228.in0"],
          ["sub_1225_1228_1229.in1","mul_1226_1227_1228.out"],
          ["self.in0_demosaicked_1_stencil.2","mul_1226_1236_1237.in0"],
          ["sub_1237_1239_1240.in0","mul_1226_1236_1237.out"],
          ["self.in0_demosaicked_1_stencil.2","mul_1226_1250_1251.in0"],
          ["sub_1249_1251_1252.in1","mul_1226_1250_1251.out"],
          ["mux_1235_1247_1259.out","mux_1218_1234_1260.in0"],
          ["self.out_corrected_stencil","mux_1218_1234_1260.out"],
          ["sub_1240_1242_1243.in0","sub_1237_1239_1240.out"],
          ["sub_1252_1254_1255.in0","sub_1249_1251_1252.out"]
        ]
      },
      "hcompute_curved_stencil":{
        "type":["Record",[
          ["out_curved_stencil",["Array",16,"Bit"]],
          ["in0_corrected_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]]
      },
      "hcompute_demosaicked_1_stencil":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_denoised_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_demosaicked_1_stencil_1":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_denoised_1_stencil",["Array",5,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x_1",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_1",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_demosaicked_1_stencil_2":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_denoised_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x_2",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_2",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_denoised_1_stencil":{
        "type":["Record",[
          ["out_denoised_1_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_copy_stencil",["Array",5,["Array",16,"BitIn"]]]
        ]]
      },
      "hcompute_hw_input_copy_stencil":{
        "type":["Record",[
          ["out_hw_input_copy_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_curved_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7"]
        ]
      },
      "hw_input_copy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_denoised_1_stencil_read_ren","BitIn"],
          ["op_hcompute_denoised_1_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_denoised_1_stencil_read",["Array",5,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_copy_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_copy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_copy_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select"
          },
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select"
          },
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select"
          },
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select"
          },
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3":{
            "modref":"global.ram__U582"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_read_addrgen":{
            "modref":"global.aff__U583"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_write_addrgen":{
            "modref":"global.aff__U590"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4":{
            "modref":"global.ram__U597"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_read_addrgen":{
            "modref":"global.aff__U598"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_write_addrgen":{
            "modref":"global.aff__U605"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5":{
            "modref":"global.ram__U612"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_read_addrgen":{
            "modref":"global.aff__U613"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_write_addrgen":{
            "modref":"global.aff__U620"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6":{
            "modref":"global.ram__U627"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_read_addrgen":{
            "modref":"global.aff__U628"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_write_addrgen":{
            "modref":"global.aff__U635"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7":{
            "modref":"global.ram__U642"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_read_addrgen":{
            "modref":"global.aff__U643"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_write_addrgen":{
            "modref":"global.aff__U650"
          }
        },
        "connections":[
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3"],
          ["self.op_hcompute_denoised_1_stencil_read.0","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select.out"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4"],
          ["self.op_hcompute_denoised_1_stencil_read.1","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select.out"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5"],
          ["self.op_hcompute_denoised_1_stencil_read.2","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select.out"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6"],
          ["self.op_hcompute_denoised_1_stencil_read.3","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select.out"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7"],
          ["self.op_hcompute_denoised_1_stencil_read.4","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select.out"],
          ["self.op_hcompute_hw_input_copy_stencil_write_wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.en"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7"],
          ["self.op_hcompute_hw_input_copy_stencil_write.0","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.in"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_write_addrgen.d"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_write_addrgen.d"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_write_addrgen.d"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_write_addrgen.d"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_write_addrgen.d"]
        ]
      },
      "ram__U178":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",10092], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U197":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",10092], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U216":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3364], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U233":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3364], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U250":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3364], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U267":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U282":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U297":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U312":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U327":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U342":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U357":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U372":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U387":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U402":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U417":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U432":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U447":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U462":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U477":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U492":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U507":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U522":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U537":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U552":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U567":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U582":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U597":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U612":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U627":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U642":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      }
    }
  }
}
}
