

================================================================
== Vitis HLS Report for 'rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1'
================================================================
* Date:           Tue May 20 14:38:07 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.645 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_1  |        8|        8|         1|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|     53|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln180_fu_118_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln180_fu_112_p2  |      icmp|   0|  0|  13|           4|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|           8|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    4|          8|
    |i_fu_48               |   9|          2|    4|          8|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    9|         18|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_48      |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1|  return value|
|mc_1_address0  |  out|    3|   ap_memory|                                      mc_1|         array|
|mc_1_ce0       |  out|    1|   ap_memory|                                      mc_1|         array|
|mc_1_we0       |  out|    1|   ap_memory|                                      mc_1|         array|
|mc_1_d0        |  out|   64|   ap_memory|                                      mc_1|         array|
|zext_ln181     |   in|    3|     ap_none|                                zext_ln181|        scalar|
|mc_0_address0  |  out|    3|   ap_memory|                                      mc_0|         array|
|mc_0_ce0       |  out|    1|   ap_memory|                                      mc_0|         array|
|mc_0_we0       |  out|    1|   ap_memory|                                      mc_0|         array|
|mc_0_d0        |  out|   64|   ap_memory|                                      mc_0|         array|
|zext_ln181_1   |   in|    3|     ap_none|                              zext_ln181_1|        scalar|
|mc_0_offset    |   in|    1|     ap_none|                               mc_0_offset|        scalar|
|mc_1_offset    |   in|    1|     ap_none|                               mc_1_offset|        scalar|
+---------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mc_1_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mc_1_offset"   --->   Operation 5 'read' 'mc_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mc_0_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mc_0_offset"   --->   Operation 6 'read' 'mc_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln181_15 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln181_1"   --->   Operation 7 'read' 'zext_ln181_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln1814 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln181"   --->   Operation 8 'read' 'zext_ln1814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 0, i4 %i" [src/generic/fp_generic.c:177]   --->   Operation 9 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [src/generic/fp_generic.c:180]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%icmp_ln180 = icmp_eq  i4 %i_2, i4 8" [src/generic/fp_generic.c:180]   --->   Operation 12 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln180 = add i4 %i_2, i4 1" [src/generic/fp_generic.c:180]   --->   Operation 13 'add' 'add_ln180' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %for.inc.split, void %VITIS_LOOP_185_3.preheader.exitStub" [src/generic/fp_generic.c:180]   --->   Operation 14 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i4 %i_2" [src/generic/fp_generic.c:180]   --->   Operation 15 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln177 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:177]   --->   Operation 16 'specpipeline' 'specpipeline_ln177' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:177]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/generic/fp_generic.c:180]   --->   Operation 18 'specloopname' 'specloopname_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_2, i32 1, i32 2" [src/generic/fp_generic.c:177]   --->   Operation 19 'partselect' 'lshr_ln' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %mc_0_offset_read, i2 %lshr_ln" [src/generic/fp_generic.c:181]   --->   Operation 20 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln181_2 = zext i3 %tmp_5" [src/generic/fp_generic.c:181]   --->   Operation 21 'zext' 'zext_ln181_2' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mc_0_addr = getelementptr i64 %mc_0, i32 0, i32 %zext_ln181_2" [src/generic/fp_generic.c:181]   --->   Operation 22 'getelementptr' 'mc_0_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %mc_1_offset_read, i2 %lshr_ln" [src/generic/fp_generic.c:181]   --->   Operation 23 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln181_3 = zext i3 %tmp_6" [src/generic/fp_generic.c:181]   --->   Operation 24 'zext' 'zext_ln181_3' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mc_1_addr = getelementptr i64 %mc_1, i32 0, i32 %zext_ln181_3" [src/generic/fp_generic.c:181]   --->   Operation 25 'getelementptr' 'mc_1_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %trunc_ln180, void %arrayidx2.case.0, void %arrayidx2.case.1" [src/generic/fp_generic.c:181]   --->   Operation 26 'br' 'br_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln181 = store i64 0, i3 %mc_0_addr" [src/generic/fp_generic.c:181]   --->   Operation 27 'store' 'store_ln181' <Predicate = (!icmp_ln180 & !trunc_ln180)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln181 = br void %arrayidx2.exit" [src/generic/fp_generic.c:181]   --->   Operation 28 'br' 'br_ln181' <Predicate = (!icmp_ln180 & !trunc_ln180)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln181 = store i64 0, i3 %mc_1_addr" [src/generic/fp_generic.c:181]   --->   Operation 29 'store' 'store_ln181' <Predicate = (!icmp_ln180 & trunc_ln180)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln181 = br void %arrayidx2.exit" [src/generic/fp_generic.c:181]   --->   Operation 30 'br' 'br_ln181' <Predicate = (!icmp_ln180 & trunc_ln180)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln180, i4 %i" [src/generic/fp_generic.c:177]   --->   Operation 31 'store' 'store_ln177' <Predicate = (!icmp_ln180)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.inc" [src/generic/fp_generic.c:180]   --->   Operation 32 'br' 'br_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln180)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mc_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln181]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln181_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 01]
mc_1_offset_read        (read             ) [ 00]
mc_0_offset_read        (read             ) [ 00]
zext_ln181_15           (read             ) [ 00]
zext_ln1814             (read             ) [ 00]
store_ln177             (store            ) [ 00]
br_ln0                  (br               ) [ 00]
i_2                     (load             ) [ 00]
icmp_ln180              (icmp             ) [ 01]
add_ln180               (add              ) [ 00]
br_ln180                (br               ) [ 00]
trunc_ln180             (trunc            ) [ 01]
specpipeline_ln177      (specpipeline     ) [ 00]
speclooptripcount_ln177 (speclooptripcount) [ 00]
specloopname_ln180      (specloopname     ) [ 00]
lshr_ln                 (partselect       ) [ 00]
tmp_5                   (bitconcatenate   ) [ 00]
zext_ln181_2            (zext             ) [ 00]
mc_0_addr               (getelementptr    ) [ 00]
tmp_6                   (bitconcatenate   ) [ 00]
zext_ln181_3            (zext             ) [ 00]
mc_1_addr               (getelementptr    ) [ 00]
br_ln181                (br               ) [ 00]
store_ln181             (store            ) [ 00]
br_ln181                (br               ) [ 00]
store_ln181             (store            ) [ 00]
br_ln181                (br               ) [ 00]
store_ln177             (store            ) [ 00]
br_ln180                (br               ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mc_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln181">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mc_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln181_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln181_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mc_0_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_0_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mc_1_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_1_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mc_1_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mc_1_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mc_0_offset_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mc_0_offset_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln181_15_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="3" slack="0"/>
<pin id="66" dir="0" index="1" bw="3" slack="0"/>
<pin id="67" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln181_15/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln1814_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="0"/>
<pin id="73" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1814/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="mc_0_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="3" slack="0"/>
<pin id="80" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_0_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="mc_1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="3" slack="0"/>
<pin id="87" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_1_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln181_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln181_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln177_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_2_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln180_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln180_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln180_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln180/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="lshr_ln_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="0" index="3" bw="3" slack="0"/>
<pin id="133" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_5_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="2" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln181_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_2/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_6_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="2" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln181_3_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln177_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="96"><net_src comp="76" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="46" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="83" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="109" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="109" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="109" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="58" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="128" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="52" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="128" pin="4"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="168"><net_src comp="118" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="48" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="164" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mc_1 | {1 }
	Port: mc_0 | {1 }
 - Input state : 
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1 : mc_1 | {}
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1 : zext_ln181 | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1 : mc_0 | {}
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1 : zext_ln181_1 | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1 : mc_0_offset | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1 : mc_1_offset | {1 }
  - Chain level:
	State 1
		store_ln177 : 1
		i_2 : 1
		icmp_ln180 : 2
		add_ln180 : 2
		br_ln180 : 3
		trunc_ln180 : 2
		lshr_ln : 2
		tmp_5 : 3
		zext_ln181_2 : 4
		mc_0_addr : 5
		tmp_6 : 3
		zext_ln181_3 : 4
		mc_1_addr : 5
		br_ln181 : 3
		store_ln181 : 6
		store_ln181 : 6
		store_ln177 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln180_fu_112      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln180_fu_118      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|          | mc_1_offset_read_read_fu_52 |    0    |    0    |
|   read   | mc_0_offset_read_read_fu_58 |    0    |    0    |
|          |   zext_ln181_15_read_fu_64  |    0    |    0    |
|          |    zext_ln1814_read_fu_70   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln180_fu_124     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|        lshr_ln_fu_128       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         tmp_5_fu_138        |    0    |    0    |
|          |         tmp_6_fu_151        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |     zext_ln181_2_fu_146     |    0    |    0    |
|          |     zext_ln181_3_fu_159     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    26   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_169|    4   |
+---------+--------+
|  Total  |    4   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   26   |
+-----------+--------+--------+
