Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Sep 17 01:25:06 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mux8to1_timing_summary_routed.rpt -pb mux8to1_timing_summary_routed.pb -rpx mux8to1_timing_summary_routed.rpx -warn_on_violation
| Design       : mux8to1
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I1[0]
                            (input port)
  Destination:            OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.898ns  (logic 4.643ns (52.180%)  route 4.255ns (47.820%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 r  I1[0] (IN)
                         net (fo=0)                   0.000     0.000    I1[0]
    AB11                 IBUF (Prop_ibuf_I_O)         1.524     1.524 r  I1_IBUF[0]_inst/O
                         net (fo=1, routed)           1.778     3.302    I1_IBUF[0]
    SLICE_X0Y28          LUT6 (Prop_lut6_I3_O)        0.124     3.426 r  OUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.426    OUT_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y28          MUXF7 (Prop_muxf7_I0_O)      0.212     3.638 r  OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.477     6.115    OUT_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         2.783     8.898 r  OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.898    OUT[0]
    T16                                                               r  OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y
                            (input port)
  Destination:            OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.865ns  (logic 4.292ns (48.418%)  route 4.573ns (51.582%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  y (IN)
                         net (fo=0)                   0.000     0.000    y
    AB18                 IBUF (Prop_ibuf_I_O)         1.505     1.505 r  y_IBUF_inst/O
                         net (fo=5, routed)           1.877     3.381    y_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     3.505 r  OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.696     6.201    OUT_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         2.664     8.865 r  OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.865    OUT[3]
    AB20                                                              r  OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.468ns  (logic 4.249ns (50.178%)  route 4.219ns (49.822%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA15                                              0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    AA15                 IBUF (Prop_ibuf_I_O)         1.495     1.495 r  x_IBUF_inst/O
                         net (fo=5, routed)           1.681     3.176    x_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.124     3.300 r  OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.538     5.838    OUT_OBUF[2]
    V18                  OBUF (Prop_obuf_I_O)         2.630     8.468 r  OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.468    OUT[2]
    V18                                                               r  OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y
                            (input port)
  Destination:            OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 4.261ns (50.467%)  route 4.182ns (49.533%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  y (IN)
                         net (fo=0)                   0.000     0.000    y
    AB18                 IBUF (Prop_ibuf_I_O)         1.505     1.505 r  y_IBUF_inst/O
                         net (fo=5, routed)           1.895     3.399    y_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     3.523 r  OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.288     5.811    OUT_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         2.633     8.444 r  OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.444    OUT[1]
    V19                                                               r  OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2[1]
                            (input port)
  Destination:            OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.485ns (59.942%)  route 0.992ns (40.058%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  I2[1] (IN)
                         net (fo=0)                   0.000     0.000    I2[1]
    Y14                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  I2_IBUF[1]_inst/O
                         net (fo=1, routed)           0.395     0.685    I2_IBUF[1]
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.045     0.730 r  OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.597     1.327    OUT_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         1.150     2.477 r  OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.477    OUT[1]
    V19                                                               r  OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I4[0]
                            (input port)
  Destination:            OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.545ns  (logic 1.551ns (60.940%)  route 0.994ns (39.060%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  I4[0] (IN)
                         net (fo=0)                   0.000     0.000    I4[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  I4_IBUF[0]_inst/O
                         net (fo=1, routed)           0.335     0.588    I4_IBUF[0]
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.045     0.633 r  OUT_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.633    OUT_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y28          MUXF7 (Prop_muxf7_I1_O)      0.065     0.698 r  OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.659     1.357    OUT_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         1.188     2.545 r  OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.545    OUT[0]
    T16                                                               r  OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I1[2]
                            (input port)
  Destination:            OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.487ns (56.896%)  route 1.127ns (43.104%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  I1[2] (IN)
                         net (fo=0)                   0.000     0.000    I1[2]
    W11                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  I1_IBUF[2]_inst/O
                         net (fo=1, routed)           0.414     0.709    I1_IBUF[2]
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.045     0.754 r  OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.713     1.467    OUT_OBUF[2]
    V18                  OBUF (Prop_obuf_I_O)         1.147     2.614 r  OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.614    OUT[2]
    V18                                                               r  OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I3[3]
                            (input port)
  Destination:            OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.677ns  (logic 1.478ns (55.213%)  route 1.199ns (44.787%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  I3[3] (IN)
                         net (fo=0)                   0.000     0.000    I3[3]
    Y17                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  I3_IBUF[3]_inst/O
                         net (fo=1, routed)           0.416     0.669    I3_IBUF[3]
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.045     0.714 r  OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.783     1.497    OUT_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         1.180     2.677 r  OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.677    OUT[3]
    AB20                                                              r  OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------





