Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov  8 15:52:44 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree             1           
TIMING-17  Critical Warning  Non-clocked sequential cell       101         
HPDR-1     Warning           Port pin direction inconsistency  16          
LUTAR-1    Warning           LUT drives async reset alert      3           
TIMING-20  Warning           Non-clocked latch                 16          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (255)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (215)
5. checking no_input_delay (11)
6. checking no_output_delay (59)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (255)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_ADC_DnB (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_COMM_CLK (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_COMM_RW (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PulseGen2/done_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: PulseGen2/output_set_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: PulseGen2/output_state_reg[0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: PulseGen2/output_state_reg[1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: divOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (215)
--------------------------------------------------
 There are 215 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (59)
--------------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.145       -1.701                     24                  209        0.190        0.000                      0                  209        2.000        0.000                       0                   104  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_XCO                 {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_XCO                                                                                                                                                                  16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.145       -1.701                     24                  207        0.190        0.000                      0                  207        2.000        0.000                       0                   100  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.314        0.000                      0                    2        0.725        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_XCO
  To Clock:  i_XCO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_XCO
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_XCO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           24  Failing Endpoints,  Worst Slack       -0.145ns,  Total Violation       -1.701ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.856ns  (logic 0.648ns (34.905%)  route 1.208ns (65.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 3.468 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.565     1.572    PulseGen2/clk_out1
    SLICE_X30Y45         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=7, routed)           0.555     2.651    PulseGen2/pulse_complete_reg_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I1_O)        0.124     2.775 r  PulseGen2/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.654     3.429    PulseGen2/s_toggle4_out
    SLICE_X34Y45         FDRE                                         r  PulseGen2/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.444     3.468    PulseGen2/clk_out1
    SLICE_X34Y45         FDRE                                         r  PulseGen2/clk_count_reg[10]/C
                         clock pessimism              0.563     4.031    
                         clock uncertainty           -0.224     3.807    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     3.283    PulseGen2/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.283    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.856ns  (logic 0.648ns (34.905%)  route 1.208ns (65.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 3.468 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.565     1.572    PulseGen2/clk_out1
    SLICE_X30Y45         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=7, routed)           0.555     2.651    PulseGen2/pulse_complete_reg_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I1_O)        0.124     2.775 r  PulseGen2/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.654     3.429    PulseGen2/s_toggle4_out
    SLICE_X34Y45         FDRE                                         r  PulseGen2/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.444     3.468    PulseGen2/clk_out1
    SLICE_X34Y45         FDRE                                         r  PulseGen2/clk_count_reg[11]/C
                         clock pessimism              0.563     4.031    
                         clock uncertainty           -0.224     3.807    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     3.283    PulseGen2/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.283    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.856ns  (logic 0.648ns (34.905%)  route 1.208ns (65.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 3.468 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.565     1.572    PulseGen2/clk_out1
    SLICE_X30Y45         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=7, routed)           0.555     2.651    PulseGen2/pulse_complete_reg_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I1_O)        0.124     2.775 r  PulseGen2/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.654     3.429    PulseGen2/s_toggle4_out
    SLICE_X34Y45         FDRE                                         r  PulseGen2/clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.444     3.468    PulseGen2/clk_out1
    SLICE_X34Y45         FDRE                                         r  PulseGen2/clk_count_reg[8]/C
                         clock pessimism              0.563     4.031    
                         clock uncertainty           -0.224     3.807    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     3.283    PulseGen2/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                          3.283    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.856ns  (logic 0.648ns (34.905%)  route 1.208ns (65.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 3.468 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.565     1.572    PulseGen2/clk_out1
    SLICE_X30Y45         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=7, routed)           0.555     2.651    PulseGen2/pulse_complete_reg_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I1_O)        0.124     2.775 r  PulseGen2/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.654     3.429    PulseGen2/s_toggle4_out
    SLICE_X34Y45         FDRE                                         r  PulseGen2/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.444     3.468    PulseGen2/clk_out1
    SLICE_X34Y45         FDRE                                         r  PulseGen2/clk_count_reg[9]/C
                         clock pessimism              0.563     4.031    
                         clock uncertainty           -0.224     3.807    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     3.283    PulseGen2/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                          3.283    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/pulses_generated_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.907ns  (logic 0.772ns (40.489%)  route 1.135ns (59.511%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.565     1.572    PulseGen2/clk_out1
    SLICE_X30Y45         FDRE                                         r  PulseGen2/pulse_complete_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  PulseGen2/pulse_complete_reg_replica/Q
                         net (fo=2, routed)           0.439     2.535    PulseGen2/pulse_complete_reg_n_0_repN
    SLICE_X30Y44         LUT3 (Prop_lut3_I2_O)        0.124     2.659 r  PulseGen2/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.291     2.951    PulseGen2/pulses_generated[0]_i_4_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.075 r  PulseGen2/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.404     3.479    PulseGen2/done0
    SLICE_X29Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.448     3.472    PulseGen2/clk_out1
    SLICE_X29Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[0]/C
                         clock pessimism              0.563     4.035    
                         clock uncertainty           -0.224     3.811    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.429     3.382    PulseGen2/pulses_generated_reg[0]
  -------------------------------------------------------------------
                         required time                          3.382    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/pulses_generated_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.907ns  (logic 0.772ns (40.489%)  route 1.135ns (59.511%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.565     1.572    PulseGen2/clk_out1
    SLICE_X30Y45         FDRE                                         r  PulseGen2/pulse_complete_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  PulseGen2/pulse_complete_reg_replica/Q
                         net (fo=2, routed)           0.439     2.535    PulseGen2/pulse_complete_reg_n_0_repN
    SLICE_X30Y44         LUT3 (Prop_lut3_I2_O)        0.124     2.659 r  PulseGen2/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.291     2.951    PulseGen2/pulses_generated[0]_i_4_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.075 r  PulseGen2/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.404     3.479    PulseGen2/done0
    SLICE_X29Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.448     3.472    PulseGen2/clk_out1
    SLICE_X29Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[1]/C
                         clock pessimism              0.563     4.035    
                         clock uncertainty           -0.224     3.811    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.429     3.382    PulseGen2/pulses_generated_reg[1]
  -------------------------------------------------------------------
                         required time                          3.382    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/pulses_generated_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.907ns  (logic 0.772ns (40.489%)  route 1.135ns (59.511%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.565     1.572    PulseGen2/clk_out1
    SLICE_X30Y45         FDRE                                         r  PulseGen2/pulse_complete_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  PulseGen2/pulse_complete_reg_replica/Q
                         net (fo=2, routed)           0.439     2.535    PulseGen2/pulse_complete_reg_n_0_repN
    SLICE_X30Y44         LUT3 (Prop_lut3_I2_O)        0.124     2.659 r  PulseGen2/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.291     2.951    PulseGen2/pulses_generated[0]_i_4_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.075 r  PulseGen2/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.404     3.479    PulseGen2/done0
    SLICE_X29Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.448     3.472    PulseGen2/clk_out1
    SLICE_X29Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[2]/C
                         clock pessimism              0.563     4.035    
                         clock uncertainty           -0.224     3.811    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.429     3.382    PulseGen2/pulses_generated_reg[2]
  -------------------------------------------------------------------
                         required time                          3.382    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/pulses_generated_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.907ns  (logic 0.772ns (40.489%)  route 1.135ns (59.511%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.565     1.572    PulseGen2/clk_out1
    SLICE_X30Y45         FDRE                                         r  PulseGen2/pulse_complete_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  PulseGen2/pulse_complete_reg_replica/Q
                         net (fo=2, routed)           0.439     2.535    PulseGen2/pulse_complete_reg_n_0_repN
    SLICE_X30Y44         LUT3 (Prop_lut3_I2_O)        0.124     2.659 r  PulseGen2/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.291     2.951    PulseGen2/pulses_generated[0]_i_4_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.075 r  PulseGen2/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.404     3.479    PulseGen2/done0
    SLICE_X29Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.448     3.472    PulseGen2/clk_out1
    SLICE_X29Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[3]/C
                         clock pessimism              0.563     4.035    
                         clock uncertainty           -0.224     3.811    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.429     3.382    PulseGen2/pulses_generated_reg[3]
  -------------------------------------------------------------------
                         required time                          3.382    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/pulses_generated_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.907ns  (logic 0.772ns (40.489%)  route 1.135ns (59.511%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.565     1.572    PulseGen2/clk_out1
    SLICE_X30Y45         FDRE                                         r  PulseGen2/pulse_complete_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  PulseGen2/pulse_complete_reg_replica/Q
                         net (fo=2, routed)           0.439     2.535    PulseGen2/pulse_complete_reg_n_0_repN
    SLICE_X30Y44         LUT3 (Prop_lut3_I2_O)        0.124     2.659 r  PulseGen2/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.291     2.951    PulseGen2/pulses_generated[0]_i_4_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.075 r  PulseGen2/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.404     3.479    PulseGen2/done0
    SLICE_X29Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.448     3.472    PulseGen2/clk_out1
    SLICE_X29Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[4]/C
                         clock pessimism              0.563     4.035    
                         clock uncertainty           -0.224     3.811    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.429     3.382    PulseGen2/pulses_generated_reg[4]
  -------------------------------------------------------------------
                         required time                          3.382    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/pulses_generated_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.907ns  (logic 0.772ns (40.489%)  route 1.135ns (59.511%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.565     1.572    PulseGen2/clk_out1
    SLICE_X30Y45         FDRE                                         r  PulseGen2/pulse_complete_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  PulseGen2/pulse_complete_reg_replica/Q
                         net (fo=2, routed)           0.439     2.535    PulseGen2/pulse_complete_reg_n_0_repN
    SLICE_X30Y44         LUT3 (Prop_lut3_I2_O)        0.124     2.659 r  PulseGen2/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.291     2.951    PulseGen2/pulses_generated[0]_i_4_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.075 r  PulseGen2/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.404     3.479    PulseGen2/done0
    SLICE_X29Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.448     3.472    PulseGen2/clk_out1
    SLICE_X29Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[5]/C
                         clock pessimism              0.563     4.035    
                         clock uncertainty           -0.224     3.811    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.429     3.382    PulseGen2/pulses_generated_reg[5]
  -------------------------------------------------------------------
                         required time                          3.382    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                 -0.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/trig_pulse_byte1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@2.500ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.015%)  route 0.085ns (28.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.385ns = ( 2.885 - 2.500 ) 
    Source Clock Delay      (SCD):    0.308ns = ( 2.808 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.624     1.960    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.219    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.245 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.563     2.808    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X34Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     2.972 f  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=24, routed)          0.085     3.057    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045     3.102 r  MEM_DIST1/trig_pulse_byte1_i_1/O
                         net (fo=1, routed)           0.000     3.102    MEM_DIST1/trig_pulse_byte1_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.832     2.885    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X35Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/C
                         clock pessimism             -0.065     2.821    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.091     2.912    MEM_DIST1/trig_pulse_byte1_reg
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 PulseGen2/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/output_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.562    -0.602    PulseGen2/clk_out1
    SLICE_X35Y45         FDRE                                         r  PulseGen2/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  PulseGen2/output_set_reg/Q
                         net (fo=2, routed)           0.114    -0.347    PulseGen2/output_set_reg_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.045    -0.302 r  PulseGen2/output_set_i_1/O
                         net (fo=1, routed)           0.000    -0.302    PulseGen2/output_set_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  PulseGen2/output_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.831    -0.840    PulseGen2/clk_out1
    SLICE_X35Y45         FDRE                                         r  PulseGen2/output_set_reg/C
                         clock pessimism              0.238    -0.602    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091    -0.511    PulseGen2/output_set_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PulseGen2/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/s_toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.422%)  route 0.166ns (46.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.601    PulseGen2/clk_out1
    SLICE_X33Y44         FDRE                                         r  PulseGen2/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  PulseGen2/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.166    -0.294    PulseGen2/clk_count_reg[0]
    SLICE_X35Y45         LUT5 (Prop_lut5_I1_O)        0.049    -0.245 r  PulseGen2/s_toggle_i_1/O
                         net (fo=1, routed)           0.000    -0.245    PulseGen2/s_toggle_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  PulseGen2/s_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.831    -0.840    PulseGen2/clk_out1
    SLICE_X35Y45         FDRE                                         r  PulseGen2/s_toggle_reg/C
                         clock pessimism              0.273    -0.567    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107    -0.460    PulseGen2/s_toggle_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 PulseGen2/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/pulse_complete_reg__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.892%)  route 0.166ns (47.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.601    PulseGen2/clk_out1
    SLICE_X33Y44         FDRE                                         r  PulseGen2/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  PulseGen2/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.166    -0.294    PulseGen2/clk_count_reg[0]
    SLICE_X35Y45         LUT5 (Prop_lut5_I3_O)        0.045    -0.249 r  PulseGen2/pulse_complete__0_i_1/O
                         net (fo=1, routed)           0.000    -0.249    PulseGen2/pulse_complete__0_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  PulseGen2/pulse_complete_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.831    -0.840    PulseGen2/clk_out1
    SLICE_X35Y45         FDRE                                         r  PulseGen2/pulse_complete_reg__0/C
                         clock pessimism              0.273    -0.567    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092    -0.475    PulseGen2/pulse_complete_reg__0
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@2.500ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.385ns = ( 2.885 - 2.500 ) 
    Source Clock Delay      (SCD):    0.308ns = ( 2.808 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.624     1.960    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.219    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.245 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.563     2.808    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X34Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     2.972 r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/Q
                         net (fo=2, routed)           0.123     3.095    MEM_DIST1/trig_pulse_byte2
    SLICE_X34Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.832     2.885    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X34Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                         clock pessimism             -0.078     2.808    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.053     2.861    MEM_DIST1/FSM_onehot_s_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            divOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.562    -0.602    clk_out1
    SLICE_X28Y42         FDRE                                         r  count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  count2_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.399    count2_reg[5]
    SLICE_X29Y42         LUT4 (Prop_lut4_I1_O)        0.045    -0.354 r  count2[0]_i_3/O
                         net (fo=2, routed)           0.063    -0.291    count2[0]_i_3_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  divOut_i_1/O
                         net (fo=1, routed)           0.000    -0.246    divOut_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  divOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.832    -0.839    clk_out1
    SLICE_X29Y42         FDRE                                         r  divOut_reg/C
                         clock pessimism              0.250    -0.589    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.091    -0.498    divOut_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@2.500ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.383ns = ( 2.883 - 2.500 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 2.806 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.624     1.960    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.219    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.245 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.561     2.806    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X34Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     2.970 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/Q
                         net (fo=2, routed)           0.175     3.145    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]_0[16]
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.045     3.190 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1/O
                         net (fo=1, routed)           0.000     3.190    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.830     2.883    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X34Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
                         clock pessimism             -0.078     2.806    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.120     2.926    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 PulseGen2/clk_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.562    -0.602    PulseGen2/clk_out1
    SLICE_X34Y45         FDRE                                         r  PulseGen2/clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  PulseGen2/clk_count_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.311    PulseGen2/clk_count_reg[10]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.201 r  PulseGen2/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    PulseGen2/clk_count_reg[8]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  PulseGen2/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.831    -0.840    PulseGen2/clk_out1
    SLICE_X34Y45         FDRE                                         r  PulseGen2/clk_count_reg[10]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134    -0.468    PulseGen2/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@2.500ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        0.498ns  (logic 0.209ns (41.987%)  route 0.289ns (58.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.386ns = ( 2.886 - 2.500 ) 
    Source Clock Delay      (SCD):    0.308ns = ( 2.808 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.624     1.960    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.219    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.245 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.563     2.808    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X34Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     2.972 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=24, routed)          0.170     3.142    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.045     3.187 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           0.118     3.305    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[7]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.833     2.886    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X36Y47         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/C
                         clock pessimism              0.186     3.073    
    SLICE_X36Y47         FDRE (Hold_fdre_C_CE)       -0.039     3.034    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@2.500ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        0.498ns  (logic 0.209ns (41.987%)  route 0.289ns (58.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.386ns = ( 2.886 - 2.500 ) 
    Source Clock Delay      (SCD):    0.308ns = ( 2.808 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.624     1.960    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.219    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.245 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.563     2.808    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X34Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     2.972 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=24, routed)          0.170     3.142    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.045     3.187 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           0.118     3.305    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[7]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.833     2.886    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X36Y47         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
                         clock pessimism              0.186     3.073    
    SLICE_X36Y47         FDRE (Hold_fdre_C_CE)       -0.039     3.034    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    w_MEM_CLK_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X28Y41     count2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X28Y43     count2_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X28Y43     count2_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X28Y41     count2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X28Y41     count2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X28Y41     count2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X28Y42     count2_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y41     count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y41     count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y43     count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y43     count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y43     count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y43     count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y41     count2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y41     count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y41     count2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y41     count2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y41     count2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y41     count2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y43     count2_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y43     count2_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y43     count2_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y43     count2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y41     count2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y41     count2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y41     count2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y41     count2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.533ns  (logic 0.648ns (42.279%)  route 0.885ns (57.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.565     1.572    PulseGen2/clk_out1
    SLICE_X30Y45         FDRE                                         r  PulseGen2/pulse_complete_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.524     2.096 r  PulseGen2/pulse_complete_reg_replica/Q
                         net (fo=2, routed)           0.304     2.400    PulseGen2/pulse_complete_reg_n_0_repN
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124     2.524 f  PulseGen2/done_i_2/O
                         net (fo=1, routed)           0.581     3.105    PulseGen2/done_i_2_n_0
    SLICE_X32Y45         FDCE                                         f  PulseGen2/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.445     3.469    PulseGen2/clk_out1
    SLICE_X32Y45         FDCE                                         r  PulseGen2/done_reg/C
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.224     3.823    
    SLICE_X32Y45         FDCE (Recov_fdce_C_CLR)     -0.405     3.418    PulseGen2/done_reg
  -------------------------------------------------------------------
                         required time                          3.418    
                         arrival time                          -3.105    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/gen_1_pulse_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.380ns  (logic 0.524ns (37.968%)  route 0.856ns (62.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.565     1.572    PulseGen2/clk_out1
    SLICE_X30Y45         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.524     2.096 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=7, routed)           0.856     2.952    PulseGen2/pulse_complete_reg_n_0
    SLICE_X32Y44         FDCE                                         f  PulseGen2/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.445     3.469    PulseGen2/clk_out1
    SLICE_X32Y44         FDCE                                         r  PulseGen2/gen_1_pulse_reg/C
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.224     3.823    
    SLICE_X32Y44         FDCE (Recov_fdce_C_CLR)     -0.405     3.418    PulseGen2/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          3.418    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  0.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 PulseGen2/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.392%)  route 0.447ns (70.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.601    PulseGen2/clk_out1
    SLICE_X32Y45         FDCE                                         r  PulseGen2/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  PulseGen2/done_reg/Q
                         net (fo=7, routed)           0.263    -0.197    PulseGen2/done
    SLICE_X32Y45         LUT5 (Prop_lut5_I2_O)        0.045    -0.152 f  PulseGen2/done_i_2/O
                         net (fo=1, routed)           0.184     0.032    PulseGen2/done_i_2_n_0
    SLICE_X32Y45         FDCE                                         f  PulseGen2/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.832    -0.839    PulseGen2/clk_out1
    SLICE_X32Y45         FDCE                                         r  PulseGen2/done_reg/C
                         clock pessimism              0.238    -0.601    
    SLICE_X32Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.693    PulseGen2/done_reg
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             2.849ns  (arrival time - required time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/gen_1_pulse_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        0.497ns  (logic 0.167ns (33.594%)  route 0.330ns (66.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns = ( 1.899 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563     1.899    PulseGen2/clk_out1
    SLICE_X30Y45         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.167     2.066 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=7, routed)           0.330     2.396    PulseGen2/pulse_complete_reg_n_0
    SLICE_X32Y44         FDCE                                         f  PulseGen2/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.832    -0.839    PulseGen2/clk_out1
    SLICE_X32Y44         FDCE                                         r  PulseGen2/gen_1_pulse_reg/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.224    -0.361    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.453    PulseGen2/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  2.849    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           232 Endpoints
Min Delay           232 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.689ns  (logic 4.577ns (39.162%)  route 7.111ns (60.838%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.568     4.032    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.156 f  EXT_MEM_RW1/FSM_onehot_s_read[4]_i_1/O
                         net (fo=13, routed)          4.544     8.699    gen_io_port_extRam[7].IOBUF_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.989    11.689 r  gen_io_port_extRam[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.689    io_Mem_IO_ext[7]
    U14                                                               r  io_Mem_IO_ext[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.543ns  (logic 4.572ns (39.608%)  route 6.971ns (60.392%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.568     4.032    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.156 f  EXT_MEM_RW1/FSM_onehot_s_read[4]_i_1/O
                         net (fo=13, routed)          4.404     8.559    gen_io_port_extRam[6].IOBUF_inst/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.984    11.543 r  gen_io_port_extRam[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.543    io_Mem_IO_ext[6]
    V14                                                               r  io_Mem_IO_ext[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            o_pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.501ns  (logic 5.100ns (44.347%)  route 6.401ns (55.653%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.398     3.862    IV_SAVER/i_ADC_DnB_IBUF
    SLICE_X29Y43         LUT2 (Prop_lut2_I1_O)        0.124     3.986 r  IV_SAVER/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=16, routed)          4.003     7.989    o_pulse_out_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512    11.501 r  o_pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.501    o_pulse_out
    M3                                                                r  o_pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.397ns  (logic 4.575ns (40.147%)  route 6.821ns (59.853%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.568     4.032    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.156 f  EXT_MEM_RW1/FSM_onehot_s_read[4]_i_1/O
                         net (fo=13, routed)          4.254     8.409    gen_io_port_extRam[5].IOBUF_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.987    11.397 r  gen_io_port_extRam[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.397    io_Mem_IO_ext[5]
    V13                                                               r  io_Mem_IO_ext[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.247ns  (logic 4.576ns (40.686%)  route 6.671ns (59.314%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.568     4.032    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.156 f  EXT_MEM_RW1/FSM_onehot_s_read[4]_i_1/O
                         net (fo=13, routed)          4.104     8.259    gen_io_port_extRam[4].IOBUF_inst/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.988    11.247 r  gen_io_port_extRam[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.247    io_Mem_IO_ext[4]
    U16                                                               r  io_Mem_IO_ext[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.107ns  (logic 4.586ns (41.287%)  route 6.521ns (58.713%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.568     4.032    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.156 f  EXT_MEM_RW1/FSM_onehot_s_read[4]_i_1/O
                         net (fo=13, routed)          3.954     8.109    gen_io_port_extRam[3].IOBUF_inst/T
    U15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.998    11.107 r  gen_io_port_extRam[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.107    io_Mem_IO_ext[3]
    U15                                                               r  io_Mem_IO_ext[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.947ns  (logic 4.576ns (41.799%)  route 6.371ns (58.201%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.568     4.032    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.156 f  EXT_MEM_RW1/FSM_onehot_s_read[4]_i_1/O
                         net (fo=13, routed)          3.804     7.959    gen_io_port_extRam[2].IOBUF_inst/T
    W14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.988    10.947 r  gen_io_port_extRam[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.947    io_Mem_IO_ext[2]
    W14                                                               r  io_Mem_IO_ext[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.938ns  (logic 4.577ns (41.842%)  route 6.362ns (58.158%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.568     4.032    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.156 f  EXT_MEM_RW1/FSM_onehot_s_read[4]_i_1/O
                         net (fo=13, routed)          3.794     7.950    gen_io_port_extRam[0].IOBUF_inst/T
    W15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.989    10.938 r  gen_io_port_extRam[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.938    io_Mem_IO_ext[0]
    W15                                                               r  io_Mem_IO_ext[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.807ns  (logic 4.585ns (42.428%)  route 6.222ns (57.572%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.568     4.032    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.156 f  EXT_MEM_RW1/FSM_onehot_s_read[4]_i_1/O
                         net (fo=13, routed)          3.654     7.810    gen_io_port_extRam[1].IOBUF_inst/T
    W13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.997    10.807 r  gen_io_port_extRam[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.807    io_Mem_IO_ext[1]
    W13                                                               r  io_Mem_IO_ext[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[13]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 4.659ns (57.953%)  route 3.380ns (42.047%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[13]_inst_i_2/G
    SLICE_X44Y44         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  io_COMM_BUS_OBUFT[13]_inst_i_2/Q
                         net (fo=1, routed)           0.861     1.420    io_COMM_BUS_OBUFT[13]_inst_i_2_n_0
    SLICE_X44Y44         LUT1 (Prop_lut1_I0_O)        0.124     1.544 f  io_COMM_BUS_OBUFT[13]_inst_i_1/O
                         net (fo=1, routed)           2.519     4.063    io_COMM_BUS_TRI[13]
    W2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.976     8.039 r  io_COMM_BUS_OBUFT[13]_inst/O
                         net (fo=0)                   0.000     8.039    io_COMM_BUS[13]
    W2                                                                r  io_COMM_BUS[13] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.128ns (64.569%)  route 0.070ns (35.431%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[4]/C
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[4]/Q
                         net (fo=4, routed)           0.070     0.198    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[4]
    SLICE_X31Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.182%)  route 0.158ns (52.818%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[4]/C
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[4]/Q
                         net (fo=3, routed)           0.158     0.299    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[4]
    SLICE_X29Y46         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/C
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/Q
                         net (fo=1, routed)           0.172     0.313    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[2]
    SLICE_X28Y46         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.511%)  route 0.176ns (55.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/Q
                         net (fo=1, routed)           0.176     0.317    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[3]
    SLICE_X31Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.044%)  route 0.194ns (57.956%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/Q
                         net (fo=2, routed)           0.194     0.335    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[3]
    SLICE_X28Y46         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/C
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/Q
                         net (fo=1, routed)           0.200     0.341    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[1]
    SLICE_X31Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/nOE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.128ns (37.412%)  route 0.214ns (62.588%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[4]/C
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[4]/Q
                         net (fo=4, routed)           0.214     0.342    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[4]
    SLICE_X28Y44         FDSE                                         r  EXT_MEM_RW1/nOE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.191ns (55.646%)  route 0.152ns (44.354%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[1]/C
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[1]/Q
                         net (fo=2, routed)           0.152     0.298    IV_SAVER/out[1]
    SLICE_X30Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.343 r  IV_SAVER/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.343    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[1]
    SLICE_X30Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.191ns (55.220%)  route 0.155ns (44.780%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  count_reg[0]/Q
                         net (fo=8, routed)           0.155     0.301    count_reg[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.346 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.346    count[5]_i_1_n_0
    SLICE_X29Y44         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.191ns (55.032%)  route 0.156ns (44.968%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[11]/C
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[11]/Q
                         net (fo=2, routed)           0.156     0.302    IV_SAVER/out[11]
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.045     0.347 r  IV_SAVER/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[11]_i_1/O
                         net (fo=1, routed)           0.000     0.347    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[11]
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.247ns  (logic 3.959ns (42.815%)  route 5.288ns (57.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724     1.730    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.854 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.421    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.517 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.565     4.082    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     4.538 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/Q
                         net (fo=2, routed)           5.288     9.826    o_ADDR_OBUF[14]
    A15                  OBUF (Prop_obuf_I_O)         3.503    13.329 r  o_ADDR_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.329    o_ADDR[14]
    A15                                                               r  o_ADDR[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.078ns  (logic 3.976ns (43.796%)  route 5.102ns (56.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724     1.730    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.854 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.421    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.517 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.565     4.082    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     4.538 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/Q
                         net (fo=2, routed)           5.102     9.641    o_ADDR_OBUF[12]
    A14                  OBUF (Prop_obuf_I_O)         3.520    13.161 r  o_ADDR_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.161    o_ADDR[12]
    A14                                                               r  o_ADDR[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.946ns  (logic 3.981ns (44.500%)  route 4.965ns (55.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724     1.730    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.854 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.421    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.517 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.565     4.082    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     4.538 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/Q
                         net (fo=2, routed)           4.965     9.503    o_ADDR_OBUF[13]
    B15                  OBUF (Prop_obuf_I_O)         3.525    13.028 r  o_ADDR_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.028    o_ADDR[13]
    B15                                                               r  o_ADDR[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.332ns  (logic 3.972ns (47.671%)  route 4.360ns (52.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724     1.730    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.854 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.421    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.517 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.566     4.083    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X36Y47         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     4.539 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/Q
                         net (fo=2, routed)           4.360     8.899    o_ADDR_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.516    12.415 r  o_ADDR_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.415    o_ADDR[7]
    L2                                                                r  o_ADDR[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.199ns  (logic 3.959ns (48.289%)  route 4.240ns (51.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724     1.730    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.854 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.421    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.517 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.565     4.082    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     4.538 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/Q
                         net (fo=2, routed)           4.240     8.778    o_ADDR_OBUF[11]
    J3                   OBUF (Prop_obuf_I_O)         3.503    12.282 r  o_ADDR_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.282    o_ADDR[11]
    J3                                                                r  o_ADDR[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.047ns  (logic 3.977ns (49.428%)  route 4.069ns (50.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724     1.730    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.854 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.421    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.517 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.565     4.082    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     4.538 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/Q
                         net (fo=2, routed)           4.069     8.608    o_ADDR_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.129 r  o_ADDR_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.129    o_ADDR[8]
    L1                                                                r  o_ADDR[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.045ns  (logic 3.967ns (49.313%)  route 4.078ns (50.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724     1.730    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.854 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.421    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.517 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.566     4.083    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X37Y47         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     4.539 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/Q
                         net (fo=2, routed)           4.078     8.617    o_ADDR_OBUF[3]
    M2                   OBUF (Prop_obuf_I_O)         3.511    12.129 r  o_ADDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.129    o_ADDR[3]
    M2                                                                r  o_ADDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.969ns  (logic 3.963ns (49.724%)  route 4.007ns (50.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724     1.730    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.854 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.421    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.517 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.565     4.082    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     4.538 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/Q
                         net (fo=2, routed)           4.007     8.545    o_ADDR_OBUF[9]
    K2                   OBUF (Prop_obuf_I_O)         3.507    12.052 r  o_ADDR_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.052    o_ADDR[9]
    K2                                                                r  o_ADDR[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 3.974ns (50.628%)  route 3.876ns (49.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724     1.730    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.854 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.421    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.517 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.566     4.083    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X36Y47         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     4.539 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/Q
                         net (fo=2, routed)           3.876     8.415    o_ADDR_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518    11.933 r  o_ADDR_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.933    o_ADDR[4]
    P3                                                                r  o_ADDR[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.825ns  (logic 3.965ns (50.671%)  route 3.860ns (49.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724     1.730    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.854 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.421    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.517 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.566     4.083    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X37Y47         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     4.539 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/Q
                         net (fo=2, routed)           3.860     8.399    o_ADDR_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         3.509    11.908 r  o_ADDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.908    o_ADDR[1]
    N2                                                                r  o_ADDR[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PulseGen2/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/ACTIVE_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.964ns  (logic 0.367ns (38.072%)  route 0.597ns (61.928%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.445    -1.531    PulseGen2/clk_out1
    SLICE_X32Y45         FDCE                                         r  PulseGen2/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.367    -1.164 f  PulseGen2/done_reg/Q
                         net (fo=7, routed)           0.597    -0.567    PulseGen2/done
    SLICE_X33Y46         FDCE                                         f  PulseGen2/ACTIVE_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PulseGen2/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PulseGen2/output_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.114ns  (logic 0.367ns (32.952%)  route 0.747ns (67.048%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.445    -1.531    PulseGen2/clk_out1
    SLICE_X32Y45         FDCE                                         r  PulseGen2/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.367    -1.164 f  PulseGen2/done_reg/Q
                         net (fo=7, routed)           0.747    -0.417    PulseGen2/done
    SLICE_X35Y48         FDCE                                         f  PulseGen2/output_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.074ns  (logic 1.399ns (45.517%)  route 1.675ns (54.483%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.562    -0.602    clk_out1
    SLICE_X29Y42         FDRE                                         r  divOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  divOut_reg/Q
                         net (fo=10, routed)          0.215    -0.246    IV_SAVER/divOut
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.045    -0.201 r  IV_SAVER/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=16, routed)          1.460     1.259    o_pulse_out_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     2.472 r  o_pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.472    o_pulse_out
    M3                                                                r  o_pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.624     1.960    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.219    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.245 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.563     2.808    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.128     2.936 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/Q
                         net (fo=1, routed)           0.059     2.995    EXT_MEM_RW1/D[4]
    SLICE_X28Y45         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.624     1.960    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.219    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.245 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.563     2.808    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.128     2.936 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/Q
                         net (fo=1, routed)           0.062     2.998    EXT_MEM_RW1/D[5]
    SLICE_X28Y45         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.624     1.960    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.219    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.245 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.563     2.808    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.128     2.936 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/Q
                         net (fo=1, routed)           0.065     3.000    EXT_MEM_RW1/D[6]
    SLICE_X28Y45         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.624     1.960    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.219    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.245 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.562     2.807    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X32Y42         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDSE (Prop_fdse_C_Q)         0.128     2.935 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/Q
                         net (fo=1, routed)           0.105     3.039    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[1]
    SLICE_X30Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.821%)  route 0.103ns (42.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.624     1.960    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.219    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.245 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.562     2.807    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X32Y42         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDSE (Prop_fdse_C_Q)         0.141     2.948 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/Q
                         net (fo=1, routed)           0.103     3.050    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[6]
    SLICE_X30Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.624     1.960    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.219    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.245 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.563     2.808    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X32Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDSE (Prop_fdse_C_Q)         0.141     2.949 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/Q
                         net (fo=1, routed)           0.103     3.051    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[4]
    SLICE_X30Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.128ns (44.219%)  route 0.161ns (55.781%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.624     1.960    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.219    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.245 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.563     2.808    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X32Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDSE (Prop_fdse_C_Q)         0.128     2.936 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/Q
                         net (fo=1, routed)           0.161     3.097    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[9]
    SLICE_X30Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_XCO (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 1.588ns (29.529%)  route 3.790ns (70.471%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.743ns = ( 3.243 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.868     4.332    PulseGen2/i_ADC_DnB_IBUF
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.456 r  PulseGen2/highByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           0.922     5.378    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]_1[0]
    SLICE_X36Y45         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     3.906 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.154 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.567    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.476 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.572     1.096    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     1.196 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     1.706    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.797 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.445     3.243    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X36Y45         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.588ns (30.318%)  route 3.650ns (69.682%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.743ns = ( 3.243 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.868     4.332    PulseGen2/i_ADC_DnB_IBUF
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.456 r  PulseGen2/highByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           0.782     5.238    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]_1[0]
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     3.906 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.154 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.567    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.476 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.572     1.096    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     1.196 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     1.706    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.797 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.445     3.243    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.588ns (30.318%)  route 3.650ns (69.682%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.743ns = ( 3.243 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.868     4.332    PulseGen2/i_ADC_DnB_IBUF
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.456 r  PulseGen2/highByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           0.782     5.238    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]_1[0]
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     3.906 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.154 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.567    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.476 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.572     1.096    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     1.196 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     1.706    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.797 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.445     3.243    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.588ns (30.318%)  route 3.650ns (69.682%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.743ns = ( 3.243 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.868     4.332    PulseGen2/i_ADC_DnB_IBUF
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.456 r  PulseGen2/highByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           0.782     5.238    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]_1[0]
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     3.906 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.154 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.567    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.476 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.572     1.096    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     1.196 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     1.706    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.797 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.445     3.243    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.588ns (30.318%)  route 3.650ns (69.682%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.743ns = ( 3.243 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.868     4.332    PulseGen2/i_ADC_DnB_IBUF
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.456 r  PulseGen2/highByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           0.782     5.238    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]_1[0]
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     3.906 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.154 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.567    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.476 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.572     1.096    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     1.196 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     1.706    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.797 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.445     3.243    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.129ns  (logic 1.588ns (30.960%)  route 3.541ns (69.040%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns = ( 3.245 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.911     4.375    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124     4.499 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1/O
                         net (fo=7, routed)           0.630     5.129    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     3.906 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.154 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.567    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.476 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.572     1.096    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     1.196 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     1.706    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.797 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.447     3.245    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.129ns  (logic 1.588ns (30.960%)  route 3.541ns (69.040%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns = ( 3.245 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.911     4.375    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124     4.499 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1/O
                         net (fo=7, routed)           0.630     5.129    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     3.906 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.154 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.567    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.476 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.572     1.096    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     1.196 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     1.706    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.797 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.447     3.245    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.129ns  (logic 1.588ns (30.960%)  route 3.541ns (69.040%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns = ( 3.245 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.911     4.375    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124     4.499 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1/O
                         net (fo=7, routed)           0.630     5.129    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     3.906 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.154 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.567    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.476 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.572     1.096    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     1.196 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     1.706    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.797 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.447     3.245    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.129ns  (logic 1.588ns (30.960%)  route 3.541ns (69.040%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns = ( 3.245 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.911     4.375    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124     4.499 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1/O
                         net (fo=7, routed)           0.630     5.129    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     3.906 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.154 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.567    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.476 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.572     1.096    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     1.196 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     1.706    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.797 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.447     3.245    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.129ns  (logic 1.588ns (30.960%)  route 3.541ns (69.040%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns = ( 3.245 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=57, routed)          2.911     4.375    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124     4.499 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1/O
                         net (fo=7, routed)           0.630     5.129    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     3.906 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.154 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.567    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.476 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.572     1.096    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     1.196 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     1.706    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.797 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          1.447     3.245    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.133ns (49.017%)  route 0.138ns (50.983%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  count_reg[1]/Q
                         net (fo=7, routed)           0.138     0.271    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]_0[1]
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.833     2.886    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C

Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.146ns (52.871%)  route 0.130ns (47.129%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  count_reg[6]/Q
                         net (fo=3, routed)           0.130     0.276    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]_0[6]
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.833     2.886    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.133ns (46.529%)  route 0.153ns (53.471%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  count_reg[4]/Q
                         net (fo=5, routed)           0.153     0.286    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]_0[4]
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.833     2.886    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.133ns (43.930%)  route 0.170ns (56.070%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  count_reg[3]/Q
                         net (fo=6, routed)           0.170     0.303    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]_0[3]
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.833     2.886    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.881%)  route 0.204ns (59.119%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/Q
                         net (fo=2, routed)           0.204     0.345    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_1[1]
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.832     2.885    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.872%)  route 0.204ns (59.128%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[0]/C
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[0]/Q
                         net (fo=2, routed)           0.204     0.345    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_1[0]
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.832     2.885    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/C

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.146ns (39.975%)  route 0.219ns (60.025%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  count_reg[2]/Q
                         net (fo=7, routed)           0.219     0.365    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]_0[2]
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.833     2.886    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X29Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.562%)  route 0.225ns (61.438%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/C
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/Q
                         net (fo=2, routed)           0.225     0.366    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_1[2]
    SLICE_X36Y45         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.832     2.885    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X36Y45         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.716%)  route 0.252ns (66.284%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[4]/C
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  EXT_MEM_RW1/SampleByteFromRam_reg[4]/Q
                         net (fo=2, routed)           0.252     0.380    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_1[4]
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.832     2.885    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.781%)  route 0.242ns (63.219%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/C
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/Q
                         net (fo=2, routed)           0.242     0.383    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_1[3]
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     2.932 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.412    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     0.267 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.800    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.829 f  PLL_1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.902     1.731    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.787 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.025    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.054 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=48, routed)          0.832     2.885    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C





