# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do key_filter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work rtl_work 
# Copying C:/modeltech64_2020.4/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/key_filter/rtl {D:/git-repository/fpga_training/key_filter/rtl/key_filter_v2.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:35:16 on Aug 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/key_filter/rtl" D:/git-repository/fpga_training/key_filter/rtl/key_filter_v2.v 
# -- Compiling module key_filter_v2
# 
# Top level modules:
# 	key_filter_v2
# End time: 15:35:16 on Aug 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/key_filter/prj/../sim {D:/git-repository/fpga_training/key_filter/prj/../sim/key_filter_v2_tb.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:35:16 on Aug 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/key_filter/prj/../sim" D:/git-repository/fpga_training/key_filter/prj/../sim/key_filter_v2_tb.v 
# -- Compiling module key_filter_v2_tb
# 
# Top level modules:
# 	key_filter_v2_tb
# End time: 15:35:16 on Aug 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  key_filter_v2_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" key_filter_v2_tb 
# Start time: 15:35:16 on Aug 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/key_filter/prj/../sim/key_filter_v2_tb.v(1): (vopt-2669) Unable to find library 'altera_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/key_filter/prj/../sim/key_filter_v2_tb.v(1): (vopt-2669) Unable to find library 'lpm_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/key_filter/prj/../sim/key_filter_v2_tb.v(1): (vopt-2669) Unable to find library 'sgate_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/key_filter/prj/../sim/key_filter_v2_tb.v(1): (vopt-2669) Unable to find library 'altera_mf_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/key_filter/prj/../sim/key_filter_v2_tb.v(1): (vopt-2669) Unable to find library 'altera_lnsim_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/key_filter/prj/../sim/key_filter_v2_tb.v(1): (vopt-2669) Unable to find library 'cycloneive_ver'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=18, Warnings=6.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./key_filter_run_msim_rtl_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/key_filter/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/key_filter/sim/key_filter_v2_tb.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:35:26 on Aug 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/key_filter/prj/../sim" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/key_filter/sim/key_filter_v2_tb.v 
# -- Compiling module key_filter_v2_tb
# 
# Top level modules:
# 	key_filter_v2_tb
# End time: 15:35:26 on Aug 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/key_filter/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/key_filter/rtl/key_filter_v2.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:35:28 on Aug 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/key_filter/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/key_filter/rtl/key_filter_v2.v 
# -- Compiling module key_filter_v2
# 
# Top level modules:
# 	key_filter_v2
# End time: 15:35:28 on Aug 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.key_filter_v2_tb
# vsim -voptargs="+acc" work.key_filter_v2_tb 
# Start time: 15:35:16 on Aug 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.key_filter_v2_tb(fast)
# Loading work.key_filter_v2(fast)
add wave -position end  sim:/key_filter_v2_tb/sys_clk
add wave -position end  sim:/key_filter_v2_tb/sys_rst_n
add wave -position end  sim:/key_filter_v2_tb/key_in
add wave -position end  sim:/key_filter_v2_tb/key_out
run
# ** Note: $stop    : D:/git-repository/fpga_training/key_filter/sim/key_filter_v2_tb.v(46)
#    Time: 1360100 ps  Iteration: 0  Instance: /key_filter_v2_tb
# Break in Module key_filter_v2_tb at D:/git-repository/fpga_training/key_filter/sim/key_filter_v2_tb.v line 46
# End time: 16:59:16 on Aug 12,2024, Elapsed time: 1:24:00
# Errors: 18, Warnings: 6
