Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 14271b0e3f3646689cddee8182d794c3 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L axi_utils_v2_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_data_tdata' [C:/Xilinx/FIR_blog/FIR_blog.srcs/sources_1/new/dds.v:32]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_data_tdata' [C:/Xilinx/FIR_blog/FIR_blog.srcs/sources_1/new/dds.v:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'b' [C:/Xilinx/FIR_blog/FIR_blog.srcs/sources_1/new/fir_contral.v:84]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'b' [C:/Xilinx/FIR_blog/FIR_blog.srcs/sources_1/new/fir_contral.v:90]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'b' [C:/Xilinx/FIR_blog/FIR_blog.srcs/sources_1/new/fir_contral.v:96]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'b' [C:/Xilinx/FIR_blog/FIR_blog.srcs/sources_1/new/fir_contral.v:102]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'b' [C:/Xilinx/FIR_blog/FIR_blog.srcs/sources_1/new/fir_contral.v:108]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'b' [C:/Xilinx/FIR_blog/FIR_blog.srcs/sources_1/new/fir_contral.v:114]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'b' [C:/Xilinx/FIR_blog/FIR_blog.srcs/sources_1/new/fir_contral.v:120]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'b' [C:/Xilinx/FIR_blog/FIR_blog.srcs/sources_1/new/fir_contral.v:126]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
