Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 91ecd7dad0644d1f975b4990c811c541 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart2_behav xil_defaultlib.tb_uart2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.buadrate_generator
Compiling module xil_defaultlib.transmit
Compiling module xil_defaultlib.UART_2
Compiling module xil_defaultlib.tb_uart2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart2_behav
