#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Jun 19 19:05:44 2022
# Process ID: 11608
# Current directory: C:/Users/22253/Desktop/huibian/project_multi2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14260 C:\Users\22253\Desktop\huibian\project_multi2\project_multi2.xpr
# Log file: C:/Users/22253/Desktop/huibian/project_multi2/vivado.log
# Journal file: C:/Users/22253/Desktop/huibian/project_multi2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Jun 19 19:07:51 2022] Launched synth_1...
Run output will be captured here: C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/ImmProcess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmProcess
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/InstAndDataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstAndDataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/InstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/RegTemp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegTemp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sim_1/imports/multi-cycle/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 97f7371d7e1b462989b4f35fe6a5b6bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstAndDataMemory
Compiling module xil_defaultlib.InstReg
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegTemp
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmProcess
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MultiCycleCPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.sim/sim_1/behav/xsim/xsim.dir/test_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 19 19:09:56 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 868.406 ; gain = 0.000
add_wave {{/test_cpu/MultiCycleCPU_1/reg1/RF_data[2]}} 
add_wave {{/test_cpu/MultiCycleCPU_1/reg1/RF_data[4]}} 
run 30 us
save_wave_config {C:/Users/22253/Desktop/huibian/project_multi2/test_cpu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 19 19:11:22 2022...
