==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 201.383 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-812] 'buck_hil.h' file not found (src/HLS/dab.cpp:1:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.23 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.83 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 232.090 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.49 seconds. CPU system time: 0.96 seconds. Elapsed time: 7.49 seconds; current allocated memory: 232.570 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,571 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 947 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<1>, 2ul>::_S_ref(ap_int<1> const (&) [2], unsigned long)' into 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<1>)' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.67 seconds; current allocated memory: 234.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.250 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.539 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 259.312 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 260.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 261.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 261.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 261.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_30ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 262.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 265.082 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 268.977 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 277.785 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 1.53 seconds. Elapsed time: 17.26 seconds; current allocated memory: 45.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 24.25 seconds. CPU system time: 3.5 seconds. Elapsed time: 29.58 seconds; current allocated memory: 11.082 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.97 seconds. CPU system time: 0.89 seconds. Elapsed time: 15.89 seconds; current allocated memory: 6.250 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: set_directive_interface dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 201.637 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-5519] The 'mode' option of the 'HLS interface' pragma is either missing or set to incorrect position. Pls guarantee to put it following closely INTERFACE. (/home/dvd/dab_hls/solution1/directives.tcl:8:9)
WARNING: [HLS 207-4899] implicit conversion from 'int' to 'signed __attribute__((bitwidth(1))) ' changes value from 1 to -1 (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:347:21)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<1, 1, true, AP_TRN, AP_WRAP, 0>::overflow_adjust' requested here (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:905:7)
INFO: [HLS 207-4235] in instantiation of function template specialization 'ap_fixed_base<1, 1, true, AP_TRN, AP_WRAP, 0>::operator=<32, 32, true, AP_TRN, AP_WRAP, 0>' requested here (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:532:171)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<1, 1, true, AP_TRN, AP_WRAP, 0>::ap_fixed_base' requested here (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:420:43)
INFO: [HLS 207-4235] in instantiation of function template specialization 'ap_fixed_base<1, 1, true, AP_TRN, AP_WRAP, 0>::ap_fixed_base<1, true>' requested here (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2462:398)
INFO: [HLS 207-4235] in instantiation of function template specialization 'operator*<65, 25, true, AP_TRN, AP_WRAP, 0, 1, true>' requested here (src/HLS/dab.cpp:71:19)
WARNING: [HLS 207-4899] implicit conversion from 'int' to 'signed __attribute__((bitwidth(1))) ' changes value from 1 to -1 (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:351:21)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.69 seconds. CPU system time: 1.17 seconds. Elapsed time: 7.96 seconds; current allocated memory: 0.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.76 seconds. CPU system time: 0.94 seconds. Elapsed time: 7.79 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,575 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 951 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<1>, 2ul>::_S_ref(ap_int<1> const (&) [2], unsigned long)' into 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<1>)' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.86 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.81 seconds; current allocated memory: 235.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.035 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.156 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 259.934 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 260.645 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 262.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 262.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 262.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 262.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_30ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 263.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 265.879 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 269.809 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 279.180 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.27 seconds. CPU system time: 1.62 seconds. Elapsed time: 17.37 seconds; current allocated memory: 47.047 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.94 seconds. CPU system time: 1.14 seconds. Elapsed time: 17.7 seconds; current allocated memory: 6.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.38 seconds. CPU system time: 0.81 seconds. Elapsed time: 7.32 seconds; current allocated memory: 232.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,572 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 948 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<1>, 2ul>::_S_ref(ap_int<1> const (&) [2], unsigned long)' into 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<1>)' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.46 seconds. Elapsed time: 7.73 seconds; current allocated memory: 234.953 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.785 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.082 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 259.875 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 260.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 262.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 262.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 262.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 262.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_30ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 263.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 265.609 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 269.539 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 278.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.83 seconds. CPU system time: 1.39 seconds. Elapsed time: 16.84 seconds; current allocated memory: 46.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.22 seconds. CPU system time: 1.1 seconds. Elapsed time: 16.31 seconds; current allocated memory: 6.242 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with II of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 201.621 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.09 seconds. CPU system time: 0.9 seconds. Elapsed time: 8.33 seconds; current allocated memory: 202.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,572 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 948 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<1>, 2ul>::_S_ref(ap_int<1> const (&) [2], unsigned long)' into 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<1>)' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.51 seconds. Elapsed time: 7.96 seconds; current allocated memory: 204.355 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.355 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 205.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 206.523 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 229.312 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 230.027 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 231.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 231.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 231.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 231.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_30ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 235.020 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 238.961 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 248.379 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.83 seconds. CPU system time: 1.57 seconds. Elapsed time: 18.34 seconds; current allocated memory: 46.988 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with II of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 201.625 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.83 seconds. CPU system time: 0.72 seconds. Elapsed time: 9.08 seconds; current allocated memory: 202.262 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,571 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 947 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<1>, 2ul>::_S_ref(ap_int<1> const (&) [2], unsigned long)' into 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<1>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<1>)' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.96 seconds; current allocated memory: 204.297 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.297 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 205.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 206.453 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 229.242 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 229.934 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 231.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 231.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 231.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 231.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_30ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 232.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 234.953 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 238.918 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 248.348 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.47 seconds. CPU system time: 1.28 seconds. Elapsed time: 20.03 seconds; current allocated memory: 46.953 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 28.18 seconds. CPU system time: 3.15 seconds. Elapsed time: 38.14 seconds; current allocated memory: 15.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 26.97 seconds. CPU system time: 2.94 seconds. Elapsed time: 41.87 seconds; current allocated memory: 15.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 23.07 seconds. CPU system time: 2.4 seconds. Elapsed time: 26.38 seconds; current allocated memory: 15.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 22.89 seconds. CPU system time: 2.42 seconds. Elapsed time: 25.58 seconds; current allocated memory: 15.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 23.75 seconds. CPU system time: 2.55 seconds. Elapsed time: 27.78 seconds; current allocated memory: 15.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 14.61 seconds. CPU system time: 1.94 seconds. Elapsed time: 16.78 seconds; current allocated memory: 15.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 25.08 seconds. CPU system time: 3.13 seconds. Elapsed time: 28.22 seconds; current allocated memory: 15.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 23.05 seconds. CPU system time: 2.13 seconds. Elapsed time: 25.66 seconds; current allocated memory: 15.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 23.14 seconds. CPU system time: 2.34 seconds. Elapsed time: 25.89 seconds; current allocated memory: 15.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 23.03 seconds. CPU system time: 2.32 seconds. Elapsed time: 25.69 seconds; current allocated memory: 15.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 204.594 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.22 seconds. CPU system time: 0.86 seconds. Elapsed time: 8.26 seconds; current allocated memory: 205.301 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,577 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,085 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<6>, 2ul>::_S_ref(ap_int<6> const (&) [2], unsigned long)' into 'std::array<ap_int<6>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<6>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<6>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<6>)' into 'dab_step(ap_int<6>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<6>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<6>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<6>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.98 seconds; current allocated memory: 207.316 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.203 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 209.578 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:62:26) to (src/HLS/dab.cpp:105:5) in function 'DabSolver::go_next_state'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 232.484 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 235.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 237.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 237.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 237.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 237.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_2s_63_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_2s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_30ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 238.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 241.570 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 245.477 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 255.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.08 seconds. CPU system time: 1.45 seconds. Elapsed time: 18.15 seconds; current allocated memory: 50.637 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 26.56 seconds. CPU system time: 2.93 seconds. Elapsed time: 30.49 seconds; current allocated memory: 10.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.84 seconds. CPU system time: 0.77 seconds. Elapsed time: 7.75 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,577 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,085 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<2>, 2ul>::_S_ref(ap_int<2> const (&) [2], unsigned long)' into 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<2>)' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.52 seconds. Elapsed time: 7.89 seconds; current allocated memory: 235.012 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.012 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.289 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:62:26) to (src/HLS/dab.cpp:105:5) in function 'DabSolver::go_next_state'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 260.191 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 263.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 263.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 263.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 263.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_2s_63_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_2s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_30ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 264.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 267.406 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 271.684 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 280.836 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.54 seconds. CPU system time: 1.4 seconds. Elapsed time: 17.58 seconds; current allocated memory: 48.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 23.18 seconds. CPU system time: 2.41 seconds. Elapsed time: 25.86 seconds; current allocated memory: 10.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 23.11 seconds. CPU system time: 2.3 seconds. Elapsed time: 25.87 seconds; current allocated memory: 15.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.18 seconds. CPU system time: 0.87 seconds. Elapsed time: 16.23 seconds; current allocated memory: 6.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.48 seconds. CPU system time: 0.69 seconds. Elapsed time: 7.37 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,086 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<2>, 2ul>::_S_ref(ap_int<2> const (&) [2], unsigned long)' into 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<2>)' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.46 seconds. Elapsed time: 7.75 seconds; current allocated memory: 235.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.027 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.277 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:62:26) to (src/HLS/dab.cpp:105:5) in function 'DabSolver::go_next_state'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 260.145 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 263.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 263.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 263.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 263.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_2s_63_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_2s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_30ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 264.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 267.387 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 271.242 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 280.605 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.07 seconds. CPU system time: 1.3 seconds. Elapsed time: 17.15 seconds; current allocated memory: 48.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.98 seconds. CPU system time: 0.68 seconds. Elapsed time: 15.88 seconds; current allocated memory: 6.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: cosim_design 
ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with II of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0.32 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.29 seconds; current allocated memory: 2.906 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.11 seconds. CPU system time: 2 seconds. Elapsed time: 44.01 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,577 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,085 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<2>, 2ul>::_S_ref(ap_int<2> const (&) [2], unsigned long)' into 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<2>)' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.98 seconds. CPU system time: 1.43 seconds. Elapsed time: 15.99 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 235.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 237.277 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:62:26) to (src/HLS/dab.cpp:105:5) in function 'DabSolver::go_next_state'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 260.164 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 261.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 263.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 263.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 263.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 263.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_2s_63_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_2s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_30ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 264.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.87 seconds; current allocated memory: 267.457 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.84 seconds; current allocated memory: 271.344 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.56 seconds; current allocated memory: 280.867 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.7 seconds. CPU system time: 3.8 seconds. Elapsed time: 72.22 seconds; current allocated memory: 48.812 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 33.69 seconds. CPU system time: 6.99 seconds. Elapsed time: 137.69 seconds; current allocated memory: 15.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 34.11 seconds. CPU system time: 5.42 seconds. Elapsed time: 105.98 seconds; current allocated memory: 15.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 36.05 seconds. CPU system time: 6.19 seconds. Elapsed time: 102.52 seconds; current allocated memory: 15.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.320 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.2 seconds. CPU system time: 1.25 seconds. Elapsed time: 8.93 seconds; current allocated memory: 233.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,086 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<2>, 2ul>::_S_ref(ap_int<2> const (&) [2], unsigned long)' into 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<2>)' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.77 seconds. Elapsed time: 8.36 seconds; current allocated memory: 235.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 235.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 237.320 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:62:26) to (src/HLS/dab.cpp:105:5) in function 'DabSolver::go_next_state'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 260.168 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 263.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 263.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 263.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 263.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_2s_63_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_2s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_30ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 264.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 267.457 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 271.336 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 280.848 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.38 seconds. CPU system time: 2.15 seconds. Elapsed time: 19.73 seconds; current allocated memory: 48.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.26 seconds. CPU system time: 1.19 seconds. Elapsed time: 23.18 seconds; current allocated memory: 6.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: cosim_design 
ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with II of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.15 seconds. CPU system time: 2.3 seconds. Elapsed time: 10.64 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,086 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<2>, 2ul>::_S_ref(ap_int<2> const (&) [2], unsigned long)' into 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<2>)' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 1.49 seconds. Elapsed time: 8.89 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.320 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:62:26) to (src/HLS/dab.cpp:105:5) in function 'DabSolver::go_next_state'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 260.188 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.54 seconds; current allocated memory: 263.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.4 seconds; current allocated memory: 263.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 263.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 263.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_30ns_133_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_2s_63_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_2s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_30ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_26ns_102_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_28ns_104_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 264.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.46 seconds; current allocated memory: 267.414 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 271.309 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 280.820 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.4 seconds. CPU system time: 4.29 seconds. Elapsed time: 22.3 seconds; current allocated memory: 48.766 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: cosim_design 
ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with II of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.77 seconds. CPU system time: 1.44 seconds. Elapsed time: 10.39 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,577 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,085 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<2>, 2ul>::_S_ref(ap_int<2> const (&) [2], unsigned long)' into 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<2>)' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.62 seconds. Elapsed time: 8.14 seconds; current allocated memory: 235.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.273 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:62:26) to (src/HLS/dab.cpp:105:5) in function 'DabSolver::go_next_state'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 260.160 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 263.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 263.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 263.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 263.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_30ns_133_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_2s_63_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_2s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_30ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_26ns_102_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_28ns_104_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 264.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 267.391 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 271.273 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 280.820 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.53 seconds. CPU system time: 2.22 seconds. Elapsed time: 21.34 seconds; current allocated memory: 48.766 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 29.21 seconds. CPU system time: 4.86 seconds. Elapsed time: 34.89 seconds; current allocated memory: 15.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.26 seconds. CPU system time: 0.92 seconds. Elapsed time: 9.32 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,577 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,085 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<2>, 2ul>::_S_ref(ap_int<2> const (&) [2], unsigned long)' into 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<2>)' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.89 seconds. CPU system time: 0.49 seconds. Elapsed time: 7.74 seconds; current allocated memory: 234.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.273 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:62:26) to (src/HLS/dab.cpp:105:5) in function 'DabSolver::go_next_state'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 260.164 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 263.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 263.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 263.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 263.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_2s_63_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_2s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_30ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 264.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 267.461 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 271.344 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 280.871 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.98 seconds. CPU system time: 1.53 seconds. Elapsed time: 19.09 seconds; current allocated memory: 48.812 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.37 seconds. CPU system time: 1.3 seconds. Elapsed time: 8.76 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,577 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,085 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<2>, 2ul>::_S_ref(ap_int<2> const (&) [2], unsigned long)' into 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<2>)' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 1.07 seconds. Elapsed time: 8.33 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.914 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.289 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:62:26) to (src/HLS/dab.cpp:105:5) in function 'DabSolver::go_next_state'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 260.180 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 261.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 263.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.38 seconds; current allocated memory: 263.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 263.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 263.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_2s_63_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_2s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 264.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.31 seconds; current allocated memory: 267.426 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.37 seconds; current allocated memory: 271.664 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.4 seconds; current allocated memory: 280.855 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.29 seconds. CPU system time: 2.88 seconds. Elapsed time: 19.6 seconds; current allocated memory: 48.797 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 29.24 seconds. CPU system time: 6.57 seconds. Elapsed time: 36.13 seconds; current allocated memory: 15.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.96 seconds. CPU system time: 2.65 seconds. Elapsed time: 32.93 seconds; current allocated memory: 6.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.02 seconds. CPU system time: 1.05 seconds. Elapsed time: 11.19 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,086 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<2>, 2ul>::_S_ref(ap_int<2> const (&) [2], unsigned long)' into 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<2>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_lut()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::setDuty(ap_int<2>)' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_step(ap_int<2>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.83 seconds. CPU system time: 0.78 seconds. Elapsed time: 8.66 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 235.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.277 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kJ' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.kE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:62:26) to (src/HLS/dab.cpp:105:5) in function 'DabSolver::go_next_state'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'DabSolver::go_next_state' (src/HLS/dab.cpp:49:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 260.141 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 261.160 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_step' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 263.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 263.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 263.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 263.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_kJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_2s_63_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_2s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 264.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/duty' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_step/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_step' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_duty' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 267.379 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_step_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 271.246 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.37 seconds; current allocated memory: 280.582 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_step.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_step.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.44 seconds. CPU system time: 2.06 seconds. Elapsed time: 22.75 seconds; current allocated memory: 48.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21.49 seconds. CPU system time: 1.2 seconds. Elapsed time: 31.09 seconds; current allocated memory: 6.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-3801] unknown type name 'ctrl_t' (src/HLS/dab.cpp:19:5)
ERROR: [HLS 207-3801] unknown type name 'ctrl_t' (src/HLS/dab.cpp:20:5)
ERROR: [HLS 207-3801] unknown type name 'ctrl_t' (src/HLS/dab.cpp:35:18)
ERROR: [HLS 207-3801] unknown type name 'ctrl_t' (src/HLS/dab.cpp:35:29)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.11 seconds. CPU system time: 0.6 seconds. Elapsed time: 2.76 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-2359] conditional expression is ambiguous; 'ap_fixed<64, 24>' can be converted to 'ap_fixed<65 aka 65, 25 aka 25>' and vice versa (src/HLS/dab.cpp:75:22)
ERROR: [HLS 207-2359] conditional expression is ambiguous; 'ap_fixed<64, 24>' can be converted to 'ap_fixed<65 aka 65, 25 aka 25>' and vice versa (src/HLS/dab.cpp:76:22)
ERROR: [HLS 207-2359] conditional expression is ambiguous; 'ap_fixed<64, 24>' can be converted to 'ap_fixed<65 aka 65, 25 aka 25>' and vice versa (src/HLS/dab.cpp:77:22)
ERROR: [HLS 207-2359] conditional expression is ambiguous; 'ap_fixed<64, 24>' can be converted to 'ap_fixed<65 aka 65, 25 aka 25>' and vice versa (src/HLS/dab.cpp:78:22)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.88 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.46 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-2359] conditional expression is ambiguous; 'ap_fixed<64, 24>' can be converted to 'ap_fixed<96 aka 96, 56 aka 56>' and vice versa (src/HLS/dab.cpp:75:22)
ERROR: [HLS 207-2359] conditional expression is ambiguous; 'ap_fixed<64, 24>' can be converted to 'ap_fixed<65 aka 65, 25 aka 25>' and vice versa (src/HLS/dab.cpp:76:22)
ERROR: [HLS 207-2359] conditional expression is ambiguous; 'ap_fixed<64, 24>' can be converted to 'ap_fixed<65 aka 65, 25 aka 25>' and vice versa (src/HLS/dab.cpp:77:22)
ERROR: [HLS 207-2359] conditional expression is ambiguous; 'ap_fixed<64, 24>' can be converted to 'ap_fixed<65 aka 65, 25 aka 25>' and vice versa (src/HLS/dab.cpp:78:22)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.82 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.27 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '*' is ambiguous (with operand types 'typename ap_fixed_base<64, 24, true>::RType<(_AP_SIZE_int), (_AP_SIZE_int), (true)>::mult' (aka 'ap_fixed<96, 56>') and 'double') (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4372] candidate function [with _AP_W = 96, _AP_I = 56, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2372:1817)
INFO: [HLS 207-4372] candidate function [with _AP_W = 96, _AP_I = 56, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2373:1898)
INFO: [HLS 207-4372] candidate function [with _AP_W = 96, _AP_I = 56, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2374:1836)
INFO: [HLS 207-4372] candidate function [with _AP_W = 96, _AP_I = 56, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2375:1853)
INFO: [HLS 207-4372] candidate function [with _AP_W = 96, _AP_I = 56, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2376:2046)
INFO: [HLS 207-4372] candidate function [with _AP_W = 96, _AP_I = 56, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2377:2091)
INFO: [HLS 207-4372] candidate function [with _AP_W = 96, _AP_I = 56, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2378:2002)
INFO: [HLS 207-4372] candidate function [with _AP_W = 96, _AP_I = 56, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2379:2047)
INFO: [HLS 207-4372] candidate function [with _AP_W = 96, _AP_I = 56, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2380:2024)
INFO: [HLS 207-4372] candidate function [with _AP_W = 96, _AP_I = 56, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2381:2069)
INFO: [HLS 207-4372] candidate function [with _AP_W = 96, _AP_I = 56, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2382:2112)
INFO: [HLS 207-4372] candidate function [with _AP_W = 96, _AP_I = 56, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2383:2121)
INFO: [HLS 207-4370] built-in candidate operator*(float, double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(double, double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long double, double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(int, double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long, double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long long, double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(float, float) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(float, long double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(float, __float128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(float, int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(float, long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(float, long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(float, __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(double, float) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(double, long double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(double, __float128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(double, int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(double, long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(double, long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(double, __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long double, float) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long double, __float128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long double, int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long double, __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, float) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, __float128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(int, float) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(int, long double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(int, __float128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(int, int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(int, long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(int, long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(int, __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long, float) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long, long double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long, __float128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long, int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long, long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long, long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long, __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long long, float) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long long, __float128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long long, int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long long, __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, float) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, __float128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, float) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, __float128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, float) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, __float128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, float) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, long double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, __float128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, unsigned int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, unsigned long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, unsigned long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, unsigned __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, float) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, long double) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, __float128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, __int128) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, unsigned int) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, unsigned long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, unsigned long long) (src/HLS/dab.cpp:57:52)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, unsigned __int128) (src/HLS/dab.cpp:57:52)
ERROR: [HLS 207-3325] use of overloaded operator '-' is ambiguous (with operand types 'data_t' (aka 'ap_fixed<64, 24>') and 'double') (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2372:1028)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2373:1073)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2374:1037)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2375:1046)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2376:1155)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2377:1178)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2378:1131)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2379:1154)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2380:1143)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2381:1166)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2382:1191)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/home/dvd/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:2383:1196)
INFO: [HLS 207-4370] built-in candidate operator-(float, double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, float) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, long double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, __float128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, unsigned int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, unsigned long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, unsigned long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, unsigned __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, float) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, long double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, __float128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, unsigned int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, unsigned long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, unsigned long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, unsigned __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, float) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, long double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, __float128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, unsigned int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, unsigned long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, unsigned long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, unsigned __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, float) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, long double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, __float128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, unsigned int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, unsigned long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, unsigned long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, unsigned __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, float) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, long double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, __float128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, unsigned int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, unsigned long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, unsigned long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, unsigned __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, float) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, long double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, __float128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, unsigned int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, unsigned long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, unsigned long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, unsigned __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, float) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, long double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, __float128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, unsigned int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, unsigned long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, unsigned long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, unsigned __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, float) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, long double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, __float128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, unsigned int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, unsigned long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, unsigned long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, unsigned __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, float) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, long double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, __float128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, unsigned int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, unsigned long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, unsigned long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, unsigned __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, float) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, long double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, __float128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, unsigned int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, unsigned long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, unsigned long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, unsigned __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, float) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, long double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, __float128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, unsigned int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, unsigned long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, unsigned long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, unsigned __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, float) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, long double) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, __float128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, __int128) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, unsigned int) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, unsigned long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, unsigned long long) (src/HLS/dab.cpp:69:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, unsigned __int128) (src/HLS/dab.cpp:69:49)
ERROR: [HLS 207-3325] use of overloaded operator '-' is ambiguous (with operand types 'data_t' (aka 'ap_fixed<64, 24>') and 'double') (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, float) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, long double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, __float128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, unsigned int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, unsigned long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, unsigned long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(float, unsigned __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, float) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, long double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, __float128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, unsigned int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, unsigned long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, unsigned long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(double, unsigned __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, float) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, long double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, __float128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, unsigned int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, unsigned long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, unsigned long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long double, unsigned __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, float) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, long double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, __float128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, unsigned int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, unsigned long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, unsigned long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, unsigned __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, float) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, long double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, __float128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, unsigned int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, unsigned long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, unsigned long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(int, unsigned __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, float) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, long double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, __float128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, unsigned int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, unsigned long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, unsigned long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long, unsigned __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, float) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, long double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, __float128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, unsigned int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, unsigned long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, unsigned long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(long long, unsigned __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, float) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, long double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, __float128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, unsigned int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, unsigned long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, unsigned long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, unsigned __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, float) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, long double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, __float128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, unsigned int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, unsigned long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, unsigned long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, unsigned __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, float) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, long double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, __float128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, unsigned int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, unsigned long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, unsigned long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, unsigned __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, float) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, long double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, __float128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, unsigned int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, unsigned long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, unsigned long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, unsigned __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, float) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, long double) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, __float128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, unsigned int) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, unsigned long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, unsigned long long) (src/HLS/dab.cpp:70:49)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, unsigned __int128) (src/HLS/dab.cpp:70:49)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.43 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.06 seconds; current allocated memory: 5.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_step dab_step 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (/home/dvd/dab_hls/solution1/directives.tcl:7)
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (/home/dvd/dab_hls/solution1/csynth.tcl:18)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.69 seconds. CPU system time: 0.95 seconds. Elapsed time: 10.76 seconds; current allocated memory: 232.996 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'dab_step'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.65 seconds. CPU system time: 1.27 seconds. Elapsed time: 14.07 seconds; current allocated memory: 0.863 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 201.637 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.64 seconds. CPU system time: 1.68 seconds. Elapsed time: 16.98 seconds; current allocated memory: 202.266 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,059 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 969 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.93 seconds. CPU system time: 0.72 seconds. Elapsed time: 8.72 seconds; current allocated memory: 204.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 204.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 205.473 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 227.773 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 228.473 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 230.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 230.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 230.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 230.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 231.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 234.277 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 238.207 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.46 seconds; current allocated memory: 247.520 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.49 seconds. CPU system time: 2.57 seconds. Elapsed time: 29.14 seconds; current allocated memory: 46.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.94 seconds. CPU system time: 1.66 seconds. Elapsed time: 11.7 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,058 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 968 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.67 seconds. CPU system time: 0.62 seconds. Elapsed time: 8.46 seconds; current allocated memory: 234.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 235.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.195 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 258.469 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 259.145 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 261.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 261.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 261.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 261.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 262.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 264.934 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 268.875 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.47 seconds; current allocated memory: 278.215 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.32 seconds. CPU system time: 2.47 seconds. Elapsed time: 23.18 seconds; current allocated memory: 46.090 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 21.86 seconds. CPU system time: 2.15 seconds. Elapsed time: 24.15 seconds; current allocated memory: 10.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.75 seconds. CPU system time: 1.03 seconds. Elapsed time: 10.79 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,058 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 968 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.64 seconds. Elapsed time: 8.4 seconds; current allocated memory: 235.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.191 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.496 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 259.176 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 261.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 261.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 261.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 261.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 262.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 265.031 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 268.957 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 278.480 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.96 seconds. CPU system time: 1.9 seconds. Elapsed time: 22 seconds; current allocated memory: 46.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 39.99 seconds. CPU system time: 5.39 seconds. Elapsed time: 44.57 seconds; current allocated memory: 10.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.82 seconds. CPU system time: 1.02 seconds. Elapsed time: 10.9 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,059 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 969 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.63 seconds. CPU system time: 0.67 seconds. Elapsed time: 8.44 seconds; current allocated memory: 235.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.246 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 258.539 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 259.242 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'go_next_state'.
WARNING: [HLS 200-880] The II Violation in module 'go_next_state' (function 'go_next_state'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln57', src/HLS/dab.cpp:57->src/HLS/dab.cpp:106) of variable 'trunc_ln2', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'go_next_state' (function 'go_next_state'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln57', src/HLS/dab.cpp:57->src/HLS/dab.cpp:106) of variable 'trunc_ln2', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'go_next_state' (function 'go_next_state'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln57', src/HLS/dab.cpp:57->src/HLS/dab.cpp:106) of variable 'trunc_ln2', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'go_next_state' (function 'go_next_state'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln57', src/HLS/dab.cpp:57->src/HLS/dab.cpp:106) of variable 'trunc_ln2', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'go_next_state' (function 'go_next_state'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln81', src/HLS/dab.cpp:81->src/HLS/dab.cpp:108) of variable 'trunc_ln', src/HLS/dab.cpp:79->src/HLS/dab.cpp:108 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:79->src/HLS/dab.cpp:108) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'go_next_state' (function 'go_next_state'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln81', src/HLS/dab.cpp:81->src/HLS/dab.cpp:108) of variable 'trunc_ln', src/HLS/dab.cpp:79->src/HLS/dab.cpp:108 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:79->src/HLS/dab.cpp:108) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'go_next_state' (function 'go_next_state'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln81', src/HLS/dab.cpp:81->src/HLS/dab.cpp:108) of variable 'trunc_ln', src/HLS/dab.cpp:79->src/HLS/dab.cpp:108 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:79->src/HLS/dab.cpp:108) on static variable 'solver_xC1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 15, Depth = 18, function 'go_next_state'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 261.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 261.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dab_top'.
WARNING: [HLS 200-880] The II Violation in module 'dab_top' (function 'dab_top'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'call' operation ('_ln118', src/HLS/dab.cpp:118) to 'go_next_state' and 'store' operation ('solver_sw_pri_write_ln35', src/HLS/dab.cpp:35->src/HLS/dab.cpp:117) of variable 's1_read', src/HLS/dab.cpp:113 on static variable 'solver_sw_pri'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 18 and incompatible II = 15 of 'call' operation ('_ln118', src/HLS/dab.cpp:118) to 'go_next_state'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 18 and incompatible II = 15 of 'call' operation ('_ln118', src/HLS/dab.cpp:118) to 'go_next_state'.
WARNING: [HLS 200-880] The II Violation in module 'dab_top' (function 'dab_top'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('_ln118', src/HLS/dab.cpp:118) to 'go_next_state' and 'store' operation ('solver_sw_pri_write_ln35', src/HLS/dab.cpp:35->src/HLS/dab.cpp:117) of variable 's1_read', src/HLS/dab.cpp:113 on static variable 'solver_sw_pri'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 20, function 'dab_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 261.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 261.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'go_next_state' pipeline 'go_next_state' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 262.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dab_top' pipeline 'dab_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 265.676 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.62 seconds; current allocated memory: 269.633 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 279.141 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.38 seconds. CPU system time: 1.95 seconds. Elapsed time: 22.79 seconds; current allocated memory: 47.098 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.97 seconds. CPU system time: 1.07 seconds. Elapsed time: 11.17 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,059 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 969 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.62 seconds. Elapsed time: 8.45 seconds; current allocated memory: 235.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.250 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 258.539 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 259.242 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'go_next_state'.
WARNING: [HLS 200-880] The II Violation in module 'go_next_state' (function 'go_next_state'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln57', src/HLS/dab.cpp:57->src/HLS/dab.cpp:106) of variable 'trunc_ln2', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'go_next_state' (function 'go_next_state'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln57', src/HLS/dab.cpp:57->src/HLS/dab.cpp:106) of variable 'trunc_ln2', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'go_next_state' (function 'go_next_state'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln57', src/HLS/dab.cpp:57->src/HLS/dab.cpp:106) of variable 'trunc_ln2', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'go_next_state' (function 'go_next_state'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln57', src/HLS/dab.cpp:57->src/HLS/dab.cpp:106) of variable 'trunc_ln2', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'go_next_state' (function 'go_next_state'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln81', src/HLS/dab.cpp:81->src/HLS/dab.cpp:108) of variable 'trunc_ln', src/HLS/dab.cpp:79->src/HLS/dab.cpp:108 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:79->src/HLS/dab.cpp:108) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'go_next_state' (function 'go_next_state'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln81', src/HLS/dab.cpp:81->src/HLS/dab.cpp:108) of variable 'trunc_ln', src/HLS/dab.cpp:79->src/HLS/dab.cpp:108 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:79->src/HLS/dab.cpp:108) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'go_next_state' (function 'go_next_state'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln81', src/HLS/dab.cpp:81->src/HLS/dab.cpp:108) of variable 'trunc_ln', src/HLS/dab.cpp:79->src/HLS/dab.cpp:108 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:79->src/HLS/dab.cpp:108) on static variable 'solver_xC1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 15, Depth = 18, function 'go_next_state'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 261.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 261.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dab_top'.
WARNING: [HLS 200-880] The II Violation in module 'dab_top' (function 'dab_top'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'call' operation ('_ln118', src/HLS/dab.cpp:118) to 'go_next_state' and 'store' operation ('solver_sw_pri_write_ln35', src/HLS/dab.cpp:35->src/HLS/dab.cpp:117) of variable 's1_read', src/HLS/dab.cpp:113 on static variable 'solver_sw_pri'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 18 and incompatible II = 15 of 'call' operation ('_ln118', src/HLS/dab.cpp:118) to 'go_next_state'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 18 and incompatible II = 15 of 'call' operation ('_ln118', src/HLS/dab.cpp:118) to 'go_next_state'.
WARNING: [HLS 200-880] The II Violation in module 'dab_top' (function 'dab_top'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('_ln118', src/HLS/dab.cpp:118) to 'go_next_state' and 'store' operation ('solver_sw_pri_write_ln35', src/HLS/dab.cpp:35->src/HLS/dab.cpp:117) of variable 's1_read', src/HLS/dab.cpp:113 on static variable 'solver_sw_pri'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 20, function 'dab_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 261.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 261.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'go_next_state' pipeline 'go_next_state' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_25ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_27ns_103_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 262.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dab_top' pipeline 'dab_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 265.676 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 269.629 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 279.145 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.62 seconds. CPU system time: 1.91 seconds. Elapsed time: 22.9 seconds; current allocated memory: 47.094 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 201.621 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.97 seconds. CPU system time: 1.35 seconds. Elapsed time: 11.44 seconds; current allocated memory: 202.328 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,059 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 969 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.64 seconds. Elapsed time: 8.5 seconds; current allocated memory: 204.309 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.309 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 204.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 205.547 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 227.852 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 228.559 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 230.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 230.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 230.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 230.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_37ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71s_25ns_95_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71s_27ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 231.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 234.309 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 238.617 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 247.797 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 139.63 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.32 seconds. CPU system time: 2.2 seconds. Elapsed time: 22.86 seconds; current allocated memory: 46.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.12 seconds. CPU system time: 1.46 seconds. Elapsed time: 29.94 seconds; current allocated memory: 6.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with II of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0.32 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.906 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with II of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0.5 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.34 seconds. CPU system time: 0.99 seconds. Elapsed time: 9.51 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,058 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 968 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.8 seconds. Elapsed time: 8.29 seconds; current allocated memory: 234.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.223 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 258.523 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 259.211 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.52 seconds; current allocated memory: 261.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.46 seconds; current allocated memory: 261.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 261.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 261.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_37ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71s_25ns_95_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71s_27ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 262.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.31 seconds; current allocated memory: 264.965 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.28 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.36 seconds; current allocated memory: 268.941 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.41 seconds; current allocated memory: 278.441 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 139.63 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.55 seconds. CPU system time: 2.35 seconds. Elapsed time: 20.52 seconds; current allocated memory: 46.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 30.17 seconds. CPU system time: 4.9 seconds. Elapsed time: 35.48 seconds; current allocated memory: 15.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.8 seconds. CPU system time: 2.04 seconds. Elapsed time: 9.97 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,058 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 968 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.91 seconds. CPU system time: 0.93 seconds. Elapsed time: 9.24 seconds; current allocated memory: 234.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.254 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.523 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 259.211 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 261.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 261.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 261.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 261.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_30ns_133_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_37ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71s_26ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71s_28ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 262.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 264.965 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 269.301 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 278.457 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 139.63 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.12 seconds. CPU system time: 3.13 seconds. Elapsed time: 21.97 seconds; current allocated memory: 46.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.52 seconds. CPU system time: 2.63 seconds. Elapsed time: 11.26 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,058 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 968 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.78 seconds. Elapsed time: 8.13 seconds; current allocated memory: 234.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.254 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.527 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 259.211 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 261.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 261.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 261.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 261.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_30ns_133_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_26ns_99_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_28ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 262.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 264.965 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 269.301 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 278.441 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.48 seconds. CPU system time: 3.58 seconds. Elapsed time: 21.63 seconds; current allocated memory: 46.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 30.82 seconds. CPU system time: 4.48 seconds. Elapsed time: 35.56 seconds; current allocated memory: 15.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 16.63 seconds. CPU system time: 2.21 seconds. Elapsed time: 19.15 seconds; current allocated memory: 10.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 201.621 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.79 seconds. CPU system time: 0.91 seconds. Elapsed time: 8.9 seconds; current allocated memory: 202.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,058 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 968 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.85 seconds. CPU system time: 0.64 seconds. Elapsed time: 8.94 seconds; current allocated memory: 204.309 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.309 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 204.801 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 205.574 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 227.848 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 228.539 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.53 seconds; current allocated memory: 230.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 230.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 230.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 230.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_30ns_133_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_26ns_99_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_28ns_101_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 231.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 234.285 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 238.262 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 247.762 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.77 seconds. CPU system time: 1.72 seconds. Elapsed time: 20.34 seconds; current allocated memory: 46.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 42.98 seconds. CPU system time: 8.27 seconds. Elapsed time: 50.59 seconds; current allocated memory: 15.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.34 seconds. CPU system time: 2.25 seconds. Elapsed time: 10.73 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,058 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 968 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 1.25 seconds. Elapsed time: 9.01 seconds; current allocated memory: 234.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.227 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.527 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 259.219 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.61 seconds; current allocated memory: 261.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.51 seconds; current allocated memory: 261.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 261.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 261.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 262.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.31 seconds; current allocated memory: 264.969 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.42 seconds; current allocated memory: 269.301 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.45 seconds; current allocated memory: 278.441 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.14 seconds. CPU system time: 4.2 seconds. Elapsed time: 22.72 seconds; current allocated memory: 46.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 49.49 seconds. CPU system time: 11.93 seconds. Elapsed time: 58.81 seconds; current allocated memory: 15.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.309 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.65 seconds. CPU system time: 1.49 seconds. Elapsed time: 10.26 seconds; current allocated memory: 233.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,058 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 968 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.75 seconds. CPU system time: 0.92 seconds. Elapsed time: 8.73 seconds; current allocated memory: 234.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 236.254 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 258.527 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 259.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.87 seconds; current allocated memory: 261.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.63 seconds; current allocated memory: 261.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.32 seconds; current allocated memory: 261.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.23 seconds; current allocated memory: 261.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.24 seconds; current allocated memory: 262.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.5 seconds; current allocated memory: 265.047 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.69 seconds; current allocated memory: 269.324 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.54 seconds; current allocated memory: 278.512 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.68 seconds. CPU system time: 3.61 seconds. Elapsed time: 23.54 seconds; current allocated memory: 46.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 55.58 seconds. CPU system time: 13.92 seconds. Elapsed time: 67.97 seconds; current allocated memory: 15.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.71 seconds. CPU system time: 1.45 seconds. Elapsed time: 10.38 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,058 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 968 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.69 seconds. Elapsed time: 8.16 seconds; current allocated memory: 234.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.223 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.527 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 259.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 261.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 261.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 261.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 261.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 262.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 265.047 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 268.965 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 278.500 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.04 seconds. CPU system time: 2.25 seconds. Elapsed time: 20.8 seconds; current allocated memory: 46.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 52.73 seconds. CPU system time: 11.76 seconds. Elapsed time: 63.03 seconds; current allocated memory: 15.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 201.625 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.14 seconds. CPU system time: 1.31 seconds. Elapsed time: 12.76 seconds; current allocated memory: 202.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,058 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 967 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.45 seconds. CPU system time: 0.79 seconds. Elapsed time: 9.2 seconds; current allocated memory: 204.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 204.801 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 205.574 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 227.848 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 228.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 230.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 230.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 230.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 230.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 231.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 234.281 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 238.258 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 247.758 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.39 seconds. CPU system time: 2.27 seconds. Elapsed time: 25.03 seconds; current allocated memory: 46.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 62.77 seconds. CPU system time: 9.2 seconds. Elapsed time: 71.19 seconds; current allocated memory: 15.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.76 seconds. CPU system time: 1.11 seconds. Elapsed time: 9.08 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,099 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 817 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.58 seconds. Elapsed time: 8.29 seconds; current allocated memory: 235.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.871 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:56:20) to (src/HLS/dab.cpp:109:5) in function 'dab_top'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 257.742 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 257.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 257.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 257.742 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 257.742 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 266.648 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.82 seconds. CPU system time: 1.81 seconds. Elapsed time: 19.27 seconds; current allocated memory: 34.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 28.67 seconds. CPU system time: 3.53 seconds. Elapsed time: 31.79 seconds; current allocated memory: 15.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 30.38 seconds. CPU system time: 3.68 seconds. Elapsed time: 33.57 seconds; current allocated memory: 10.844 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.98 seconds. CPU system time: 1 seconds. Elapsed time: 8.03 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,099 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 817 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.52 seconds. Elapsed time: 8.12 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.875 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:56:20) to (src/HLS/dab.cpp:109:5) in function 'dab_top'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.738 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.738 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 257.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 257.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 257.738 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 257.738 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 266.648 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.86 seconds. CPU system time: 1.65 seconds. Elapsed time: 17.98 seconds; current allocated memory: 34.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 31.8 seconds. CPU system time: 3.84 seconds. Elapsed time: 35.12 seconds; current allocated memory: 15.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.82 seconds. CPU system time: 0.99 seconds. Elapsed time: 8.85 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,058 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 967 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 0.67 seconds. Elapsed time: 8.51 seconds; current allocated memory: 234.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.223 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:109:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.523 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 259.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 261.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 261.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 261.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 261.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 262.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 264.969 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 268.945 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 278.445 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.42 seconds. CPU system time: 1.77 seconds. Elapsed time: 19.56 seconds; current allocated memory: 46.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 29.35 seconds. CPU system time: 3.66 seconds. Elapsed time: 32.57 seconds; current allocated memory: 15.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-2709] 'out_vE' declared as array of references of type 'data_t &' (aka 'ap_fixed<64, 24> &') (src/HLS/dab.cpp:117:115)
ERROR: [HLS 207-2295] reference to non-static member function must be called; did you mean to call it with no arguments? (src/HLS/dab.cpp:125:22)
ERROR: [HLS 207-2295] reference to non-static member function must be called; did you mean to call it with no arguments? (src/HLS/dab.cpp:126:22)
ERROR: [HLS 207-3777] use of undeclared identifier 'out_vE2'; did you mean 'out_vE0'? (src/HLS/dab.cpp:126:5)
INFO: [HLS 207-4436] 'out_vE0' declared here (src/HLS/dab.cpp:117:92)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.74 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.11 seconds; current allocated memory: 0.012 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.21 seconds. CPU system time: 1.04 seconds. Elapsed time: 9.35 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,094 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,001 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.26 seconds. CPU system time: 0.66 seconds. Elapsed time: 8.25 seconds; current allocated memory: 235.098 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.098 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 236.371 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:52:15) to (src/HLS/dab.cpp:111:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 258.668 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 259.430 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.54 seconds; current allocated memory: 261.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 261.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 261.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 261.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 262.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 265.273 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 269.238 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 279.043 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.85 seconds. CPU system time: 1.91 seconds. Elapsed time: 20.3 seconds; current allocated memory: 46.969 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 17.05 seconds. CPU system time: 1.73 seconds. Elapsed time: 19.08 seconds; current allocated memory: 10.906 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 17.21 seconds. CPU system time: 1.66 seconds. Elapsed time: 19.07 seconds; current allocated memory: 10.910 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.77 seconds. CPU system time: 0.84 seconds. Elapsed time: 8.64 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,094 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,001 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.35 seconds. CPU system time: 0.62 seconds. Elapsed time: 8.29 seconds; current allocated memory: 235.094 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.094 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.367 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:52:15) to (src/HLS/dab.cpp:111:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.660 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 259.426 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 261.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 261.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 261.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 261.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 262.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 265.273 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 269.238 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.44 seconds; current allocated memory: 279.023 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.36 seconds. CPU system time: 1.63 seconds. Elapsed time: 19.4 seconds; current allocated memory: 46.949 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 16.69 seconds. CPU system time: 1.82 seconds. Elapsed time: 18.72 seconds; current allocated memory: 10.910 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.62 seconds. CPU system time: 1.02 seconds. Elapsed time: 10.21 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,094 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,001 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 0.64 seconds. Elapsed time: 8.23 seconds; current allocated memory: 235.109 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.371 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:52:15) to (src/HLS/dab.cpp:111:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.668 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 259.426 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 261.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 261.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 261.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 261.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'go_next_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'go_next_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 262.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 265.273 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 269.238 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 279.027 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.01 seconds. CPU system time: 1.79 seconds. Elapsed time: 20.71 seconds; current allocated memory: 46.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 30.89 seconds. CPU system time: 3.58 seconds. Elapsed time: 34.17 seconds; current allocated memory: 10.910 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 201.621 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.72 seconds. CPU system time: 0.9 seconds. Elapsed time: 8.71 seconds; current allocated memory: 202.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,094 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,001 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.34 seconds. CPU system time: 0.52 seconds. Elapsed time: 8.23 seconds; current allocated memory: 204.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.414 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 204.922 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 205.680 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:52:15) to (src/HLS/dab.cpp:111:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'DabSolver::go_next_state' into 'dab_top' (src/HLS/dab.cpp:121) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 227.980 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 227.980 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 227.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 227.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 227.980 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 228.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 237.691 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.96 seconds. CPU system time: 1.56 seconds. Elapsed time: 19.12 seconds; current allocated memory: 36.246 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 33.5 seconds. CPU system time: 4.14 seconds. Elapsed time: 37.24 seconds; current allocated memory: 15.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 32.94 seconds. CPU system time: 3.67 seconds. Elapsed time: 35.97 seconds; current allocated memory: 10.895 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 30.59 seconds. CPU system time: 3.6 seconds. Elapsed time: 34.04 seconds; current allocated memory: 10.895 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'dab_top' is not invoked in the test bench.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 18.25 seconds. CPU system time: 1.98 seconds. Elapsed time: 20.44 seconds; current allocated memory: 10.895 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'dab_top' is not invoked in the test bench.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 18.13 seconds. CPU system time: 1.99 seconds. Elapsed time: 20.54 seconds; current allocated memory: 15.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 33.11 seconds. CPU system time: 3.85 seconds. Elapsed time: 36.58 seconds; current allocated memory: 15.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 31.54 seconds. CPU system time: 3.57 seconds. Elapsed time: 34.52 seconds; current allocated memory: 10.895 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 34.4 seconds. CPU system time: 4.61 seconds. Elapsed time: 39.18 seconds; current allocated memory: 10.895 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.54 seconds. CPU system time: 0.89 seconds. Elapsed time: 8.61 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,002 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.54 seconds. Elapsed time: 8.15 seconds; current allocated memory: 235.047 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.047 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.344 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:52:15) to (src/HLS/dab.cpp:111:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'DabSolver::go_next_state' into 'dab_top' (src/HLS/dab.cpp:121) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.629 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 258.629 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 258.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 258.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 258.629 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.44 seconds; current allocated memory: 258.723 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 268.219 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.67 seconds. CPU system time: 1.59 seconds. Elapsed time: 18.83 seconds; current allocated memory: 36.113 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.8 seconds. CPU system time: 0.9 seconds. Elapsed time: 15.07 seconds; current allocated memory: 6.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.72 seconds. CPU system time: 0.82 seconds. Elapsed time: 8.62 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,002 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.6 seconds. Elapsed time: 8.16 seconds; current allocated memory: 235.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.516 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.242 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:52:15) to (src/HLS/dab.cpp:111:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'DabSolver::go_next_state' into 'dab_top' (src/HLS/dab.cpp:121) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.559 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 258.559 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 258.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 258.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 258.559 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 258.633 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 267.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.83 seconds. CPU system time: 1.54 seconds. Elapsed time: 18.75 seconds; current allocated memory: 35.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.33 seconds. CPU system time: 0.76 seconds. Elapsed time: 14.46 seconds; current allocated memory: 6.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 201.637 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.68 seconds. CPU system time: 1.39 seconds. Elapsed time: 12.3 seconds; current allocated memory: 202.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,002 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.04 seconds. CPU system time: 0.69 seconds. Elapsed time: 8.81 seconds; current allocated memory: 204.316 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 204.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 205.594 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:52:15) to (src/HLS/dab.cpp:111:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'DabSolver::go_next_state' into 'dab_top' (src/HLS/dab.cpp:121) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 227.879 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 227.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 227.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 227.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 227.879 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 228.328 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 237.281 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.23 seconds. CPU system time: 2.28 seconds. Elapsed time: 24.07 seconds; current allocated memory: 35.844 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21.81 seconds. CPU system time: 1.85 seconds. Elapsed time: 31.91 seconds; current allocated memory: 6.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 232.348 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.36 seconds. CPU system time: 2.54 seconds. Elapsed time: 13.54 seconds; current allocated memory: 233.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,094 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,001 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.98 seconds. CPU system time: 1.07 seconds. Elapsed time: 9.35 seconds; current allocated memory: 235.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.035 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 235.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.219 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:52:15) to (src/HLS/dab.cpp:111:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'DabSolver::go_next_state' into 'dab_top' (src/HLS/dab.cpp:121) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 258.531 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 258.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 258.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 258.531 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 258.648 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.57 seconds; current allocated memory: 268.086 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.92 seconds. CPU system time: 3.89 seconds. Elapsed time: 26.16 seconds; current allocated memory: 35.938 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 47.61 seconds. CPU system time: 12.68 seconds. Elapsed time: 61.69 seconds; current allocated memory: 15.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-2295] reference to non-static member function must be called; did you mean to call it with no arguments? (src/HLS/dab.cpp:125:22)
ERROR: [HLS 207-2295] reference to non-static member function must be called; did you mean to call it with no arguments? (src/HLS/dab.cpp:126:22)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.14 seconds. CPU system time: 0.7 seconds. Elapsed time: 3.01 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.54 seconds. CPU system time: 1.28 seconds. Elapsed time: 12.03 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,094 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,001 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.99 seconds. CPU system time: 0.87 seconds. Elapsed time: 8.96 seconds; current allocated memory: 235.086 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.086 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 236.340 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:52:15) to (src/HLS/dab.cpp:111:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'DabSolver::go_next_state' into 'dab_top' (src/HLS/dab.cpp:121) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 258.645 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.645 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.8 seconds; current allocated memory: 258.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.67 seconds; current allocated memory: 258.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 258.645 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.54 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.72 seconds; current allocated memory: 258.668 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.59 seconds; current allocated memory: 268.387 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.13 seconds. CPU system time: 2.99 seconds. Elapsed time: 24.46 seconds; current allocated memory: 36.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 232.309 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.24 seconds. CPU system time: 1.65 seconds. Elapsed time: 13.28 seconds; current allocated memory: 233.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,094 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,001 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.69 seconds. CPU system time: 0.96 seconds. Elapsed time: 9.32 seconds; current allocated memory: 235.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.102 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 235.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 236.355 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:52:15) to (src/HLS/dab.cpp:111:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'DabSolver::go_next_state' into 'dab_top' (src/HLS/dab.cpp:121) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 258.656 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 258.656 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.92 seconds; current allocated memory: 258.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.71 seconds; current allocated memory: 258.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.27 seconds; current allocated memory: 258.656 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.57 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.74 seconds; current allocated memory: 258.676 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.58 seconds; current allocated memory: 268.375 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.62 seconds. CPU system time: 3.55 seconds. Elapsed time: 26.31 seconds; current allocated memory: 36.238 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 45.19 seconds. CPU system time: 9.59 seconds. Elapsed time: 54.86 seconds; current allocated memory: 15.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.17 seconds; current allocated memory: 232.309 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.35 seconds. CPU system time: 2.64 seconds. Elapsed time: 13.14 seconds; current allocated memory: 233.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,002 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.89 seconds. CPU system time: 1.55 seconds. Elapsed time: 9.5 seconds; current allocated memory: 235.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 235.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.316 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:52:15) to (src/HLS/dab.cpp:111:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'DabSolver::go_next_state' into 'dab_top' (src/HLS/dab.cpp:121) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 258.633 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.633 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.77 seconds; current allocated memory: 258.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.66 seconds; current allocated memory: 258.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.26 seconds; current allocated memory: 258.633 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.79 seconds; current allocated memory: 258.711 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.39 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.56 seconds; current allocated memory: 268.219 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.78 seconds. CPU system time: 4.92 seconds. Elapsed time: 26.13 seconds; current allocated memory: 36.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.9 seconds. CPU system time: 1.26 seconds. Elapsed time: 32.06 seconds; current allocated memory: 6.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with II of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.906 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.320 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.76 seconds. CPU system time: 1.68 seconds. Elapsed time: 10.03 seconds; current allocated memory: 233.043 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,094 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,001 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 1.03 seconds. Elapsed time: 8.73 seconds; current allocated memory: 235.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 235.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.340 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:52:15) to (src/HLS/dab.cpp:111:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'DabSolver::go_next_state' into 'dab_top' (src/HLS/dab.cpp:121) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 258.625 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 258.625 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.66 seconds; current allocated memory: 258.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.46 seconds; current allocated memory: 258.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 258.625 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 259.039 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 268.367 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.13 seconds. CPU system time: 3.09 seconds. Elapsed time: 21.56 seconds; current allocated memory: 36.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 48.06 seconds. CPU system time: 11.53 seconds. Elapsed time: 57.53 seconds; current allocated memory: 15.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.64 seconds. CPU system time: 1.15 seconds. Elapsed time: 8.9 seconds; current allocated memory: 233.043 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,002 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:119:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)::solver (.vE)' due to pipeline pragma (src/HLS/dab.cpp:121:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ7dab_top7ap_uintILi1EES0_R8ap_fixedILi64ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_S5_S5_S5_E6solver.vE': Complete partitioning on dimension 1. (src/HLS/dab.cpp:121:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.93 seconds; current allocated memory: 235.074 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.074 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.578 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:53:15) to (src/HLS/dab.cpp:80:1) in function 'DabSolver::update_state1'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 258.906 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 269.559 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln62', src/HLS/dab.cpp:62) of variable 'trunc_ln', src/HLS/dab.cpp:61 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:61) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln62', src/HLS/dab.cpp:62) of variable 'trunc_ln', src/HLS/dab.cpp:61 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:61) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln62', src/HLS/dab.cpp:62) of variable 'trunc_ln', src/HLS/dab.cpp:61 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:61) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln62', src/HLS/dab.cpp:62) of variable 'trunc_ln', src/HLS/dab.cpp:61 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:61) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln62', src/HLS/dab.cpp:62) of variable 'trunc_ln', src/HLS/dab.cpp:61 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:61) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln62', src/HLS/dab.cpp:62) of variable 'trunc_ln', src/HLS/dab.cpp:61 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:61) on static variable 'solver_xL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 17, function 'update_state1'
WARNING: [HLS 200-871] Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'update_state1' consists of the following:
	'load' operation ('dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_solver_4', src/HLS/dab.cpp:53) on static variable 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_solver_3' [12]  (0.000 ns)
	'mul' operation ('mul_ln53', src/HLS/dab.cpp:53) [16]  (3.871 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 271.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 271.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state2'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln87', src/HLS/dab.cpp:87) of variable 'trunc_ln', src/HLS/dab.cpp:85 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:85) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln87', src/HLS/dab.cpp:87) of variable 'trunc_ln', src/HLS/dab.cpp:85 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:85) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln87', src/HLS/dab.cpp:87) of variable 'trunc_ln', src/HLS/dab.cpp:85 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:85) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln87', src/HLS/dab.cpp:87) of variable 'trunc_ln', src/HLS/dab.cpp:85 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:85) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln87', src/HLS/dab.cpp:87) of variable 'trunc_ln', src/HLS/dab.cpp:85 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:85) on static variable 'solver_xC1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 24, function 'update_state2'
WARNING: [HLS 200-871] Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'update_state2' consists of the following:
	multiplexor before operation 'mul' with delay (1.588 ns)
'mul' operation ('mul_ln85_1', src/HLS/dab.cpp:85) [18]  (2.283 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 271.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 271.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'call' operation ('_ln112', src/HLS/dab.cpp:112->src/HLS/dab.cpp:123) to 'update_state1' [43]  (3.871 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 272.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 272.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state1' pipeline 'update_state1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105s_105_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_143ns_143s_143_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_144ns_144s_144_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 273.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state2' pipeline 'update_state2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_104ns_104s_104_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_74ns_74s_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_74ns_74ns_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 275.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_solver_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_solver_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_solver_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_solver' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 277.715 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_105ns_105s_105_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_144ns_144s_144_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_143ns_143s_143_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_74ns_74ns_74_2_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_74ns_74s_74_2_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_104ns_104s_104_2_1_Adder_6'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 281.844 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 291.625 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 258.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.07 seconds. CPU system time: 1.9 seconds. Elapsed time: 20.74 seconds; current allocated memory: 59.723 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.55 seconds. CPU system time: 1.17 seconds. Elapsed time: 8.82 seconds; current allocated memory: 233.043 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,002 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:119:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)::solver (.vE)' due to pipeline pragma (src/HLS/dab.cpp:121:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ7dab_top7ap_uintILi1EES0_R8ap_fixedILi64ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_S5_S5_S5_E6solver.vE': Complete partitioning on dimension 1. (src/HLS/dab.cpp:121:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.57 seconds. Elapsed time: 7.91 seconds; current allocated memory: 235.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.102 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.574 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:53:15) to (src/HLS/dab.cpp:80:1) in function 'DabSolver::update_state1'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.906 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 269.559 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state1'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('mul_ln61_1', src/HLS/dab.cpp:61) (combination delay: 18.320 ns) to honor II constraint (II=1) in region 'function 'update_state1''.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, function 'update_state1'
WARNING: [HLS 200-871] Estimated clock period (46.697 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'update_state1' consists of the following:
	'load' operation ('solver_xL_load', src/HLS/dab.cpp:61) on static variable 'solver_xL' [29]  (0.000 ns)
	'mul' operation ('mul_ln61', src/HLS/dab.cpp:61) [31]  (14.461 ns)
	'add' operation ('add_ln61', src/HLS/dab.cpp:61) [34]  (6.502 ns)
	'mul' operation ('mul_ln61_1', src/HLS/dab.cpp:61) [36]  (18.320 ns)
	'add' operation ('add_ln61_1', src/HLS/dab.cpp:61) [42]  (7.414 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 271.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 271.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state2'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'sub' operation ('sub_ln85_1', src/HLS/dab.cpp:85) (combination delay: 9.452 ns) to honor II constraint (II=1) in region 'function 'update_state2''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'sub' operation ('sub_ln86_1', src/HLS/dab.cpp:86) (combination delay: 9.452 ns) to honor II constraint (II=1) in region 'function 'update_state2''.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'update_state2'
WARNING: [HLS 200-871] Estimated clock period (67.349 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'update_state2' consists of the following:
	'load' operation ('solver_xC1_load', src/HLS/dab.cpp:85) on static variable 'solver_xC1' [13]  (0.000 ns)
	'sub' operation ('sub_ln85', src/HLS/dab.cpp:85) [15]  (3.520 ns)
	'mul' operation ('mul_ln85_1', src/HLS/dab.cpp:85) [18]  (18.508 ns)
	'sub' operation ('sub_ln85_1', src/HLS/dab.cpp:85) [19]  (9.452 ns)
	'select' operation ('select_ln85', src/HLS/dab.cpp:85) [23]  (1.208 ns)
	'sub' operation ('sub_ln85_2', src/HLS/dab.cpp:85) [24]  (5.786 ns)
	'select' operation ('select_ln85_1', src/HLS/dab.cpp:85) [27]  (1.208 ns)
	'add' operation ('add_ln85', src/HLS/dab.cpp:85) [28]  (5.786 ns)
	'mul' operation ('mul_ln85', src/HLS/dab.cpp:85) [30]  (15.402 ns)
	'add' operation ('add_ln85_1', src/HLS/dab.cpp:85) [33]  (6.479 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 271.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 271.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (67.349ns)  of 'call' operation ('_ln114', src/HLS/dab.cpp:114->src/HLS/dab.cpp:123) to 'update_state2' exceeds the target cycle time (target cycle time: 5.000ns, clock uncertainty: 1.350ns, effective cycle time: 3.650ns).

WARNING: [HLS 200-871] Estimated clock period (46.697 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'call' operation ('_ln112', src/HLS/dab.cpp:112->src/HLS/dab.cpp:123) to 'update_state1' [43]  (46.697 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 272.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 272.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state1' pipeline 'update_state1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105s_105_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_143ns_143s_143_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_144ns_144s_144_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 272.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state2' pipeline 'update_state2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_104ns_104s_104_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_74ns_74s_74_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_74ns_74ns_74_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 274.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_solver_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_solver_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_solver_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_solver' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 276.000 MB.
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'dab_top_add_105ns_105s_105_1_1_AddSub_DSP_0'
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'dab_top_add_144ns_144s_144_1_1_AddSub_DSP_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_143ns_143s_143_2_1_Adder_0'
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'dab_top_sub_211ns_211ns_211_1_1_AddSub_DSP_2'
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'dab_top_sub_74ns_74ns_74_1_1_AddSub_DSP_3'
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'dab_top_add_74ns_74s_74_1_1_AddSub_DSP_4'
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'dab_top_add_104ns_104s_104_1_1_AddSub_DSP_5'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.47 seconds; current allocated memory: 280.016 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 289.793 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 14.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.73 seconds. CPU system time: 1.96 seconds. Elapsed time: 19.16 seconds; current allocated memory: 57.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.25 seconds. CPU system time: 0.76 seconds. Elapsed time: 8.15 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,002 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE0()' (src/HLS/dab.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::getvE2()' (src/HLS/dab.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE0()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getvE2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.93 seconds; current allocated memory: 235.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 235.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.254 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:52:15) to (src/HLS/dab.cpp:111:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'DabSolver::go_next_state' into 'dab_top' (src/HLS/dab.cpp:121) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.570 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 258.570 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'load' operation ('solver_vE_0_load_1', src/HLS/dab.cpp:52->src/HLS/dab.cpp:110->src/HLS/dab.cpp:121) on static variable 'solver_vE_0' [39]  (0.000 ns)
	'mul' operation ('mul_ln52', src/HLS/dab.cpp:52->src/HLS/dab.cpp:110->src/HLS/dab.cpp:121) [43]  (3.871 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 258.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 258.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_vE2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'add_104ns_104s_104_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105s_105_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_143ns_143s_143_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_144ns_144s_144_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_74ns_74s_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_74ns_74ns_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 258.570 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_105ns_105s_105_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_144ns_144s_144_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_143ns_143s_143_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_74ns_74ns_74_2_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_74ns_74s_74_2_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_104ns_104s_104_2_1_Adder_6'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.6 seconds; current allocated memory: 259.105 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 268.645 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 258.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.57 seconds. CPU system time: 1.46 seconds. Elapsed time: 18.6 seconds; current allocated memory: 36.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.95 seconds. CPU system time: 0.87 seconds. Elapsed time: 7.92 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,059 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 968 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.92 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.8 seconds; current allocated memory: 234.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.164 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:15) to (src/HLS/dab.cpp:108:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'DabSolver::go_next_state' into 'dab_top' (src/HLS/dab.cpp:118) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.457 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 258.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'load' operation ('solver_vE_0_load', src/HLS/dab.cpp:50->src/HLS/dab.cpp:107->src/HLS/dab.cpp:118) on static variable 'solver_vE_0' [33]  (0.000 ns)
	'mul' operation ('mul_ln50', src/HLS/dab.cpp:50->src/HLS/dab.cpp:107->src/HLS/dab.cpp:118) [37]  (3.871 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 258.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 258.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'add_104ns_104s_104_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105s_105_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_143ns_143s_143_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_144ns_144s_144_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_74ns_74s_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_74ns_74ns_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 258.457 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_105ns_105s_105_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_144ns_144s_144_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_143ns_143s_143_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_74ns_74ns_74_2_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_74ns_74s_74_2_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_104ns_104s_104_2_1_Adder_6'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 258.750 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 268.109 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 258.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 1.45 seconds. Elapsed time: 18.06 seconds; current allocated memory: 35.977 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.03 seconds. CPU system time: 0.75 seconds. Elapsed time: 7.85 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,849 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 958 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:113:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.49 seconds. Elapsed time: 7.9 seconds; current allocated memory: 234.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.160 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:49:19) to (src/HLS/dab.cpp:107:5) in function 'DabSolver::go_next_state'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'DabSolver::go_next_state' into 'dab_top' (src/HLS/dab.cpp:117) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.367 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 258.367 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'load' operation ('solver_xL_load_1', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106->src/HLS/dab.cpp:117) on static variable 'solver_xL' [49]  (0.000 ns)
	'mul' operation ('mul_ln56', src/HLS/dab.cpp:56->src/HLS/dab.cpp:106->src/HLS/dab.cpp:117) [51]  (3.871 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 258.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 258.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'add_104ns_104s_104_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105s_105_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_143ns_143s_143_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_144ns_144s_144_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_74ns_74s_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_74ns_74ns_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 258.367 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_105ns_105s_105_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_144ns_144s_144_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_143ns_143s_143_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_74ns_74ns_74_2_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_74ns_74s_74_2_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_104ns_104s_104_2_1_Adder_6'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.59 seconds; current allocated memory: 258.535 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.27 seconds; current allocated memory: 267.895 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 258.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.95 seconds. CPU system time: 1.44 seconds. Elapsed time: 18.02 seconds; current allocated memory: 35.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.73 seconds. CPU system time: 0.76 seconds. Elapsed time: 7.53 seconds; current allocated memory: 233.043 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,849 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 958 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)::solver (.vE)' due to pipeline pragma (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ7dab_top7ap_uintILi1EES0_R8ap_fixedILi64ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_S5_E6solver.vE': Complete partitioning on dimension 1. (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.93 seconds. CPU system time: 0.5 seconds. Elapsed time: 7.84 seconds; current allocated memory: 235.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.082 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.480 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:19) to (src/HLS/dab.cpp:76:1) in function 'DabSolver::update_state1'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.719 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 269.121 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 16, function 'update_state1'
WARNING: [HLS 200-871] Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'update_state1' consists of the following:
	'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL' [28]  (0.000 ns)
	'mul' operation ('mul_ln57', src/HLS/dab.cpp:57) [30]  (3.871 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 270.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 270.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state2'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 24, function 'update_state2'
WARNING: [HLS 200-871] Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'update_state2' consists of the following:
	multiplexor before operation 'mul' with delay (1.588 ns)
'mul' operation ('mul_ln81_1', src/HLS/dab.cpp:81) [18]  (2.283 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 271.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 271.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'call' operation ('_ln108', src/HLS/dab.cpp:108->src/HLS/dab.cpp:119) to 'update_state1' [37]  (3.871 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 271.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 271.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state1' pipeline 'update_state1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105s_105_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_143ns_143s_143_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_144ns_144s_144_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 272.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state2' pipeline 'update_state2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_104ns_104s_104_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_74ns_74s_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_74ns_74ns_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 274.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_solver_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_solver_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_solver_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_solver' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 277.133 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_105ns_105s_105_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_144ns_144s_144_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_143ns_143s_143_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_74ns_74ns_74_2_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_74ns_74s_74_2_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_104ns_104s_104_2_1_Adder_6'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 281.188 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 290.879 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 258.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.79 seconds. CPU system time: 1.43 seconds. Elapsed time: 18.69 seconds; current allocated memory: 58.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.67 seconds. CPU system time: 0.81 seconds. Elapsed time: 7.56 seconds; current allocated memory: 233.043 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,849 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 958 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)::solver (.vE)' due to pipeline pragma (src/HLS/dab.cpp:117:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ7dab_top7ap_uintILi1EES0_R8ap_fixedILi64ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_S5_E6solver.vE': Complete partitioning on dimension 1. (src/HLS/dab.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.84 seconds; current allocated memory: 235.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.082 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.512 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:19) to (src/HLS/dab.cpp:76:1) in function 'DabSolver::update_state1'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.719 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 269.125 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 13, function 'update_state1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 270.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 270.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state2'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 17, function 'update_state2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 271.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 271.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 271.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 271.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state1' pipeline 'update_state1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 272.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state2' pipeline 'update_state2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 274.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_solver_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_solver_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_solver_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dab_top_ap_uint_ap_uint_ap_fixed_ap_fixed_ap_fixed_solver' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 276.434 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 280.516 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 289.906 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.22 seconds. CPU system time: 1.45 seconds. Elapsed time: 18.2 seconds; current allocated memory: 57.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.39 seconds. CPU system time: 0.86 seconds. Elapsed time: 8.33 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,849 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 958 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.15 seconds. CPU system time: 0.52 seconds. Elapsed time: 8.02 seconds; current allocated memory: 235.055 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.055 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.512 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:19) to (src/HLS/dab.cpp:76:1) in function 'DabSolver::update_state1'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.715 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 269.258 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 13, function 'update_state1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 270.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 270.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state2'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 17, function 'update_state2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 271.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 271.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dab_top'.
WARNING: [HLS 200-880] The II Violation in module 'dab_top' (function 'dab_top'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between 'call' operation ('_ln110', src/HLS/dab.cpp:110->src/HLS/dab.cpp:120) to 'update_state2' and 'store' operation ('solver_sw_pri_write_ln35', src/HLS/dab.cpp:35->src/HLS/dab.cpp:119) of variable 's1_read', src/HLS/dab.cpp:115 on static variable 'solver_sw_pri'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 17 and incompatible II = 14 of 'call' operation ('_ln110', src/HLS/dab.cpp:110->src/HLS/dab.cpp:120) to 'update_state2'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 17 and incompatible II = 14 of 'call' operation ('_ln110', src/HLS/dab.cpp:110->src/HLS/dab.cpp:120) to 'update_state2'.
WARNING: [HLS 200-880] The II Violation in module 'dab_top' (function 'dab_top'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'call' operation ('_ln110', src/HLS/dab.cpp:110->src/HLS/dab.cpp:120) to 'update_state2' and 'store' operation ('solver_sw_pri_write_ln35', src/HLS/dab.cpp:35->src/HLS/dab.cpp:119) of variable 's1_read', src/HLS/dab.cpp:115 on static variable 'solver_sw_pri'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 19, function 'dab_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 272.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 272.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state1' pipeline 'update_state1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 272.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state2' pipeline 'update_state2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 274.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dab_top' pipeline 'dab_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 276.652 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 280.707 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 290.078 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.26 seconds. CPU system time: 1.56 seconds. Elapsed time: 19.38 seconds; current allocated memory: 58.086 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-740] invalid suffix 'vE' on integer constant (src/HLS/dab.cpp:51:17)
ERROR: [HLS 207-740] invalid suffix 'vE' on integer constant (src/HLS/dab.cpp:51:26)
ERROR: [HLS 207-740] invalid suffix 'vE' on integer constant (src/HLS/dab.cpp:53:16)
ERROR: [HLS 207-740] invalid suffix 'vE' on integer constant (src/HLS/dab.cpp:53:25)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.24 seconds. CPU system time: 0.28 seconds. Elapsed time: 1.54 seconds; current allocated memory: 0.012 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-740] invalid suffix 'vE' on integer constant (src/HLS/dab.cpp:51:17)
ERROR: [HLS 207-740] invalid suffix 'vE' on integer constant (src/HLS/dab.cpp:51:26)
ERROR: [HLS 207-740] invalid suffix 'vE' on integer constant (src/HLS/dab.cpp:53:16)
ERROR: [HLS 207-740] invalid suffix 'vE' on integer constant (src/HLS/dab.cpp:53:25)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.22 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.49 seconds; current allocated memory: 0.012 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.06 seconds. CPU system time: 0.92 seconds. Elapsed time: 8.08 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,415 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 771 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.56 seconds. Elapsed time: 7.98 seconds; current allocated memory: 234.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.988 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:19) to (src/HLS/dab.cpp:76:1) in function 'DabSolver::update_state1'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.004 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 268.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln3', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln3', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln3', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln3', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln3', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln3', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln3', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 13, function 'update_state1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 269.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 269.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state2'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 17, function 'update_state2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 270.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 270.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dab_top'.
WARNING: [HLS 200-880] The II Violation in module 'dab_top' (function 'dab_top'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between 'call' operation ('_ln106', src/HLS/dab.cpp:106->src/HLS/dab.cpp:116) to 'update_state2' and 'store' operation ('solver_sw_pri_write_ln35', src/HLS/dab.cpp:35->src/HLS/dab.cpp:115) of variable 's1_read', src/HLS/dab.cpp:111 on static variable 'solver_sw_pri'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 17 and incompatible II = 14 of 'call' operation ('_ln106', src/HLS/dab.cpp:106->src/HLS/dab.cpp:116) to 'update_state2'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 17 and incompatible II = 14 of 'call' operation ('_ln106', src/HLS/dab.cpp:106->src/HLS/dab.cpp:116) to 'update_state2'.
WARNING: [HLS 200-880] The II Violation in module 'dab_top' (function 'dab_top'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'call' operation ('_ln106', src/HLS/dab.cpp:106->src/HLS/dab.cpp:116) to 'update_state2' and 'store' operation ('solver_sw_pri_write_ln35', src/HLS/dab.cpp:35->src/HLS/dab.cpp:115) of variable 's1_read', src/HLS/dab.cpp:111 on static variable 'solver_sw_pri'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 19, function 'dab_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 271.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 271.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state1' pipeline 'update_state1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 271.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state2' pipeline 'update_state2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 273.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dab_top' pipeline 'dab_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 275.566 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 279.570 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 288.961 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.76 seconds. CPU system time: 1.63 seconds. Elapsed time: 18.91 seconds; current allocated memory: 56.938 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.87 seconds. CPU system time: 0.81 seconds. Elapsed time: 7.72 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,415 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 771 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.48 seconds. Elapsed time: 8.01 seconds; current allocated memory: 234.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.641 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:49:19) to (src/HLS/dab.cpp:103:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 257.492 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.492 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'mul' operation ('mul_ln56', src/HLS/dab.cpp:56->src/HLS/dab.cpp:102->src/HLS/dab.cpp:113) [47]  (3.871 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 257.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 257.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'add_104ns_104s_104_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105s_105_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_143ns_143s_143_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_144ns_144s_144_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_74ns_74s_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_74ns_74ns_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 257.492 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_105ns_105s_105_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_144ns_144s_144_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_143ns_143s_143_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_74ns_74ns_74_2_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_74ns_74s_74_2_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_104ns_104s_104_2_1_Adder_6'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.53 seconds; current allocated memory: 257.492 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 266.695 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 258.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.03 seconds. CPU system time: 1.43 seconds. Elapsed time: 18.02 seconds; current allocated memory: 34.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.74 seconds. CPU system time: 0.77 seconds. Elapsed time: 7.57 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,359 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 767 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.49 seconds. Elapsed time: 7.94 seconds; current allocated memory: 234.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.230 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.230 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 255.836 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 255.836 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 255.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 255.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'dab_top/s1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dab_top/s2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 255.836 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 255.836 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 259.023 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 1022.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.4 seconds. CPU system time: 1.36 seconds. Elapsed time: 16.31 seconds; current allocated memory: 26.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.84 seconds. CPU system time: 0.71 seconds. Elapsed time: 7.64 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,358 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 766 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.93 seconds; current allocated memory: 235.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.250 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.250 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 255.812 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 255.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 255.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 255.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'dab_top/s1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dab_top/s2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 255.812 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 255.812 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 259.070 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 1022.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.54 seconds. CPU system time: 1.26 seconds. Elapsed time: 16.36 seconds; current allocated memory: 26.867 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 13.1 seconds. CPU system time: 1.44 seconds. Elapsed time: 14.72 seconds; current allocated memory: 10.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 27.07 seconds. CPU system time: 5.07 seconds. Elapsed time: 31.59 seconds; current allocated memory: 10.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.06 seconds. CPU system time: 0.74 seconds. Elapsed time: 7.89 seconds; current allocated memory: 232.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,409 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 766 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.49 seconds. Elapsed time: 8.01 seconds; current allocated memory: 234.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.320 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.668 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:49:19) to (src/HLS/dab.cpp:103:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.586 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.586 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'mul' operation ('mul_ln56', src/HLS/dab.cpp:56->src/HLS/dab.cpp:102->src/HLS/dab.cpp:113) [46]  (3.871 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 257.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 257.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'add_104ns_104s_104_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105s_105_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_143ns_143s_143_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_144ns_144s_144_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_74ns_74s_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_74ns_74ns_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 257.586 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_105ns_105s_105_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_144ns_144s_144_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_143ns_143s_143_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_74ns_74ns_74_2_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_74ns_74s_74_2_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_104ns_104s_104_2_1_Adder_6'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.54 seconds; current allocated memory: 257.586 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 267.016 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 258.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.23 seconds. CPU system time: 1.37 seconds. Elapsed time: 18.18 seconds; current allocated memory: 34.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.309 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.84 seconds. CPU system time: 0.71 seconds. Elapsed time: 7.61 seconds; current allocated memory: 233.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,409 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 766 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.97 seconds; current allocated memory: 234.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.324 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.664 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:49:19) to (src/HLS/dab.cpp:103:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 257.586 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 257.586 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'mul' operation ('mul_ln56', src/HLS/dab.cpp:56->src/HLS/dab.cpp:102->src/HLS/dab.cpp:113) [46]  (3.871 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 257.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 257.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'add_112ns_112s_112_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_113ns_113s_113_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_159ns_159s_159_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_160ns_160s_160_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_74ns_74s_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_113s_115ns_227_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_113s_37ns_148_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_42ns_105_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_33ns_106_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_35ns_108_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_227ns_227ns_227_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_74ns_74ns_74_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 257.586 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_113ns_113s_113_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_160ns_160s_160_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_159ns_159s_159_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_227ns_227ns_227_2_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_74ns_74ns_74_2_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_74ns_74s_74_2_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_112ns_112s_112_2_1_Adder_6'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.75 seconds; current allocated memory: 257.586 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 267.016 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 258.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.33 seconds. CPU system time: 1.35 seconds. Elapsed time: 18.33 seconds; current allocated memory: 34.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 201.625 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.39 seconds. CPU system time: 0.8 seconds. Elapsed time: 8.32 seconds; current allocated memory: 202.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,551 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 786 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.59 seconds. Elapsed time: 8.06 seconds; current allocated memory: 204.281 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.281 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 204.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 205.055 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:49:19) to (src/HLS/dab.cpp:103:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 226.980 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 226.980 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'mul' operation ('mul_ln56', src/HLS/dab.cpp:56->src/HLS/dab.cpp:102->src/HLS/dab.cpp:113) [46]  (3.871 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 226.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 226.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'add_104ns_104s_104_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105s_105_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_143ns_143s_143_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_144ns_144s_144_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_76ns_76s_76_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_108ns_212_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_76s_25ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_76s_27ns_102_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_212ns_212ns_212_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_76ns_76s_76_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 226.980 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_105ns_105s_105_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_144ns_144s_144_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_143ns_143s_143_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_212ns_212ns_212_2_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_76ns_76s_76_2_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_76ns_76s_76_2_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_104ns_104s_104_2_1_Adder_6'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.61 seconds; current allocated memory: 226.980 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 236.473 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 258.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.69 seconds. CPU system time: 1.53 seconds. Elapsed time: 18.85 seconds; current allocated memory: 35.035 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.29 seconds. CPU system time: 0.82 seconds. Elapsed time: 8.26 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,551 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 786 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.16 seconds. CPU system time: 0.49 seconds. Elapsed time: 8.11 seconds; current allocated memory: 234.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.656 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:49:19) to (src/HLS/dab.cpp:103:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.594 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.594 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 257.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 257.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_108ns_212_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_76s_25ns_100_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_76s_27ns_102_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_212ns_212ns_212_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 257.594 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_212ns_212ns_212_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 257.594 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.31 seconds; current allocated memory: 266.141 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 171.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.24 seconds. CPU system time: 1.46 seconds. Elapsed time: 18.35 seconds; current allocated memory: 33.941 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-3434] typedef redefinition with different types ('__uint32_t' (aka 'unsigned int') vs 'ap_uint<32>') (/usr/include/x86_64-linux-gnu/bits/stdint-uintn.h:26:20)
INFO: [HLS 207-71] previous definition is here (src/HLS/dab.h:6:21)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.33 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.59 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.54 seconds. CPU system time: 0.81 seconds. Elapsed time: 8.42 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,409 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 766 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.94 seconds. CPU system time: 0.56 seconds. Elapsed time: 8.74 seconds; current allocated memory: 234.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.621 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:49:19) to (src/HLS/dab.cpp:103:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 257.527 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 257.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 257.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 257.527 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 257.527 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.56 seconds; current allocated memory: 265.961 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 171.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.43 seconds. CPU system time: 1.5 seconds. Elapsed time: 19.28 seconds; current allocated memory: 33.766 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.348 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (src/HLS/dab.cpp:47:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (src/HLS/dab.cpp:79:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.6 seconds. CPU system time: 0.84 seconds. Elapsed time: 7.5 seconds; current allocated memory: 233.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,409 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 766 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.49 seconds. Elapsed time: 8.06 seconds; current allocated memory: 235.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.676 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:19) to (src/HLS/dab.cpp:105:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.602 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.602 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 257.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 257.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 257.602 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 257.602 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 266.062 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 171.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.52 seconds. CPU system time: 1.45 seconds. Elapsed time: 17.53 seconds; current allocated memory: 33.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 42.08 seconds. CPU system time: 6.3 seconds. Elapsed time: 46.38 seconds; current allocated memory: 15.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.84 seconds. CPU system time: 1.03 seconds. Elapsed time: 7.98 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,409 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 766 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.93 seconds. CPU system time: 0.57 seconds. Elapsed time: 7.89 seconds; current allocated memory: 234.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.055 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:19) to (src/HLS/dab.cpp:76:1) in function 'DabSolver::update_state1'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.090 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 268.316 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
WARNING: [HLS 200-880] The II Violation in module 'update_state1' (function 'update_state1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('solver_xL_write_ln58', src/HLS/dab.cpp:58) of variable 'trunc_ln', src/HLS/dab.cpp:57 on static variable 'solver_xL' and 'load' operation ('solver_xL_load', src/HLS/dab.cpp:57) on static variable 'solver_xL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 9, function 'update_state1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 269.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 269.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state2'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln83', src/HLS/dab.cpp:83) of variable 'trunc_ln', src/HLS/dab.cpp:81 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:81) on static variable 'solver_xC1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 14, function 'update_state2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 270.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 270.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 270.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 270.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state1' pipeline 'update_state1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 271.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state2' pipeline 'update_state2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 273.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 275.176 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 279.254 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 289.027 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 171.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.48 seconds. CPU system time: 1.76 seconds. Elapsed time: 18.88 seconds; current allocated memory: 57.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 201.621 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.06 seconds. CPU system time: 1.04 seconds. Elapsed time: 8.22 seconds; current allocated memory: 202.328 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,411 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 768 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.5 seconds. Elapsed time: 7.94 seconds; current allocated memory: 204.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 204.676 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 205.004 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:19) to (src/HLS/dab.cpp:105:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 226.949 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 226.949 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 226.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 226.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 226.949 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 226.949 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 235.617 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 171.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.73 seconds. CPU system time: 1.63 seconds. Elapsed time: 17.99 seconds; current allocated memory: 34.152 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.82 seconds. CPU system time: 0.84 seconds. Elapsed time: 7.75 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,411 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 768 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.49 seconds. Elapsed time: 8 seconds; current allocated memory: 234.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.320 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.645 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:19) to (src/HLS/dab.cpp:105:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 257.570 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.570 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 257.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 257.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 257.570 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 257.570 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.35 seconds; current allocated memory: 266.125 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.83 seconds. CPU system time: 1.48 seconds. Elapsed time: 17.89 seconds; current allocated memory: 33.930 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:8:17)
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:9:17)
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:10:17)
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:11:17)
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:12:17)
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:13:17)
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:14:17)
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:15:17)
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:16:17)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.13 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.46 seconds; current allocated memory: 0.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.06 seconds. CPU system time: 0.77 seconds. Elapsed time: 8.09 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,405 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 697 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.93 seconds; current allocated memory: 234.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.617 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:19) to (src/HLS/dab.cpp:105:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.531 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 257.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 257.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 257.531 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 257.531 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 266.141 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.83 seconds. CPU system time: 1.34 seconds. Elapsed time: 17.95 seconds; current allocated memory: 33.945 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 201.672 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/HLS/dab.cpp:57:15)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/HLS/dab.cpp:58:5)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/HLS/dab.cpp:47:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (src/HLS/dab.cpp:47:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/HLS/dab.cpp:81:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/HLS/dab.cpp:82:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/HLS/dab.cpp:83:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/HLS/dab.cpp:84:2)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/HLS/dab.cpp:79:9)
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file src/HLS/dab.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.8 seconds. CPU system time: 0.81 seconds. Elapsed time: 7.68 seconds; current allocated memory: 202.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,433 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 746 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:111:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.49 seconds. Elapsed time: 7.89 seconds; current allocated memory: 204.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 204.727 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 205.387 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'DabSolver::update_state1' (src/HLS/dab.cpp:50:1), detected/extracted 1 process function(s): 
	 'DabSolver::update_state1_Block_entry16_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'DabSolver::update_state2' (src/HLS/dab.cpp:81:1), detected/extracted 1 process function(s): 
	 'DabSolver::update_state2_Block_entry15_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:50:19) to (src/HLS/dab.cpp:50:19) in function 'DabSolver::update_state1_Block_entry16_proc'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 227.504 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 256.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state1_Block_entry16_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 258.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 258.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 258.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 258.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state2_Block_entry15_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 259.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 259.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 259.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 259.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 259.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 259.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state1_Block_entry16_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state1_Block_entry16_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 259.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 261.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state2_Block_entry15_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state2_Block_entry15_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 262.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 264.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 265.055 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.45 seconds; current allocated memory: 268.980 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 278.793 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.43 seconds. CPU system time: 1.5 seconds. Elapsed time: 18.53 seconds; current allocated memory: 77.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.52 seconds. CPU system time: 0.74 seconds. Elapsed time: 7.35 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,403 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 695 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:109:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.9 seconds. CPU system time: 0.51 seconds. Elapsed time: 7.88 seconds; current allocated memory: 234.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.613 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:49:19) to (src/HLS/dab.cpp:103:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.523 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.523 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (18.032 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'sub' operation ('sub_ln79_1', src/HLS/dab.cpp:79->src/HLS/dab.cpp:104->src/HLS/dab.cpp:114) [76]  (3.441 ns)
	'select' operation ('select_ln79', src/HLS/dab.cpp:79->src/HLS/dab.cpp:104->src/HLS/dab.cpp:114) [80]  (0.000 ns)
	'sub' operation ('sub_ln79_2', src/HLS/dab.cpp:79->src/HLS/dab.cpp:104->src/HLS/dab.cpp:114) [81]  (3.806 ns)
	'select' operation ('select_ln79_1', src/HLS/dab.cpp:79->src/HLS/dab.cpp:104->src/HLS/dab.cpp:114) [84]  (0.000 ns)
	'add' operation ('add_ln79', src/HLS/dab.cpp:79->src/HLS/dab.cpp:104->src/HLS/dab.cpp:114) [85]  (3.806 ns)
	'mul' operation ('mul_ln79', src/HLS/dab.cpp:79->src/HLS/dab.cpp:104->src/HLS/dab.cpp:114) [87]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 257.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 257.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_107ns_211_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_29ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_25ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_74s_27ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_211ns_211ns_211_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 257.523 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_sub_211ns_211ns_211_2_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 257.523 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 265.898 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 55.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.95 seconds. CPU system time: 1.37 seconds. Elapsed time: 16.89 seconds; current allocated memory: 33.723 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.76 seconds. CPU system time: 0.81 seconds. Elapsed time: 7.67 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,789 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 709 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.89 seconds. CPU system time: 0.55 seconds. Elapsed time: 7.91 seconds; current allocated memory: 234.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.613 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:108:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 257.512 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.512 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (18.973 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'mul' operation ('mul_ln84_1', src/HLS/dab.cpp:84->src/HLS/dab.cpp:109->src/HLS/dab.cpp:119) [80]  (6.978 ns)
	'add' operation ('add_ln84_1', src/HLS/dab.cpp:84->src/HLS/dab.cpp:109->src/HLS/dab.cpp:119) [83]  (6.994 ns)
	'sub' operation ('sub_ln91', src/HLS/dab.cpp:91->src/HLS/dab.cpp:109->src/HLS/dab.cpp:119) [101]  (3.520 ns)
	'select' operation ('select_ln90', src/HLS/dab.cpp:90->src/HLS/dab.cpp:109->src/HLS/dab.cpp:119) [102]  (1.481 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 257.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 257.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 257.512 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 257.512 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.58 seconds; current allocated memory: 264.488 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 52.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.8 seconds. CPU system time: 1.56 seconds. Elapsed time: 18.1 seconds; current allocated memory: 32.309 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.69 seconds. CPU system time: 0.76 seconds. Elapsed time: 7.56 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,789 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 709 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.93 seconds. CPU system time: 0.49 seconds. Elapsed time: 7.9 seconds; current allocated memory: 234.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.609 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:108:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.496 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 257.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 257.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 257.496 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 257.496 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 264.590 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.28 seconds. CPU system time: 1.34 seconds. Elapsed time: 17.24 seconds; current allocated memory: 32.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.98 seconds. CPU system time: 0.83 seconds. Elapsed time: 7.94 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,829 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 750 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.51 seconds. Elapsed time: 8.07 seconds; current allocated memory: 234.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.297 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.613 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:108:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.500 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 257.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 257.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 257.500 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 257.500 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 264.605 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.7 seconds. CPU system time: 1.49 seconds. Elapsed time: 17.81 seconds; current allocated memory: 32.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.85 seconds. CPU system time: 0.85 seconds. Elapsed time: 8.03 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,789 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 709 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:114:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.46 seconds. Elapsed time: 7.94 seconds; current allocated memory: 235.039 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.039 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.613 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:108:5) in function 'dab_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.508 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.508 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (18.973 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'mul' operation ('mul_ln84_1', src/HLS/dab.cpp:84->src/HLS/dab.cpp:109->src/HLS/dab.cpp:119) [80]  (6.978 ns)
	'add' operation ('add_ln84_1', src/HLS/dab.cpp:84->src/HLS/dab.cpp:109->src/HLS/dab.cpp:119) [83]  (6.994 ns)
	'sub' operation ('sub_ln91', src/HLS/dab.cpp:91->src/HLS/dab.cpp:109->src/HLS/dab.cpp:119) [101]  (3.520 ns)
	'select' operation ('select_ln90', src/HLS/dab.cpp:90->src/HLS/dab.cpp:109->src/HLS/dab.cpp:119) [102]  (1.481 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 257.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 257.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 257.508 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 257.508 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.31 seconds; current allocated memory: 264.488 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 52.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.41 seconds. CPU system time: 1.43 seconds. Elapsed time: 17.64 seconds; current allocated memory: 32.309 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-2359] conditional expression is ambiguous; 'ap_fixed<65 aka 65, 25 aka 25>' can be converted to 'ap_fixed<64, 24>' and vice versa (src/HLS/dab.cpp:80:17)
ERROR: [HLS 207-2359] conditional expression is ambiguous; 'ap_fixed<65 aka 65, 25 aka 25>' can be converted to 'ap_fixed<64, 24>' and vice versa (src/HLS/dab.cpp:81:17)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.34 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.67 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-2359] conditional expression is ambiguous; 'ap_fixed<65 aka 65, 25 aka 25>' can be converted to 'ap_fixed<64, 24>' and vice versa (src/HLS/dab.cpp:80:24)
ERROR: [HLS 207-2359] conditional expression is ambiguous; 'ap_fixed<65 aka 65, 25 aka 25>' can be converted to 'ap_fixed<64, 24>' and vice versa (src/HLS/dab.cpp:81:24)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.24 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.48 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.84 seconds. CPU system time: 0.66 seconds. Elapsed time: 7.57 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,661 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 681 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.48 seconds. Elapsed time: 8 seconds; current allocated memory: 234.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.297 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.594 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.457 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (18.973 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'mul' operation ('mul_ln61_1', src/HLS/dab.cpp:61->src/HLS/dab.cpp:97->src/HLS/dab.cpp:109) [52]  (6.978 ns)
	'add' operation ('add_ln61_1', src/HLS/dab.cpp:61->src/HLS/dab.cpp:97->src/HLS/dab.cpp:109) [55]  (6.994 ns)
	'sub' operation ('sub_ln65', src/HLS/dab.cpp:65->src/HLS/dab.cpp:97->src/HLS/dab.cpp:109) [60]  (3.520 ns)
	'select' operation ('select_ln65', src/HLS/dab.cpp:65->src/HLS/dab.cpp:97->src/HLS/dab.cpp:109) [61]  (1.481 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 257.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 257.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 257.457 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 257.457 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 264.301 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 52.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.36 seconds. CPU system time: 1.24 seconds. Elapsed time: 17.16 seconds; current allocated memory: 32.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.64 seconds. CPU system time: 0.81 seconds. Elapsed time: 7.6 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,661 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 681 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.92 seconds; current allocated memory: 235.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.594 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.426 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.426 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 257.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 257.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 257.426 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 257.426 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 264.422 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.22 seconds. CPU system time: 1.38 seconds. Elapsed time: 17.21 seconds; current allocated memory: 32.219 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.62 seconds. CPU system time: 0.73 seconds. Elapsed time: 7.41 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,661 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 681 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.93 seconds; current allocated memory: 234.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.578 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.426 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.426 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 257.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 257.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_106s_49ns_154_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_106s_51ns_156_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_26ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_43ns_106_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_97s_53ns_148_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 257.426 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 257.426 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 264.434 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.21 seconds. CPU system time: 1.28 seconds. Elapsed time: 17.03 seconds; current allocated memory: 32.230 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 37.44 seconds. CPU system time: 6.72 seconds. Elapsed time: 42.61 seconds; current allocated memory: 15.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.78 seconds. CPU system time: 0.74 seconds. Elapsed time: 7.61 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,662 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 682 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.52 seconds. Elapsed time: 7.89 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.668 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.527 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 257.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 257.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_106s_49ns_154_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_106s_51ns_156_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_26ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_43ns_106_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_97s_53ns_148_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 257.527 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 257.527 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 264.570 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.36 seconds. CPU system time: 1.34 seconds. Elapsed time: 17.22 seconds; current allocated memory: 32.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.74 seconds. CPU system time: 1 seconds. Elapsed time: 23.74 seconds; current allocated memory: 6.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.88 seconds. CPU system time: 0.83 seconds. Elapsed time: 24.97 seconds; current allocated memory: 6.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.58 seconds. CPU system time: 1.94 seconds. Elapsed time: 11.7 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,662 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 682 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.04 seconds. CPU system time: 0.73 seconds. Elapsed time: 8.78 seconds; current allocated memory: 234.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 235.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.594 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 257.473 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.473 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 257.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 257.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_106s_49ns_154_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_106s_51ns_156_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_26ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_43ns_106_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_97s_53ns_148_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 257.473 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.87 seconds; current allocated memory: 257.473 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.6 seconds; current allocated memory: 264.316 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.37 seconds. CPU system time: 2.88 seconds. Elapsed time: 23.59 seconds; current allocated memory: 32.113 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.95 seconds. CPU system time: 1.66 seconds. Elapsed time: 11.77 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,662 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 682 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.82 seconds. CPU system time: 0.64 seconds. Elapsed time: 8.65 seconds; current allocated memory: 234.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.297 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.598 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 257.441 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 257.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 257.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 257.441 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 257.441 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 264.328 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.09 seconds. CPU system time: 2.41 seconds. Elapsed time: 22.92 seconds; current allocated memory: 32.125 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.43 seconds. CPU system time: 1.03 seconds. Elapsed time: 10.87 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,661 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 681 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.1 seconds. CPU system time: 0.71 seconds. Elapsed time: 9.23 seconds; current allocated memory: 234.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.285 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.578 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 257.430 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.430 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 257.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 257.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 257.430 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 257.430 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.4 seconds; current allocated memory: 264.434 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.59 seconds. CPU system time: 1.88 seconds. Elapsed time: 22.36 seconds; current allocated memory: 32.234 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 56.11 seconds. CPU system time: 10.55 seconds. Elapsed time: 63.48 seconds; current allocated memory: 15.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 201.625 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.3 seconds. CPU system time: 1.64 seconds. Elapsed time: 15.06 seconds; current allocated memory: 202.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,662 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 682 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.91 seconds. CPU system time: 0.75 seconds. Elapsed time: 8.99 seconds; current allocated memory: 204.348 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.348 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 204.684 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 204.992 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 226.863 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 226.863 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 226.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 226.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 226.863 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 226.863 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 233.902 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.38 seconds. CPU system time: 2.56 seconds. Elapsed time: 26.96 seconds; current allocated memory: 32.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.23 seconds. CPU system time: 1.84 seconds. Elapsed time: 30.5 seconds; current allocated memory: 6.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.1 seconds. CPU system time: 1.17 seconds. Elapsed time: 9.43 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,662 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 682 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.34 seconds. CPU system time: 0.56 seconds. Elapsed time: 8.34 seconds; current allocated memory: 234.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 234.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.309 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.598 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 257.469 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.469 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 257.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 257.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 257.469 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 257.469 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 264.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.02 seconds. CPU system time: 1.85 seconds. Elapsed time: 19.51 seconds; current allocated memory: 32.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 15.55 seconds. CPU system time: 1.77 seconds. Elapsed time: 25.73 seconds; current allocated memory: 6.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.44 seconds. CPU system time: 1.23 seconds. Elapsed time: 8.82 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,677 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 603 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 18, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.16 seconds. CPU system time: 0.51 seconds. Elapsed time: 8.1 seconds; current allocated memory: 234.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.277 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.555 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.328 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 257.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 257.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_48s_24ns_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49s_41ns_88_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_79s_49ns_126_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_88s_45ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_88s_47ns_134_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 257.328 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 257.328 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 264.117 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 141.80 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.17 seconds. CPU system time: 1.87 seconds. Elapsed time: 18.65 seconds; current allocated memory: 31.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.53 seconds. CPU system time: 0.87 seconds. Elapsed time: 7.47 seconds; current allocated memory: 233.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,630 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 569 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.52 seconds. Elapsed time: 8.02 seconds; current allocated memory: 234.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 234.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 235.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.223 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 256.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 256.055 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 256.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 256.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'dab_top/s1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dab_top/s2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 256.055 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 256.055 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 259.008 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 1022.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.16 seconds. CPU system time: 1.5 seconds. Elapsed time: 16.22 seconds; current allocated memory: 26.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.8 seconds. CPU system time: 0.79 seconds. Elapsed time: 7.64 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,676 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 602 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.94 seconds; current allocated memory: 234.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.270 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.547 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.316 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.316 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 257.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 257.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_48s_26ns_73_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49s_43ns_90_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_81s_53ns_132_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_90s_49ns_138_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_90s_51ns_140_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 257.316 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 257.316 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 264.148 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 140.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.35 seconds. CPU system time: 1.43 seconds. Elapsed time: 17.33 seconds; current allocated memory: 31.934 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 15.58 seconds. CPU system time: 2 seconds. Elapsed time: 18.16 seconds; current allocated memory: 15.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.309 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.74 seconds. CPU system time: 0.85 seconds. Elapsed time: 7.75 seconds; current allocated memory: 233.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,661 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 681 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.49 seconds. Elapsed time: 7.92 seconds; current allocated memory: 234.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.828 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:99:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.703 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 258.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_state2'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln77', src/HLS/dab.cpp:77) of variable 'trunc_ln', src/HLS/dab.cpp:75 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:75) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln77', src/HLS/dab.cpp:77) of variable 'trunc_ln', src/HLS/dab.cpp:75 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:75) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln77', src/HLS/dab.cpp:77) of variable 'trunc_ln', src/HLS/dab.cpp:75 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:75) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln77', src/HLS/dab.cpp:77) of variable 'trunc_ln', src/HLS/dab.cpp:75 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:75) on static variable 'solver_xC1'.
WARNING: [HLS 200-880] The II Violation in module 'update_state2' (function 'update_state2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('solver_xC1_write_ln77', src/HLS/dab.cpp:77) of variable 'trunc_ln', src/HLS/dab.cpp:75 on static variable 'solver_xC1' and 'load' operation ('solver_xC1_load', src/HLS/dab.cpp:75) on static variable 'solver_xC1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 15, function 'update_state2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 259.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 259.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 260.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 260.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_state2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_state2' pipeline 'update_state2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_state2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 260.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_sw_pri' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_sw_sec' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 262.656 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 267.336 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.32 seconds; current allocated memory: 276.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.96 seconds. CPU system time: 1.52 seconds. Elapsed time: 18.18 seconds; current allocated memory: 44.086 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.79 seconds. CPU system time: 1.11 seconds. Elapsed time: 7.98 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,661 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 681 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.6 seconds. Elapsed time: 8.13 seconds; current allocated memory: 234.957 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.957 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.578 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 257.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 264.008 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 80.37 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.23 seconds. CPU system time: 1.8 seconds. Elapsed time: 17.57 seconds; current allocated memory: 31.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.46 seconds. CPU system time: 0.82 seconds. Elapsed time: 7.36 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,661 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 681 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.88 seconds; current allocated memory: 234.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.578 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.426 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.426 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dab_top' consists of the following:
	'load' operation ('solver_xL_load', src/HLS/dab.cpp:61->src/HLS/dab.cpp:97->src/HLS/dab.cpp:108) on static variable 'solver_xL' [28]  (0.000 ns)
	'mul' operation ('mul_ln61', src/HLS/dab.cpp:61->src/HLS/dab.cpp:97->src/HLS/dab.cpp:108) [46]  (3.871 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 257.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 257.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105s_105_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_114s_114ns_114_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_184ns_184s_184_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 257.426 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_105ns_105s_105_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_184ns_184s_184_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dab_top_add_114s_114ns_114_2_1_Adder_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 257.426 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 265.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 258.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.17 seconds. CPU system time: 1.4 seconds. Elapsed time: 17.12 seconds; current allocated memory: 33.188 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.83 seconds. CPU system time: 0.76 seconds. Elapsed time: 7.73 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,661 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 681 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.91 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.84 seconds; current allocated memory: 234.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.574 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 257.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 263.832 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 46.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.91 seconds. CPU system time: 1.34 seconds. Elapsed time: 16.85 seconds; current allocated memory: 31.621 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.348 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.78 seconds. CPU system time: 0.72 seconds. Elapsed time: 7.65 seconds; current allocated memory: 233.039 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,661 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 681 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.88 seconds. CPU system time: 0.54 seconds. Elapsed time: 7.89 seconds; current allocated memory: 235.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.594 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 257.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 264.422 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.22 seconds. CPU system time: 1.39 seconds. Elapsed time: 17.25 seconds; current allocated memory: 32.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.348 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.98 seconds. CPU system time: 0.77 seconds. Elapsed time: 7.83 seconds; current allocated memory: 233.039 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,661 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 681 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.49 seconds. Elapsed time: 7.91 seconds; current allocated memory: 234.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.297 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.594 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 257.441 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 257.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 257.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 257.441 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 257.441 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 264.004 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 80.37 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.28 seconds. CPU system time: 1.36 seconds. Elapsed time: 17.19 seconds; current allocated memory: 31.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 39.4 seconds. CPU system time: 7 seconds. Elapsed time: 44.01 seconds; current allocated memory: 10.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.348 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.6 seconds. CPU system time: 0.81 seconds. Elapsed time: 7.58 seconds; current allocated memory: 233.039 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,661 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 681 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.5 seconds. Elapsed time: 7.94 seconds; current allocated memory: 234.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.297 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.590 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 257.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 263.770 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 29.72 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.67 seconds. CPU system time: 1.44 seconds. Elapsed time: 16.72 seconds; current allocated memory: 31.570 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.348 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.66 seconds. CPU system time: 0.77 seconds. Elapsed time: 7.55 seconds; current allocated memory: 233.039 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,590 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 681 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:165:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:183:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.51 seconds. Elapsed time: 8.04 seconds; current allocated memory: 235.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.598 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:168:19) to (src/HLS/dab.cpp:206:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.449 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 257.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 257.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 257.449 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 257.449 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 264.438 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.3 seconds. CPU system time: 1.4 seconds. Elapsed time: 17.32 seconds; current allocated memory: 32.242 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (src/HLS/dab.cpp:73:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.55 seconds. CPU system time: 1.22 seconds. Elapsed time: 8.9 seconds; current allocated memory: 233.035 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,661 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 681 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.2 seconds. CPU system time: 0.55 seconds. Elapsed time: 8.25 seconds; current allocated memory: 235.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.613 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:19) to (src/HLS/dab.cpp:99:5) in function 'dab_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.469 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.469 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 257.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 257.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 257.469 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 257.469 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 264.473 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.44 seconds. CPU system time: 1.92 seconds. Elapsed time: 19.01 seconds; current allocated memory: 32.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 201.672 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.38 seconds. CPU system time: 1.39 seconds. Elapsed time: 12.11 seconds; current allocated memory: 202.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,824 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 967 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.94 seconds. CPU system time: 0.67 seconds. Elapsed time: 8.73 seconds; current allocated memory: 204.297 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.297 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 204.656 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] warning: out of bound array access on variable 'solver.vE'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 205.277 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:16) to (src/HLS/dab.cpp:92:5) in function 'DabSolver::go_next_state'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'DabSolver::go_next_state' into 'dab_top' (src/HLS/dab.cpp:102) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 227.441 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 227.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 227.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 227.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [RTMG 210-278] Implementing memory 'dab_top_solver_vE_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 227.441 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 227.441 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.42 seconds; current allocated memory: 234.633 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.61 seconds. CPU system time: 2.21 seconds. Elapsed time: 23.47 seconds; current allocated memory: 33.105 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 66.46 seconds. CPU system time: 12.39 seconds. Elapsed time: 79.72 seconds; current allocated memory: 10.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.54 seconds. CPU system time: 1.07 seconds. Elapsed time: 10.73 seconds; current allocated memory: 233.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,124 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.72 seconds. CPU system time: 0.65 seconds. Elapsed time: 8.66 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.324 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.691 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:31) to (src/HLS/dab.cpp:92:5) in function 'dab_top'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 257.539 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.539 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 257.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 257.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 257.539 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 257.539 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 264.727 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.46 seconds. CPU system time: 1.86 seconds. Elapsed time: 21.76 seconds; current allocated memory: 32.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 61.34 seconds. CPU system time: 9.89 seconds. Elapsed time: 69.26 seconds; current allocated memory: 10.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.68 seconds. CPU system time: 0.97 seconds. Elapsed time: 10.8 seconds; current allocated memory: 233.039 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,125 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 752 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 146 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.71 seconds. CPU system time: 0.68 seconds. Elapsed time: 8.64 seconds; current allocated memory: 235.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 235.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 235.742 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:31) to (src/HLS/dab.cpp:92:5) in function 'dab_top'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 257.676 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 257.676 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 257.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 257.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 257.676 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.45 seconds; current allocated memory: 257.676 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.58 seconds; current allocated memory: 264.645 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.67 seconds. CPU system time: 1.85 seconds. Elapsed time: 22 seconds; current allocated memory: 32.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.33 seconds. CPU system time: 1.71 seconds. Elapsed time: 30.86 seconds; current allocated memory: 6.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 201.652 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.16 seconds. CPU system time: 1.72 seconds. Elapsed time: 11.47 seconds; current allocated memory: 202.348 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,125 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 752 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 146 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.86 seconds. Elapsed time: 8.74 seconds; current allocated memory: 204.281 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.281 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 204.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 204.977 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:31) to (src/HLS/dab.cpp:92:5) in function 'dab_top'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 226.824 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 226.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 226.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 226.824 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 226.824 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 233.738 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.33 seconds. CPU system time: 2.72 seconds. Elapsed time: 22.22 seconds; current allocated memory: 32.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:26:35)
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:27:35)
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:28:16)
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:31:20)
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:32:20)
ERROR: [HLS 207-2731] non-const static data member must be initialized out of line (src/HLS/dab.cpp:33:20)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.03 seconds. CPU system time: 0.36 seconds. Elapsed time: 1.41 seconds; current allocated memory: 0.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.352 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.82 seconds. CPU system time: 1.02 seconds. Elapsed time: 7.93 seconds; current allocated memory: 233.043 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,124 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:98:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.9 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.83 seconds; current allocated memory: 234.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.645 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:31) to (src/HLS/dab.cpp:92:5) in function 'dab_top'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.492 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.492 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 257.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 257.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_34ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 257.492 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 257.492 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 264.504 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.19 seconds. CPU system time: 1.62 seconds. Elapsed time: 17.42 seconds; current allocated memory: 32.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.22 seconds. CPU system time: 2.87 seconds. Elapsed time: 27.43 seconds; current allocated memory: 6.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 63.82 seconds. CPU system time: 28.45 seconds. Elapsed time: 90.21 seconds; current allocated memory: 10.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 78.29 seconds. CPU system time: 15.08 seconds. Elapsed time: 82.46 seconds; current allocated memory: 15.652 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 227.047 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.76 seconds. CPU system time: 1.4 seconds. Elapsed time: 10.28 seconds; current allocated memory: 228.145 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,468 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 775 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.59 seconds. Elapsed time: 8.32 seconds; current allocated memory: 230.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.152 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 230.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 230.922 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:31) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 252.961 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 252.961 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.62 seconds; current allocated memory: 252.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.54 seconds; current allocated memory: 252.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_65ns_178_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_114s_67ns_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49s_34ns_81_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_51ns_114_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 252.961 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.45 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.59 seconds; current allocated memory: 252.961 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.46 seconds; current allocated memory: 260.594 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.31 seconds. CPU system time: 2.58 seconds. Elapsed time: 21.34 seconds; current allocated memory: 33.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 227.047 MB.
INFO: [HLS 200-10] Analyzing design file 'src/HLS/dab.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.03 seconds. CPU system time: 0.99 seconds. Elapsed time: 10.15 seconds; current allocated memory: 228.145 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,468 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 775 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dvd/dab_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/home/dvd/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state1()' (src/HLS/dab.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'DabSolver::update_state2()' (src/HLS/dab.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state1()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::update_state2()' into 'DabSolver::go_next_state()' (src/HLS/dab.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::set_pwm(ap_uint<1>, ap_uint<1>)' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::go_next_state()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxL()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC1()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'DabSolver::getxC2()' into 'dab_top(ap_uint<1>, ap_uint<1>, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<64, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/HLS/dab.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.65 seconds. Elapsed time: 8.45 seconds; current allocated memory: 230.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.152 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 230.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 230.926 MB.
INFO: [XFORM 203-102] Partitioning array 'solver.vE' automatically.
INFO: [XFORM 203-102] Partitioning array 'solver.iJ' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/HLS/dab.cpp:54:31) to (src/HLS/dab.cpp:98:5) in function 'dab_top'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 252.855 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 252.855 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dab_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 252.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 252.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dab_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/s2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xL' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dab_top/out_xC2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dab_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'solver_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_vE_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_xC2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'solver_iJ_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_105s_69ns_172_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_111s_65ns_175_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_111s_67ns_177_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49s_37ns_84_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_65s_48ns_111_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dab_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 252.855 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 252.855 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 260.590 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dab_top.
INFO: [VLOG 209-307] Generating Verilog RTL for dab_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.54 seconds. CPU system time: 1.78 seconds. Elapsed time: 20.8 seconds; current allocated memory: 33.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 101.64 seconds. CPU system time: 29.37 seconds. Elapsed time: 116.69 seconds; current allocated memory: 15.648 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 17.12 seconds. CPU system time: 4 seconds. Elapsed time: 29.73 seconds; current allocated memory: 6.344 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dab_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dab_top dab_top 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dab_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 17.86 seconds. CPU system time: 1.15 seconds. Elapsed time: 27.52 seconds; current allocated memory: 6.059 MB.
