{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765788466176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765788466176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 15 14:17:46 2025 " "Processing started: Mon Dec 15 14:17:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765788466176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765788466176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ripple_counter_4bit -c ripple_counter_4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ripple_counter_4bit -c ripple_counter_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765788466176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765788466444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765788466444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_counter_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_counter_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_4bit " "Found entity 1: ripple_counter_4bit" {  } { { "ripple_counter_4bit.v" "" { Text "C:/Digital electronics/ripple_counter_4bit/ripple_counter_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765788472657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765788472657 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q ripple_counter_4bit.v(10) " "Verilog HDL Procedural Assignment error at ripple_counter_4bit.v(10): object \"q\" on left-hand side of assignment must have a variable data type" {  } { { "ripple_counter_4bit.v" "" { Text "C:/Digital electronics/ripple_counter_4bit/ripple_counter_4bit.v" 10 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1765788472658 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q ripple_counter_4bit.v(12) " "Verilog HDL Procedural Assignment error at ripple_counter_4bit.v(12): object \"q\" on left-hand side of assignment must have a variable data type" {  } { { "ripple_counter_4bit.v" "" { Text "C:/Digital electronics/ripple_counter_4bit/ripple_counter_4bit.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1765788472658 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q ripple_counter_4bit.v(18) " "Verilog HDL Procedural Assignment error at ripple_counter_4bit.v(18): object \"q\" on left-hand side of assignment must have a variable data type" {  } { { "ripple_counter_4bit.v" "" { Text "C:/Digital electronics/ripple_counter_4bit/ripple_counter_4bit.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1765788472658 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q ripple_counter_4bit.v(20) " "Verilog HDL Procedural Assignment error at ripple_counter_4bit.v(20): object \"q\" on left-hand side of assignment must have a variable data type" {  } { { "ripple_counter_4bit.v" "" { Text "C:/Digital electronics/ripple_counter_4bit/ripple_counter_4bit.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1765788472658 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q ripple_counter_4bit.v(26) " "Verilog HDL Procedural Assignment error at ripple_counter_4bit.v(26): object \"q\" on left-hand side of assignment must have a variable data type" {  } { { "ripple_counter_4bit.v" "" { Text "C:/Digital electronics/ripple_counter_4bit/ripple_counter_4bit.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1765788472658 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q ripple_counter_4bit.v(28) " "Verilog HDL Procedural Assignment error at ripple_counter_4bit.v(28): object \"q\" on left-hand side of assignment must have a variable data type" {  } { { "ripple_counter_4bit.v" "" { Text "C:/Digital electronics/ripple_counter_4bit/ripple_counter_4bit.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1765788472658 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q ripple_counter_4bit.v(34) " "Verilog HDL Procedural Assignment error at ripple_counter_4bit.v(34): object \"q\" on left-hand side of assignment must have a variable data type" {  } { { "ripple_counter_4bit.v" "" { Text "C:/Digital electronics/ripple_counter_4bit/ripple_counter_4bit.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1765788472658 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q ripple_counter_4bit.v(36) " "Verilog HDL Procedural Assignment error at ripple_counter_4bit.v(36): object \"q\" on left-hand side of assignment must have a variable data type" {  } { { "ripple_counter_4bit.v" "" { Text "C:/Digital electronics/ripple_counter_4bit/ripple_counter_4bit.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1765788472658 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765788472777 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 15 14:17:52 2025 " "Processing ended: Mon Dec 15 14:17:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765788472777 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765788472777 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765788472777 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765788472777 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765788473454 ""}
