[2025-09-17 19:25:05] START suite=cs trace=cassandra_phase1_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 5722970 heartbeat IPC: 1.747 cumulative IPC: 1.747 (Simulation time: 00 hr 00 min 59 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 9439889 cumulative IPC: 2.119 (Simulation time: 00 hr 01 min 42 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 9439889 cumulative IPC: 2.119 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 9439890 heartbeat IPC: 2.69 cumulative IPC: 5 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 30000012 cycles: 22135914 heartbeat IPC: 0.7876 cumulative IPC: 0.7876 (Simulation time: 00 hr 02 min 58 sec)
Heartbeat CPU 0 instructions: 40000015 cycles: 36084627 heartbeat IPC: 0.7169 cumulative IPC: 0.7506 (Simulation time: 00 hr 04 min 28 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 49711240 heartbeat IPC: 0.7339 cumulative IPC: 0.7449 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 63243904 heartbeat IPC: 0.739 cumulative IPC: 0.7434 (Simulation time: 00 hr 07 min 26 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 78858347 heartbeat IPC: 0.6404 cumulative IPC: 0.7203 (Simulation time: 00 hr 08 min 54 sec)
Heartbeat CPU 0 instructions: 80000021 cycles: 93724456 heartbeat IPC: 0.6727 cumulative IPC: 0.7119 (Simulation time: 00 hr 10 min 25 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 106210926 heartbeat IPC: 0.8009 cumulative IPC: 0.7234 (Simulation time: 00 hr 11 min 56 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000023 cycles: 121757291 heartbeat IPC: 0.6432 cumulative IPC: 0.7123 (Simulation time: 00 hr 13 min 31 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 137678479 heartbeat IPC: 0.6281 cumulative IPC: 0.7018 (Simulation time: 00 hr 14 min 56 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 144281139 cumulative IPC: 0.6931 (Simulation time: 00 hr 16 min 31 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 144281139 cumulative IPC: 0.6931 (Simulation time: 00 hr 16 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6931 instructions: 100000004 cycles: 144281139
CPU 0 Branch Prediction Accuracy: 98.81% MPKI: 0.03714 Average ROB Occupancy at Mispredict: 9.821e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00384
BRANCH_INDIRECT: 0.03186
BRANCH_CONDITIONAL: 0.00144
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 5645643
LQ_STALL: 312696
SQ_STALL: 285644


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 160.92159
REPLAY_LOAD: 79.38308
NON_REPLAY_LOAD: 30.77195

== Total ==
ADDR_TRANS: 1890185
REPLAY_LOAD: 2062293
NON_REPLAY_LOAD: 1693165

== Counts ==
ADDR_TRANS: 11746
REPLAY_LOAD: 25979
NON_REPLAY_LOAD: 55023

cpu0->cpu0_STLB TOTAL        ACCESS:     712154 HIT:     477044 MISS:     235110 MSHR_MERGE:         12
cpu0->cpu0_STLB LOAD         ACCESS:     712154 HIT:     477044 MISS:     235110 MSHR_MERGE:         12
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 221.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2677235 HIT:    1207502 MISS:    1469733 MSHR_MERGE:     112651
cpu0->cpu0_L2C LOAD         ACCESS:    1264484 HIT:     581344 MISS:     683140 MSHR_MERGE:      23001
cpu0->cpu0_L2C RFO          ACCESS:     106791 HIT:      41199 MISS:      65592 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     551556 HIT:     233817 MISS:     317739 MSHR_MERGE:      89650
cpu0->cpu0_L2C WRITE        ACCESS:     289023 HIT:     288574 MISS:        449 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     465381 HIT:      62568 MISS:     402813 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     403468 ISSUED:     403468 USEFUL:     138756 USELESS:       7338
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 93.37 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3557022 HIT:    2796120 MISS:     760902 MSHR_MERGE:     251959
cpu0->cpu0_L1I LOAD         ACCESS:    3557022 HIT:    2796120 MISS:     760902 MSHR_MERGE:     251959
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 37.29 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14701486 HIT:   12593294 MISS:    2108192 MSHR_MERGE:     632247
cpu0->cpu0_L1D LOAD         ACCESS:    9617754 HIT:    8620756 MISS:     996998 MSHR_MERGE:     241457
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     681945 HIT:     462385 MISS:     219560 MSHR_MERGE:      71335
cpu0->cpu0_L1D WRITE        ACCESS:    3860820 HIT:    3446326 MISS:     414494 MSHR_MERGE:     307696
cpu0->cpu0_L1D TRANSLATION  ACCESS:     540967 HIT:      63827 MISS:     477140 MSHR_MERGE:      11759
cpu0->cpu0_L1D PREFETCH REQUESTED:     843631 ISSUED:     681945 USEFUL:     122117 USELESS:       6886
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 79.19 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2898939 HIT:    2724456 MISS:     174483 MSHR_MERGE:      93934
cpu0->cpu0_ITLB LOAD         ACCESS:    2898939 HIT:    2724456 MISS:     174483 MSHR_MERGE:      93934
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 46.14 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13240434 HIT:   12460819 MISS:     779615 MSHR_MERGE:     148010
cpu0->cpu0_DTLB LOAD         ACCESS:   13240434 HIT:   12460819 MISS:     779615 MSHR_MERGE:     148010
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 81 cycles
cpu0->LLC TOTAL        ACCESS:    1581511 HIT:     505166 MISS:    1076345 MSHR_MERGE:       4987
cpu0->LLC LOAD         ACCESS:     660139 HIT:     171934 MISS:     488205 MSHR_MERGE:        139
cpu0->LLC RFO          ACCESS:      65592 HIT:      22892 MISS:      42700 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     228089 HIT:       7780 MISS:     220309 MSHR_MERGE:       4848
cpu0->LLC WRITE        ACCESS:     224878 HIT:     224475 MISS:        403 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     402813 HIT:      78085 MISS:     324728 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      31359
  ROW_BUFFER_MISS:    1039572
  AVG DBUS CONGESTED CYCLE: 7.588
Channel 0 WQ ROW_BUFFER_HIT:      61854
  ROW_BUFFER_MISS:     129432
  FULL:          0
Channel 0 REFRESHES ISSUED:      12024

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       227245        83828        33968        74517
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1544        10559        10268       107767
  STLB miss resolved @ L2C                0         1613         8834        17718        79621
  STLB miss resolved @ LLC                0         1084        13355        29378        48552
  STLB miss resolved @ MEM                0         1625        23925        32742       290148

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              18596         3173        74511        13851         9815
---------------------------------------------------------------
  STLB miss resolved @ L1D              163           87          778         2903         2901
  STLB miss resolved @ L2C              327          111         1231         2369         1425
  STLB miss resolved @ LLC              556          142         1915        10126         2807
  STLB miss resolved @ MEM              286          125         1473         7835        13645
[2025-09-17 19:41:36] END   suite=cs trace=cassandra_phase1_core3 (rc=0)
