{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1762185419739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1762185419740 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPU_top 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"FPU_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1762185419744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762185419779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762185419779 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1762185420093 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1762185420108 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1762185420145 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1762185420343 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1762185428435 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_clk~inputCLKENA0 99 global CLKCTRL_G15 " "i_clk~inputCLKENA0 with 99 fanout uses global clock CLKCTRL_G15" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1762185428719 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1762185428719 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1762185428719 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_ROUTED_THROUGH_CORE_ROUTING_WARNING_WITH_NAME_LOC" "global clock driver i_clk~inputCLKENA0 CLKCTRL_G15 " "Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver i_clk~inputCLKENA0, placed at CLKCTRL_G15" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad i_clk PIN_AA26 " "Refclk input I/O pad i_clk is placed onto PIN_AA26" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1762185428719 ""}  } {  } 0 16469 "Source REFCLK I/O cannot be routed using dedicated clock routing for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1762185428719 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1762185428719 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762185428720 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762185428723 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762185428724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762185428725 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1762185428726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1762185428726 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762185428726 ""}
{ "Info" "ISTA_SDC_FOUND" "FPU_top.out.sdc " "Reading SDC File: 'FPU_top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1762185429199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 75 i_floating_a\[0\] port " "Ignored filter at FPU_top.out.sdc(75): i_floating_a\[0\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 75 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[0\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429201 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 76 i_floating_a\[1\] port " "Ignored filter at FPU_top.out.sdc(76): i_floating_a\[1\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 76 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[1\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429201 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 77 i_floating_a\[2\] port " "Ignored filter at FPU_top.out.sdc(77): i_floating_a\[2\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[2\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429202 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 78 i_floating_a\[3\] port " "Ignored filter at FPU_top.out.sdc(78): i_floating_a\[3\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[3\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429202 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 79 i_floating_a\[4\] port " "Ignored filter at FPU_top.out.sdc(79): i_floating_a\[4\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[4\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429202 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 80 i_floating_a\[5\] port " "Ignored filter at FPU_top.out.sdc(80): i_floating_a\[5\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[5\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429202 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 81 i_floating_a\[6\] port " "Ignored filter at FPU_top.out.sdc(81): i_floating_a\[6\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[6\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429203 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 82 i_floating_a\[7\] port " "Ignored filter at FPU_top.out.sdc(82): i_floating_a\[7\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 82 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[7\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429203 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 83 i_floating_a\[8\] port " "Ignored filter at FPU_top.out.sdc(83): i_floating_a\[8\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 83 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[8\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429203 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 84 i_floating_a\[9\] port " "Ignored filter at FPU_top.out.sdc(84): i_floating_a\[9\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 84 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[9\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429203 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 85 i_floating_a\[10\] port " "Ignored filter at FPU_top.out.sdc(85): i_floating_a\[10\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 85 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[10\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429204 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 86 i_floating_a\[11\] port " "Ignored filter at FPU_top.out.sdc(86): i_floating_a\[11\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 86 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[11\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429204 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 87 i_floating_a\[12\] port " "Ignored filter at FPU_top.out.sdc(87): i_floating_a\[12\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 87 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[12\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429204 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 88 i_floating_a\[13\] port " "Ignored filter at FPU_top.out.sdc(88): i_floating_a\[13\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 88 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[13\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429204 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 89 i_floating_a\[14\] port " "Ignored filter at FPU_top.out.sdc(89): i_floating_a\[14\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 89 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[14\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429204 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 90 i_floating_a\[15\] port " "Ignored filter at FPU_top.out.sdc(90): i_floating_a\[15\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 90 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[15\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429205 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 91 i_floating_a\[16\] port " "Ignored filter at FPU_top.out.sdc(91): i_floating_a\[16\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 91 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[16\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429205 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 92 i_floating_a\[17\] port " "Ignored filter at FPU_top.out.sdc(92): i_floating_a\[17\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 92 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[17\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[17\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429205 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 93 i_floating_a\[18\] port " "Ignored filter at FPU_top.out.sdc(93): i_floating_a\[18\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 93 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[18\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[18\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429205 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 94 i_floating_a\[19\] port " "Ignored filter at FPU_top.out.sdc(94): i_floating_a\[19\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 94 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[19\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[19\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429206 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 95 i_floating_a\[20\] port " "Ignored filter at FPU_top.out.sdc(95): i_floating_a\[20\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 95 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[20\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[20\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429206 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 96 i_floating_a\[21\] port " "Ignored filter at FPU_top.out.sdc(96): i_floating_a\[21\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 96 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[21\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[21\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429206 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 97 i_floating_a\[22\] port " "Ignored filter at FPU_top.out.sdc(97): i_floating_a\[22\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 97 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[22\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[22\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429206 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 98 i_floating_a\[23\] port " "Ignored filter at FPU_top.out.sdc(98): i_floating_a\[23\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 98 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[23\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[23\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429207 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 99 i_floating_a\[24\] port " "Ignored filter at FPU_top.out.sdc(99): i_floating_a\[24\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 99 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[24\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[24\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429207 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 100 i_floating_a\[25\] port " "Ignored filter at FPU_top.out.sdc(100): i_floating_a\[25\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 100 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[25\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[25\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429207 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 101 i_floating_a\[26\] port " "Ignored filter at FPU_top.out.sdc(101): i_floating_a\[26\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 101 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[26\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[26\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429207 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 102 i_floating_a\[27\] port " "Ignored filter at FPU_top.out.sdc(102): i_floating_a\[27\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 102 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[27\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[27\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429208 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 103 i_floating_a\[28\] port " "Ignored filter at FPU_top.out.sdc(103): i_floating_a\[28\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 103 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[28\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[28\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429208 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 104 i_floating_a\[29\] port " "Ignored filter at FPU_top.out.sdc(104): i_floating_a\[29\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 104 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(104): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[29\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[29\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429208 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 105 i_floating_a\[30\] port " "Ignored filter at FPU_top.out.sdc(105): i_floating_a\[30\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 105 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(105): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[30\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[30\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429208 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 106 i_floating_a\[31\] port " "Ignored filter at FPU_top.out.sdc(106): i_floating_a\[31\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 106 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[31\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[31\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429208 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 107 i_floating_b\[0\] port " "Ignored filter at FPU_top.out.sdc(107): i_floating_b\[0\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 107 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(107): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[0\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429209 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 108 i_floating_b\[1\] port " "Ignored filter at FPU_top.out.sdc(108): i_floating_b\[1\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 108 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(108): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[1\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429209 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 109 i_floating_b\[2\] port " "Ignored filter at FPU_top.out.sdc(109): i_floating_b\[2\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 109 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(109): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[2\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429209 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 110 i_floating_b\[3\] port " "Ignored filter at FPU_top.out.sdc(110): i_floating_b\[3\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 110 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[3\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429209 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 111 i_floating_b\[4\] port " "Ignored filter at FPU_top.out.sdc(111): i_floating_b\[4\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 111 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(111): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[4\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429210 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 112 i_floating_b\[5\] port " "Ignored filter at FPU_top.out.sdc(112): i_floating_b\[5\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 112 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[5\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429210 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 113 i_floating_b\[6\] port " "Ignored filter at FPU_top.out.sdc(113): i_floating_b\[6\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 113 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[6\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429210 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 114 i_floating_b\[7\] port " "Ignored filter at FPU_top.out.sdc(114): i_floating_b\[7\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 114 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[7\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429210 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 115 i_floating_b\[8\] port " "Ignored filter at FPU_top.out.sdc(115): i_floating_b\[8\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 115 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[8\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429210 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 116 i_floating_b\[9\] port " "Ignored filter at FPU_top.out.sdc(116): i_floating_b\[9\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 116 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[9\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429211 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 117 i_floating_b\[10\] port " "Ignored filter at FPU_top.out.sdc(117): i_floating_b\[10\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 117 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(117): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[10\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429211 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 118 i_floating_b\[11\] port " "Ignored filter at FPU_top.out.sdc(118): i_floating_b\[11\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 118 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[11\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429211 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 119 i_floating_b\[12\] port " "Ignored filter at FPU_top.out.sdc(119): i_floating_b\[12\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 119 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[12\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429211 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 120 i_floating_b\[13\] port " "Ignored filter at FPU_top.out.sdc(120): i_floating_b\[13\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[13\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429212 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 121 i_floating_b\[14\] port " "Ignored filter at FPU_top.out.sdc(121): i_floating_b\[14\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 121 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[14\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429212 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 122 i_floating_b\[15\] port " "Ignored filter at FPU_top.out.sdc(122): i_floating_b\[15\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 122 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[15\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429212 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 123 i_floating_b\[16\] port " "Ignored filter at FPU_top.out.sdc(123): i_floating_b\[16\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 123 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 123 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(123): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[16\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429212 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 124 i_floating_b\[17\] port " "Ignored filter at FPU_top.out.sdc(124): i_floating_b\[17\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 124 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[17\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[17\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429213 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 125 i_floating_b\[18\] port " "Ignored filter at FPU_top.out.sdc(125): i_floating_b\[18\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 125 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[18\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[18\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429213 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 126 i_floating_b\[19\] port " "Ignored filter at FPU_top.out.sdc(126): i_floating_b\[19\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 126 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(126): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[19\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[19\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429213 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 127 i_floating_b\[20\] port " "Ignored filter at FPU_top.out.sdc(127): i_floating_b\[20\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 127 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[20\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[20\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429213 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 128 i_floating_b\[21\] port " "Ignored filter at FPU_top.out.sdc(128): i_floating_b\[21\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 128 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[21\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[21\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429214 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 129 i_floating_b\[22\] port " "Ignored filter at FPU_top.out.sdc(129): i_floating_b\[22\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 129 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 129 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(129): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[22\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[22\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429214 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 130 i_floating_b\[23\] port " "Ignored filter at FPU_top.out.sdc(130): i_floating_b\[23\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 130 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[23\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[23\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429214 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 131 i_floating_b\[24\] port " "Ignored filter at FPU_top.out.sdc(131): i_floating_b\[24\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 131 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 131 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[24\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[24\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429214 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 132 i_floating_b\[25\] port " "Ignored filter at FPU_top.out.sdc(132): i_floating_b\[25\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 132 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(132): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[25\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[25\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429215 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 133 i_floating_b\[26\] port " "Ignored filter at FPU_top.out.sdc(133): i_floating_b\[26\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 133 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 133 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[26\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[26\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429215 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 134 i_floating_b\[27\] port " "Ignored filter at FPU_top.out.sdc(134): i_floating_b\[27\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 134 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[27\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[27\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429215 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 135 i_floating_b\[28\] port " "Ignored filter at FPU_top.out.sdc(135): i_floating_b\[28\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 135 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 135 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[28\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[28\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429215 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 136 i_floating_b\[29\] port " "Ignored filter at FPU_top.out.sdc(136): i_floating_b\[29\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 136 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(136): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[29\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[29\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429216 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 137 i_floating_b\[30\] port " "Ignored filter at FPU_top.out.sdc(137): i_floating_b\[30\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 137 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 137 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(137): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[30\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[30\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429216 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 138 i_floating_b\[31\] port " "Ignored filter at FPU_top.out.sdc(138): i_floating_b\[31\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 138 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(138): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[31\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[31\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429216 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 139 i_fpu_op\[0\] port " "Ignored filter at FPU_top.out.sdc(139): i_fpu_op\[0\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 139 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 139 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_fpu_op\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_fpu_op\[0\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429216 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 147 o_floating_result\[0\] port " "Ignored filter at FPU_top.out.sdc(147): o_floating_result\[0\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 147 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 147 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(147): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[0\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429217 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 148 o_floating_result\[1\] port " "Ignored filter at FPU_top.out.sdc(148): o_floating_result\[1\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 148 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 148 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(148): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[1\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429217 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 149 o_floating_result\[2\] port " "Ignored filter at FPU_top.out.sdc(149): o_floating_result\[2\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 149 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 149 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(149): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[2\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429217 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 150 o_floating_result\[3\] port " "Ignored filter at FPU_top.out.sdc(150): o_floating_result\[3\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 150 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 150 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(150): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[3\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429217 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 151 o_floating_result\[4\] port " "Ignored filter at FPU_top.out.sdc(151): o_floating_result\[4\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 151 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 151 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(151): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[4\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429218 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 152 o_floating_result\[5\] port " "Ignored filter at FPU_top.out.sdc(152): o_floating_result\[5\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 152 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 152 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(152): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[5\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429218 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 153 o_floating_result\[6\] port " "Ignored filter at FPU_top.out.sdc(153): o_floating_result\[6\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 153 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 153 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(153): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[6\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429218 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 154 o_floating_result\[7\] port " "Ignored filter at FPU_top.out.sdc(154): o_floating_result\[7\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 154 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[7\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429218 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 155 o_floating_result\[8\] port " "Ignored filter at FPU_top.out.sdc(155): o_floating_result\[8\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 155 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(155): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[8\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429219 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 156 o_floating_result\[9\] port " "Ignored filter at FPU_top.out.sdc(156): o_floating_result\[9\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 156 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 156 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(156): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[9\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429219 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 157 o_floating_result\[10\] port " "Ignored filter at FPU_top.out.sdc(157): o_floating_result\[10\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 157 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(157): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[10\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429219 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 158 o_floating_result\[11\] port " "Ignored filter at FPU_top.out.sdc(158): o_floating_result\[11\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 158 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(158): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[11\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429219 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 159 o_floating_result\[12\] port " "Ignored filter at FPU_top.out.sdc(159): o_floating_result\[12\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 159 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 159 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(159): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[12\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429220 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 160 o_floating_result\[13\] port " "Ignored filter at FPU_top.out.sdc(160): o_floating_result\[13\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 160 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 160 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(160): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[13\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429220 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 161 o_floating_result\[14\] port " "Ignored filter at FPU_top.out.sdc(161): o_floating_result\[14\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 161 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 161 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[14\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429220 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 162 o_floating_result\[15\] port " "Ignored filter at FPU_top.out.sdc(162): o_floating_result\[15\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 162 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 162 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[15\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429220 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 163 o_floating_result\[16\] port " "Ignored filter at FPU_top.out.sdc(163): o_floating_result\[16\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 163 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[16\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429221 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 164 o_floating_result\[17\] port " "Ignored filter at FPU_top.out.sdc(164): o_floating_result\[17\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 164 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 164 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[17\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429221 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 165 o_floating_result\[18\] port " "Ignored filter at FPU_top.out.sdc(165): o_floating_result\[18\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 165 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 165 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[18\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429221 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 166 o_floating_result\[19\] port " "Ignored filter at FPU_top.out.sdc(166): o_floating_result\[19\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 166 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 166 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[19\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429221 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 167 o_floating_result\[20\] port " "Ignored filter at FPU_top.out.sdc(167): o_floating_result\[20\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 167 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 167 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[20\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429222 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 168 o_floating_result\[21\] port " "Ignored filter at FPU_top.out.sdc(168): o_floating_result\[21\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 168 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 168 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[21\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429222 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 169 o_floating_result\[22\] port " "Ignored filter at FPU_top.out.sdc(169): o_floating_result\[22\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 169 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 169 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[22\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429222 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 170 o_floating_result\[23\] port " "Ignored filter at FPU_top.out.sdc(170): o_floating_result\[23\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 170 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 170 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[23\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429222 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 171 o_floating_result\[24\] port " "Ignored filter at FPU_top.out.sdc(171): o_floating_result\[24\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 171 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 171 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[24\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429223 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 172 o_floating_result\[25\] port " "Ignored filter at FPU_top.out.sdc(172): o_floating_result\[25\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 172 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[25\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429223 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 173 o_floating_result\[26\] port " "Ignored filter at FPU_top.out.sdc(173): o_floating_result\[26\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 173 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[26\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429223 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 174 o_floating_result\[27\] port " "Ignored filter at FPU_top.out.sdc(174): o_floating_result\[27\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 174 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 174 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[27\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429223 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 175 o_floating_result\[28\] port " "Ignored filter at FPU_top.out.sdc(175): o_floating_result\[28\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 175 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 175 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[28\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429223 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 176 o_floating_result\[29\] port " "Ignored filter at FPU_top.out.sdc(176): o_floating_result\[29\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 176 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 176 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[29\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429224 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 177 o_floating_result\[30\] port " "Ignored filter at FPU_top.out.sdc(177): o_floating_result\[30\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 177 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 177 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[30\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429224 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 178 o_floating_result\[31\] port " "Ignored filter at FPU_top.out.sdc(178): o_floating_result\[31\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762185429224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 178 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(178): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[31\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762185429224 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762185429224 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1762185429227 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1762185429227 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762185429228 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762185429228 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLK_50MHZ " "  20.000    CLK_50MHZ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762185429228 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1762185429228 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762185429257 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1762185429258 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762185429258 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762185429297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762185433293 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1762185433477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762185437257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762185439037 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762185440972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762185440972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762185441803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1762185445821 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762185445821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1762185447438 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1762185447438 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1762185447438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762185447439 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1762185449126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762185449158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762185449608 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762185449609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762185450040 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762185453227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/output_files/FPU_top.fit.smsg " "Generated suppressed messages file /home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/output_files/FPU_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762185453504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 200 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 200 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1840 " "Peak virtual memory: 1840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762185453918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  3 22:57:33 2025 " "Processing ended: Mon Nov  3 22:57:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762185453918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762185453918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762185453918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762185453918 ""}
