// Seed: 2549838092
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_4;
  reg id_5;
  always @(posedge id_4) begin
    id_5 <= 1;
  end
  wor id_6 = id_5 <= 1 - id_4[1];
endmodule
module module_1 (
    input  tri0  id_0,
    output wand  id_1,
    input  uwire id_2,
    output tri0  id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  integer id_5;
  assign id_2 = id_3[1] - 1'd0;
  id_6(
      .id_0(id_1), .id_1(1), .id_2(1)
  ); module_0(
      id_4, id_5, id_2
  ); id_7 :
  assert property (@(posedge 1) 1)
  else $display;
endmodule
