--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml DEM_MOORE.twx DEM_MOORE.ncd -o DEM_MOORE.twr DEM_MOORE.pcf

Design file:              DEM_MOORE.ncd
Physical constraint file: DEM_MOORE.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CKHT
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN0        |    2.560(F)|      SLOW  |   -0.819(F)|      FAST  |CKHT_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CKHT to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ANODE<0>    |        11.511(F)|      SLOW  |         4.794(F)|      FAST  |CKHT_BUFGP        |   0.000|
ANODE<1>    |        11.588(F)|      SLOW  |         4.835(F)|      FAST  |CKHT_BUFGP        |   0.000|
ANODE<2>    |        11.483(F)|      SLOW  |         4.781(F)|      FAST  |CKHT_BUFGP        |   0.000|
ANODE<3>    |        11.389(F)|      SLOW  |         4.720(F)|      FAST  |CKHT_BUFGP        |   0.000|
ANODE<4>    |        10.644(F)|      SLOW  |         4.422(F)|      FAST  |CKHT_BUFGP        |   0.000|
ANODE<5>    |        10.913(F)|      SLOW  |         4.563(F)|      FAST  |CKHT_BUFGP        |   0.000|
ANODE<6>    |        11.300(F)|      SLOW  |         4.666(F)|      FAST  |CKHT_BUFGP        |   0.000|
ANODE<7>    |        11.602(F)|      SLOW  |         4.831(F)|      FAST  |CKHT_BUFGP        |   0.000|
LED<0>      |         9.821(F)|      SLOW  |         4.098(F)|      FAST  |CKHT_BUFGP        |   0.000|
LED<1>      |         9.359(F)|      SLOW  |         3.833(F)|      FAST  |CKHT_BUFGP        |   0.000|
LED<2>      |         9.709(F)|      SLOW  |         4.088(F)|      FAST  |CKHT_BUFGP        |   0.000|
LED<3>      |        11.301(F)|      SLOW  |         4.468(F)|      FAST  |CKHT_BUFGP        |   0.000|
LED<4>      |        10.480(F)|      SLOW  |         4.277(F)|      FAST  |CKHT_BUFGP        |   0.000|
LED<5>      |        10.027(F)|      SLOW  |         4.023(F)|      FAST  |CKHT_BUFGP        |   0.000|
SSEG<0>     |        10.697(F)|      SLOW  |         4.192(F)|      FAST  |CKHT_BUFGP        |   0.000|
SSEG<1>     |        10.751(F)|      SLOW  |         4.031(F)|      FAST  |CKHT_BUFGP        |   0.000|
SSEG<2>     |        10.886(F)|      SLOW  |         4.128(F)|      FAST  |CKHT_BUFGP        |   0.000|
SSEG<3>     |        10.390(F)|      SLOW  |         4.090(F)|      FAST  |CKHT_BUFGP        |   0.000|
SSEG<4>     |        10.560(F)|      SLOW  |         4.167(F)|      FAST  |CKHT_BUFGP        |   0.000|
SSEG<5>     |        11.539(F)|      SLOW  |         4.494(F)|      FAST  |CKHT_BUFGP        |   0.000|
SSEG<6>     |        11.304(F)|      SLOW  |         4.422(F)|      FAST  |CKHT_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |         |         |         |    3.957|
---------------+---------+---------+---------+---------+


Analysis completed Tue Jul 28 08:58:58 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



