
---------- Begin Simulation Statistics ----------
final_tick                                19545220000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    302                       # Simulator instruction rate (inst/s)
host_mem_usage                                9483888                       # Number of bytes of host memory used
host_op_rate                                      310                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46502.50                       # Real time elapsed on the host
host_tick_rate                                 265988                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14065139                       # Number of instructions simulated
sim_ops                                      14423196                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012369                       # Number of seconds simulated
sim_ticks                                 12369106875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.258766                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  410277                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               426223                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                738                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6782                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            431678                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6488                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7491                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1003                       # Number of indirect misses.
system.cpu.branchPred.lookups                  487947                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21169                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          826                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2951796                       # Number of instructions committed
system.cpu.committedOps                       3012374                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.123660                       # CPI: cycles per instruction
system.cpu.discardedOps                         16401                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1662219                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            142043                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           759755                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3041404                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.320137                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      604                       # number of quiesce instructions executed
system.cpu.numCycles                          9220406                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       604                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2071905     68.78%     68.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2507      0.08%     68.86% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::MemRead                 151286      5.02%     73.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite                786676     26.11%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3012374                       # Class of committed instruction
system.cpu.quiesceCycles                     10570165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6179002                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1406                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        702196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              256890                       # Transaction distribution
system.membus.trans_dist::ReadResp             263168                       # Transaction distribution
system.membus.trans_dist::WriteReq              94101                       # Transaction distribution
system.membus.trans_dist::WriteResp             94101                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          618                       # Transaction distribution
system.membus.trans_dist::WriteClean                6                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5790                       # Transaction distribution
system.membus.trans_dist::ReadExReq               323                       # Transaction distribution
system.membus.trans_dist::ReadExResp              323                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5607                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           672                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       344589                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        344589                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       692108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       704973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       689178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       689178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1410777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       358784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       358784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       122240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22053552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22053552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22534576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1046909                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001361                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036869                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1045484     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    1425      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1046909                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1652649571                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13073500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16126218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2556875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12713630                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1501741955                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           29083000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       525377                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       525377                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4634                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1355776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1355776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1419394                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7282                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21692416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21692416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22558728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2454480625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             19.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2013785028                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1079105000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5298362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3973771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9272133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5298362                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3973771                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9272133                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5298362                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9272133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3973771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18544265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3973771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9272133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13245904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3973771                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1366307                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5340078                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3973771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13245904                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1366307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18585982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       256269                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       256269                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        88320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        88320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       677888                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       689178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21692416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22053552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       404930                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       404930    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       404930                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    847283375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1369659000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    448733450                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15895085                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    464628534                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     15895085                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     10610629                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26505713                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    464628534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     26505713                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    491134248                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5439488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36372480                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16252928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33882112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       169984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7888896                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4915200                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5298362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2495528280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    439764007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2940590648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1425259251                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1313993659                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2739252910                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5298362                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3920787531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1753757666                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5679843558                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     15730804                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1324590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     17055395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6622952                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5298362                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     11921313                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     22353756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6622952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     28976708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     20536325                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5298362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     25834687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5298362                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     10596723                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     15895085                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     25834687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     10596723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5298362                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     41729771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       358848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       360512                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       358848                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       358848                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5607                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5633                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     29011634                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       134529                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       29146163                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     29011634                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     29011634                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     29011634                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       134529                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      29146163                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16252928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16463088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5439488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5692416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       253952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              257238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        84992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88944                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5298362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5312267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1313993659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1366307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5013782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1330984376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3228689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15895085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1324590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    439764007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            460212371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3228689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5298362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21207352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1324590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1753757666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1366307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5013782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1791196747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    338735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001471528250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          121                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          121                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              462495                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              94742                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      257238                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88944                       # Number of write requests accepted
system.mem_ctrls.readBursts                    257238                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    226                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5544                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8271511480                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1285060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15018076480                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32183.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58433.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       130                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   239604                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82529                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                257237                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  226261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    260                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.172353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   837.950499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.877245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          791      3.32%      3.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          659      2.77%      6.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          375      1.57%      7.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          388      1.63%      9.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          444      1.86%     11.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          289      1.21%     12.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          335      1.41%     13.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          382      1.60%     15.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20166     84.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23829                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2124.173554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2028.668499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            41     33.88%     33.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.83%     34.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17     14.05%     48.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.83%     49.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      1.65%     51.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.83%     52.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      2.48%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           33     27.27%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.83%     82.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      5.79%     88.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      4.96%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      6.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           121                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     735.132231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    441.756979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    429.473300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             13     10.74%     10.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      4.96%     15.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      5.79%     21.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      1.65%     23.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      1.65%     24.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.83%     25.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      4.13%     29.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.83%     30.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.83%     31.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.83%     32.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.83%     33.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      2.48%     35.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           78     64.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           121                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16448768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5692864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16463088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5692416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1329.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       460.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1330.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    460.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12368927500                       # Total gap between requests
system.mem_ctrls.avgGap                      35729.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16239552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5439488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5210400.447768787853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5312267.139740434475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1312912255.032964944839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1366307.217714941129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5013781.562947324477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3347695.223144395277                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15895084.583461487666                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1241803.483082928695                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 439764006.809101164341                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       253952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        84992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59280705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59981800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14840241570                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19449160                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39123245                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  44031176690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3160913000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     53861250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 203077008125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57891.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58348.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58437.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     73393.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40374.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  70562783.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1028943.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    210395.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2389366.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7107136210                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    669060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4594859790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1208                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           604                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10938081.953642                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    17865492.608910                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          604    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       986875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    396118750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             604                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12938618500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6606601500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1403206                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1403206                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1403206                       # number of overall hits
system.cpu.icache.overall_hits::total         1403206                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5607                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5607                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5607                       # number of overall misses
system.cpu.icache.overall_misses::total          5607                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    245126250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    245126250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    245126250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    245126250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1408813                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1408813                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1408813                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1408813                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003980                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003980                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003980                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003980                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43717.897271                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43717.897271                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43717.897271                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43717.897271                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5607                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5607                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5607                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5607                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    236546375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    236546375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    236546375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    236546375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003980                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003980                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003980                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003980                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42187.689495                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42187.689495                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42187.689495                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42187.689495                       # average overall mshr miss latency
system.cpu.icache.replacements                   5413                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1403206                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1403206                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5607                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5607                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    245126250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    245126250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1408813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1408813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43717.897271                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43717.897271                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5607                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5607                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    236546375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    236546375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42187.689495                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42187.689495                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           451.475665                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2939555                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5413                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            543.054683                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   451.475665                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.881788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.881788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2823232                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2823232                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       243677                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           243677                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       243677                       # number of overall hits
system.cpu.dcache.overall_hits::total          243677                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1300                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1300                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1300                       # number of overall misses
system.cpu.dcache.overall_misses::total          1300                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96169750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96169750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96169750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96169750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       244977                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       244977                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       244977                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       244977                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005307                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005307                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005307                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005307                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73976.730769                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73976.730769                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73976.730769                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73976.730769                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          618                       # number of writebacks
system.cpu.dcache.writebacks::total               618                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          305                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          995                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          995                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6402                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6402                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72042625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72042625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72042625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72042625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13558125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13558125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004062                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004062                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004062                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004062                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72404.648241                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72404.648241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72404.648241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72404.648241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2117.795220                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2117.795220                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    995                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       153024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          153024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54201000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54201000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       153750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       153750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74657.024793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74657.024793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          621                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          621                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     49244500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49244500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13558125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13558125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73280.505952                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73280.505952                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21832.729469                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21832.729469                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        90653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          90653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41968750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41968750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        91227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        91227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73116.289199                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73116.289199                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5781                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5781                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22798125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22798125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70582.430341                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70582.430341                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       344589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       344589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3576541750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3576541750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10379.152411                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10379.152411                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       102162                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       102162                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       242427                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       242427                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3485215696                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3485215696                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14376.351215                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14376.351215                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.046911                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               22814                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1001                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.791209                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.046911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3737615                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3737615                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19545220000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                19545410625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    302                       # Simulator instruction rate (inst/s)
host_mem_usage                                9483888                       # Number of bytes of host memory used
host_op_rate                                      310                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46502.60                       # Real time elapsed on the host
host_tick_rate                                 265992                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14065148                       # Number of instructions simulated
sim_ops                                      14423211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012369                       # Number of seconds simulated
sim_ticks                                 12369297500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.258097                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  410278                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               426227                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                739                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6784                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            431679                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6488                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7492                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1004                       # Number of indirect misses.
system.cpu.branchPred.lookups                  487954                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21172                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          826                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2951805                       # Number of instructions committed
system.cpu.committedOps                       3012389                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.123753                       # CPI: cycles per instruction
system.cpu.discardedOps                         16406                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1662235                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            142044                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           759757                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3041652                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.320128                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      604                       # number of quiesce instructions executed
system.cpu.numCycles                          9220711                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       604                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2071913     68.78%     68.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2507      0.08%     68.86% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.86% # Class of committed instruction
system.cpu.op_class_0::MemRead                 151292      5.02%     73.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite                786676     26.11%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3012389                       # Class of committed instruction
system.cpu.quiesceCycles                     10570165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6179059                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1406                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        702201                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              256890                       # Transaction distribution
system.membus.trans_dist::ReadResp             263171                       # Transaction distribution
system.membus.trans_dist::WriteReq              94101                       # Transaction distribution
system.membus.trans_dist::WriteResp             94101                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          620                       # Transaction distribution
system.membus.trans_dist::WriteClean                6                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5791                       # Transaction distribution
system.membus.trans_dist::ReadExReq               323                       # Transaction distribution
system.membus.trans_dist::ReadExResp              323                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5607                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           674                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       344589                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        344589                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       692114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       704979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       689178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       689178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1410785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       358848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       358848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       122496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22053552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22053552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22534896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1046911                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001361                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036869                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1045486     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    1425      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1046911                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1652663571                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13073500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16127593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2556875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12725130                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1501741955                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           29088000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       525377                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       525377                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4634                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1355776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1355776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1419394                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7282                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21692416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21692416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22558728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2454480625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             19.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2013785028                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1079105000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5298280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3973710                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9271990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5298280                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3973710                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9271990                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5298280                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9271990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3973710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18543980                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3973710                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9271990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13245700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3973710                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1366286                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5339996                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3973710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13245700                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1366286                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18585696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       256269                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       256269                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        88320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        88320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       677888                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       689178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21692416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22053552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       404930                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       404930    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       404930                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    847283375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1369659000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    448726534                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15894840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    464621374                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     15894840                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     10610465                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26505305                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    464621374                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     26505305                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    491126679                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5439488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36372480                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16252928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33882112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       169984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7888896                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4915200                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5298280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2495489821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    439757230                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2940545330                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1425237286                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1313973409                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2739210695                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5298280                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3920727107                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1753730638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5679756025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     15730562                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1324570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     17055132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6622850                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5298280                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     11921130                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     22353412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6622850                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     28976262                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     20536009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5298280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     25834288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5298280                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     10596560                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     15894840                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     25834288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     10596560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5298280                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     41729128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       358848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       360512                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       358848                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       358848                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5607                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5633                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     29011187                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       134527                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       29145713                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     29011187                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     29011187                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     29011187                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       134527                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      29145713                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16252928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16463216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5439488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5692544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       253952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              257240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          626                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        84992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88946                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5298280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5312185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1313973409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1366286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5024052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1330974213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3238988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15894840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1324570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    439757230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            460215627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3238988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5298280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21207025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1324570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1753730638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1366286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5024052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1791189839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    338735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001471528250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          121                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          121                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              462501                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              94742                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      257240                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88946                       # Number of write requests accepted
system.mem_ctrls.readBursts                    257240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88946                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    226                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5544                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8271511480                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1285070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15018128980                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32183.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58433.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       130                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   239606                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82529                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                257239                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88946                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  226261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    260                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.172353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   837.950499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.877245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          791      3.32%      3.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          659      2.77%      6.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          375      1.57%      7.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          388      1.63%      9.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          444      1.86%     11.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          289      1.21%     12.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          335      1.41%     13.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          382      1.60%     15.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20166     84.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23829                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2124.173554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2028.668499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            41     33.88%     33.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.83%     34.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17     14.05%     48.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.83%     49.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      1.65%     51.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.83%     52.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      2.48%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           33     27.27%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.83%     82.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      5.79%     88.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      4.96%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      6.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           121                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     735.132231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    441.756979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    429.473300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             13     10.74%     10.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      4.96%     15.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      5.79%     21.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      1.65%     23.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      1.65%     24.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.83%     25.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      4.13%     29.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.83%     30.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.83%     31.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.83%     32.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.83%     33.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      2.48%     35.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           78     64.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           121                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16448896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5692864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16463216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5692544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1329.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       460.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1330.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    460.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12369337500                       # Total gap between requests
system.mem_ctrls.avgGap                      35730.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16239552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5439488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5210320.149547700770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5312185.271637294441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1312892021.555791854858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1366286.161360416794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5024052.497726730071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3347643.631337996572                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15894839.622056145221                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1241784.345473136287                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 439757229.543553352356                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       253952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          626                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        84992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59280705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59981800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14840241570                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19449160                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39175745                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  44031176690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3160913000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     53861250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 203077008125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57891.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58348.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58437.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     73393.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40345.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  70337342.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1028943.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    210395.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2389366.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7107136210                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    669060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4595050415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1208                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           604                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10938081.953642                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    17865492.608910                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          604    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       986875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    396118750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             604                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12938809125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6606601500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1403220                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1403220                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1403220                       # number of overall hits
system.cpu.icache.overall_hits::total         1403220                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5607                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5607                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5607                       # number of overall misses
system.cpu.icache.overall_misses::total          5607                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    245169375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    245169375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    245169375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    245169375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1408827                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1408827                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1408827                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1408827                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003980                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003980                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003980                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003980                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43725.588550                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43725.588550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43725.588550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43725.588550                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5607                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5607                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5607                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5607                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    236587875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    236587875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    236587875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    236587875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003980                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003980                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003980                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003980                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42195.090958                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42195.090958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42195.090958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42195.090958                       # average overall mshr miss latency
system.cpu.icache.replacements                   5414                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1403220                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1403220                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5607                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5607                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    245169375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    245169375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1408827                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1408827                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43725.588550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43725.588550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5607                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5607                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    236587875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    236587875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42195.090958                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42195.090958                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           451.475766                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4565414                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            777.488760                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   451.475766                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.881789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.881789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2823261                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2823261                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       243682                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           243682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       243682                       # number of overall hits
system.cpu.dcache.overall_hits::total          243682                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1302                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1302                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1302                       # number of overall misses
system.cpu.dcache.overall_misses::total          1302                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96289750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96289750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96289750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96289750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       244984                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       244984                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       244984                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       244984                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005315                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005315                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005315                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005315                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73955.261137                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73955.261137                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73955.261137                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73955.261137                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          620                       # number of writebacks
system.cpu.dcache.writebacks::total               620                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          305                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          997                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          997                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6402                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6402                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72159875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72159875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72159875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72159875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13558125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13558125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004070                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004070                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004070                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004070                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72377.006018                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72377.006018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72377.006018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72377.006018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2117.795220                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2117.795220                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    997                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       153029                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          153029                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54321000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54321000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       153757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       153757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74616.758242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74616.758242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          621                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          621                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     49361750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49361750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13558125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13558125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73237.017804                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73237.017804                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21832.729469                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21832.729469                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        90653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          90653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41968750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41968750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        91227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        91227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73116.289199                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73116.289199                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5781                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5781                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22798125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22798125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70582.430341                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70582.430341                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       344589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       344589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3576541750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3576541750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10379.152411                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10379.152411                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       102162                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       102162                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       242427                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       242427                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3485215696                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3485215696                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14376.351215                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14376.351215                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.046834                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              248045                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1509                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            164.377071                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.046834                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          387                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3737645                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3737645                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19545410625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
