

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_52_5'
================================================================
* Date:           Thu Apr  3 18:23:20 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Parallelization
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_50_3_VITIS_LOOP_51_4_VITIS_LOOP_52_5  |        ?|        ?|        15|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1044|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    108|    -|
|Register         |        -|    -|    1355|    224|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1355|   1376|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln50_1_fu_286_p2       |         +|   0|  0|  103|          96|           1|
    |add_ln50_fu_377_p2         |         +|   0|  0|   39|          32|           1|
    |add_ln51_1_fu_578_p2       |         +|   0|  0|   71|          64|          64|
    |add_ln51_2_fu_338_p2       |         +|   0|  0|   71|          64|           1|
    |add_ln51_fu_404_p2         |         +|   0|  0|   39|          32|           1|
    |add_ln52_fu_428_p2         |         +|   0|  0|   39|          32|           1|
    |empty_70_fu_510_p2         |         +|   0|  0|   41|          34|          34|
    |empty_72_fu_455_p2         |         +|   0|  0|   40|          33|          33|
    |empty_76_fu_486_p2         |         +|   0|  0|   12|          12|          12|
    |p_mid111_fu_545_p2         |         +|   0|  0|   41|          34|          34|
    |p_mid138_fu_528_p2         |         +|   0|  0|   40|          33|          33|
    |tmp_fu_501_p2              |         +|   0|  0|   40|          33|          33|
    |tmp_mid1_fu_536_p2         |         +|   0|  0|   40|          33|          33|
    |empty_75_fu_476_p2         |         -|   0|  0|   12|          12|          12|
    |ap_block_state8_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln50_fu_281_p2        |      icmp|   0|  0|   39|          96|          96|
    |icmp_ln51_fu_295_p2        |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln52_fu_306_p2        |      icmp|   0|  0|   18|          32|          32|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |or_ln50_fu_300_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln51_1_fu_324_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln51_fu_318_p2          |        or|   0|  0|    2|           1|           1|
    |select_ln50_1_fu_390_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln50_2_fu_519_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln50_3_fu_397_p3    |    select|   0|  0|   12|           1|           1|
    |select_ln50_4_fu_311_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln50_5_fu_554_p3    |    select|   0|  0|   34|           1|          34|
    |select_ln50_fu_383_p3      |    select|   0|  0|   32|           1|           1|
    |select_ln51_1_fu_414_p3    |    select|   0|  0|   12|           1|          12|
    |select_ln51_2_fu_560_p3    |    select|   0|  0|   34|           1|          34|
    |select_ln51_3_fu_421_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln51_4_fu_344_p3    |    select|   0|  0|   64|           1|           1|
    |select_ln51_fu_330_p3      |    select|   0|  0|   32|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1044|         753|         673|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_230_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_cx_load               |   9|          2|   32|         64|
    |cx_fu_102                              |   9|          2|   32|         64|
    |cy_1_fu_106                            |   9|          2|   32|         64|
    |gmem_blk_n_AR                          |   9|          2|    1|          2|
    |gmem_blk_n_R                           |   9|          2|    1|          2|
    |iChannel_fu_114                        |   9|          2|   32|         64|
    |indvar_flatten56_fu_118                |   9|          2|   96|        192|
    |indvar_flatten_fu_110                  |   9|          2|   64|        128|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 108|         24|  294|        588|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln50_reg_743                   |  32|   0|   32|          0|
    |add_ln51_reg_753                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cx_fu_102                          |  32|   0|   32|          0|
    |cy_1_fu_106                        |  32|   0|   32|          0|
    |cy_reg_733                         |  32|   0|   32|          0|
    |empty_68_reg_763                   |  32|   0|   32|          0|
    |empty_68_reg_763_pp0_iter4_reg     |  32|   0|   32|          0|
    |empty_69_reg_774                   |  32|   0|   32|          0|
    |empty_70_reg_790                   |  34|   0|   34|          0|
    |empty_76_reg_769                   |  12|   0|   12|          0|
    |first_iter_0_reg_226               |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_824           |  32|   0|   32|          0|
    |iChannel_fu_114                    |  32|   0|   32|          0|
    |icmp_ln50_reg_703                  |   1|   0|    1|          0|
    |icmp_ln51_reg_707                  |   1|   0|    1|          0|
    |indvar_flatten56_fu_118            |  96|   0|   96|          0|
    |indvar_flatten_fu_110              |  64|   0|   64|          0|
    |or_ln51_reg_723                    |   1|   0|    1|          0|
    |p_cast1_reg_698                    |  11|   0|   33|         22|
    |p_mid111_reg_800                   |  34|   0|   34|          0|
    |p_mid126_reg_779                   |  32|   0|   32|          0|
    |p_mid138_reg_795                   |  33|   0|   33|          0|
    |p_mid1_reg_785                     |  32|   0|   32|          0|
    |select_ln50_1_reg_748              |  32|   0|   32|          0|
    |select_ln50_4_reg_716              |   1|   0|    1|          0|
    |select_ln51_1_reg_758              |  12|   0|   12|          0|
    |select_ln51_reg_727                |  32|   0|   32|          0|
    |sext_ln52_mid2_v_reg_805           |  62|   0|   62|          0|
    |tmp_cast_mid136_cast_reg_693       |  32|   0|   33|          1|
    |trunc_ln54_reg_810                 |   2|   0|    2|          0|
    |zext_ln50_cast_reg_687             |  32|   0|   33|          1|
    |empty_76_reg_769                   |  64|  32|   12|          0|
    |icmp_ln50_reg_703                  |  64|  32|    1|          0|
    |icmp_ln51_reg_707                  |  64|  32|    1|          0|
    |or_ln51_reg_723                    |  64|  32|    1|          0|
    |select_ln50_4_reg_716              |  64|  32|    1|          0|
    |select_ln51_reg_727                |  64|  32|   32|          0|
    |trunc_ln54_reg_810                 |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1355| 224|  981|         24|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_484_p_din0       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_484_p_din1       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_484_p_dout0      |   in|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_484_p_ce         |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_512_p_din0       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_512_p_din1       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_512_p_dout0      |   in|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_512_p_ce         |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_1158_p_din0      |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_1158_p_din1      |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_1158_p_dout0     |   in|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_1158_p_ce        |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_1162_p_din0      |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_1162_p_din1      |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_1162_p_dout0     |   in|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|grp_fu_1162_p_ce        |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_52_5|  return value|
|m_axi_gmem_AWVALID      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREADY      |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWADDR       |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWID         |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLEN        |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWSIZE       |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWBURST      |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLOCK       |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWCACHE      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWPROT       |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWQOS        |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREGION     |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWUSER       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WVALID       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WREADY       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WDATA        |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WSTRB        |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WLAST        |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WID          |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WUSER        |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARVALID      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREADY      |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARADDR       |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARID         |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLEN        |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARSIZE       |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARBURST      |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLOCK       |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARCACHE      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARPROT       |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARQOS        |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREGION     |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARUSER       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RVALID       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RREADY       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RDATA        |   in|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RLAST        |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RID          |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RFIFONUM     |   in|    9|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RUSER        |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RRESP        |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BVALID       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BREADY       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BRESP        |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BID          |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BUSER        |   in|    1|       m_axi|                                gmem|       pointer|
|mul_ln40                |   in|   32|     ap_none|                            mul_ln40|        scalar|
|convWidth               |   in|   32|     ap_none|                           convWidth|        scalar|
|zext_ln50               |   in|   32|     ap_none|                           zext_ln50|        scalar|
|mul_ln19_1              |   in|   96|     ap_none|                          mul_ln19_1|        scalar|
|mul_ln19                |   in|   64|     ap_none|                            mul_ln19|        scalar|
|empty                   |   in|   11|     ap_none|                               empty|        scalar|
|tmp_cast_mid136         |   in|   32|     ap_none|                     tmp_cast_mid136|        scalar|
|icmp_ln52_1             |   in|    1|     ap_none|                         icmp_ln52_1|        scalar|
|coeff_cache_address0    |  out|   12|   ap_memory|                         coeff_cache|         array|
|coeff_cache_ce0         |  out|    1|   ap_memory|                         coeff_cache|         array|
|coeff_cache_we0         |  out|    1|   ap_memory|                         coeff_cache|         array|
|coeff_cache_d0          |  out|   32|   ap_memory|                         coeff_cache|         array|
|coeff_cache_1_address0  |  out|   12|   ap_memory|                       coeff_cache_1|         array|
|coeff_cache_1_ce0       |  out|    1|   ap_memory|                       coeff_cache_1|         array|
|coeff_cache_1_we0       |  out|    1|   ap_memory|                       coeff_cache_1|         array|
|coeff_cache_1_d0        |  out|   32|   ap_memory|                       coeff_cache_1|         array|
|coeff_cache_2_address0  |  out|   12|   ap_memory|                       coeff_cache_2|         array|
|coeff_cache_2_ce0       |  out|    1|   ap_memory|                       coeff_cache_2|         array|
|coeff_cache_2_we0       |  out|    1|   ap_memory|                       coeff_cache_2|         array|
|coeff_cache_2_d0        |  out|   32|   ap_memory|                       coeff_cache_2|         array|
|coeffs                  |   in|   64|     ap_none|                              coeffs|        scalar|
+------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cx = alloca i32 1"   --->   Operation 18 'alloca' 'cx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cy_1 = alloca i32 1"   --->   Operation 19 'alloca' 'cy_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%iChannel = alloca i32 1"   --->   Operation 21 'alloca' 'iChannel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten56 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coeffs"   --->   Operation 23 'read' 'coeffs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%icmp_ln52_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln52_1"   --->   Operation 24 'read' 'icmp_ln52_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_cast_mid136_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_cast_mid136"   --->   Operation 25 'read' 'tmp_cast_mid136_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty"   --->   Operation 26 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mul_ln19_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln19"   --->   Operation 27 'read' 'mul_ln19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mul_ln19_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln19_1"   --->   Operation 28 'read' 'mul_ln19_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln50_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln50"   --->   Operation 29 'read' 'zext_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %convWidth"   --->   Operation 30 'read' 'convWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mul_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln40"   --->   Operation 31 'read' 'mul_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln50_cast = zext i32 %zext_ln50_read"   --->   Operation 32 'zext' 'zext_ln50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_cast_mid136_cast = zext i32 %tmp_cast_mid136_read"   --->   Operation 33 'zext' 'tmp_cast_mid136_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast1 = zext i11 %tmp_1"   --->   Operation 34 'zext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 20000, void @empty_24, void @empty_25, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten56"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %iChannel"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cy_1"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cx"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %arrayidx3415.exit"   --->   Operation 42 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 43 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten56_load = load i96 %indvar_flatten56" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 44 'load' 'indvar_flatten56_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.12ns)   --->   "%icmp_ln50 = icmp_eq  i96 %indvar_flatten56_load, i96 %mul_ln19_1_read" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 45 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (4.43ns)   --->   "%add_ln50_1 = add i96 %indvar_flatten56_load, i96 1" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 46 'add' 'add_ln50_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc38.loopexit, void %for.inc41.critedge.loopexit.exitStub" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 47 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%cx_load = load i32 %cx" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 48 'load' 'cx_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.77ns)   --->   "%icmp_ln51 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln19_read" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 49 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln50)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln51)   --->   "%or_ln50 = or i1 %icmp_ln51, i1 %first_iter_0" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 50 'or' 'or_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln52 = icmp_eq  i32 %cx_load, i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 51 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln50)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln50_4 = select i1 %icmp_ln51, i1 %icmp_ln52_1_read, i1 %icmp_ln52" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 52 'select' 'select_ln50_4' <Predicate = (!icmp_ln50)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln51 = or i1 %select_ln50_4, i1 %or_ln50" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 53 'or' 'or_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln51)   --->   "%or_ln51_1 = or i1 %select_ln50_4, i1 %icmp_ln51" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 54 'or' 'or_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln51 = select i1 %or_ln51_1, i32 0, i32 %cx_load" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 55 'select' 'select_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln51, void %for.inc.split, void %for.first.iter.for.inc" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 56 'br' 'br_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (3.52ns)   --->   "%add_ln51_2 = add i64 %indvar_flatten_load, i64 1" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 57 'add' 'add_ln51_2' <Predicate = (!icmp_ln50)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.48ns)   --->   "%select_ln51_4 = select i1 %icmp_ln51, i64 1, i64 %add_ln51_2" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 58 'select' 'select_ln51_4' <Predicate = (!icmp_ln50)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln52 = store i96 %add_ln50_1, i96 %indvar_flatten56" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 59 'store' 'store_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln52 = store i64 %select_ln51_4, i64 %indvar_flatten" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 60 'store' 'store_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 61 'br' 'br_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%cy = load i32 %cy_1" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 62 'load' 'cy' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%iChannel_2 = load i32 %iChannel" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 63 'load' 'iChannel_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (6.91ns)   --->   "%empty_68 = mul i32 %iChannel_2, i32 %mul_ln40_read" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 64 'mul' 'empty_68' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %cy" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 65 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln51 & !select_ln50_4)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %iChannel_2, i32 1" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 66 'add' 'add_ln50' <Predicate = (!icmp_ln50)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.69ns)   --->   "%select_ln50 = select i1 %icmp_ln51, i32 0, i32 %cy" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 67 'select' 'select_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.69ns)   --->   "%select_ln50_1 = select i1 %icmp_ln51, i32 %add_ln50, i32 %iChannel_2" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 68 'select' 'select_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_1)   --->   "%select_ln50_3 = select i1 %icmp_ln51, i12 0, i12 %trunc_ln51" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 69 'select' 'select_ln50_3' <Predicate = (!icmp_ln50 & !select_ln50_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln51 = add i32 %select_ln50, i32 1" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 70 'add' 'add_ln51' <Predicate = (!icmp_ln50)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_1)   --->   "%trunc_ln51_1 = trunc i32 %add_ln51" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 71 'trunc' 'trunc_ln51_1' <Predicate = (!icmp_ln50 & select_ln50_4)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln51_1 = select i1 %select_ln50_4, i12 %trunc_ln51_1, i12 %select_ln50_3" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 72 'select' 'select_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.69ns)   --->   "%select_ln51_3 = select i1 %select_ln50_4, i32 %add_ln51, i32 %select_ln50" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 73 'select' 'select_ln51_3' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln52 = add i32 %select_ln51, i32 1" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 74 'add' 'add_ln52' <Predicate = (!icmp_ln50)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 %select_ln50_1, i32 %iChannel" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 75 'store' 'store_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_3 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 %select_ln51_3, i32 %cy_1" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 76 'store' 'store_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_3 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 %add_ln52, i32 %cx" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 77 'store' 'store_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 78 [1/2] (6.91ns)   --->   "%empty_68 = mul i32 %iChannel_2, i32 %mul_ln40_read" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 78 'mul' 'empty_68' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [2/2] (6.91ns)   --->   "%empty_69 = mul i32 %cy, i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 79 'mul' 'empty_69' <Predicate = (!icmp_ln51 & !select_ln50_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%select_ln50_1_cast = zext i32 %select_ln50_1" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 80 'zext' 'select_ln50_1_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (2.55ns)   --->   "%empty_72 = add i33 %p_cast1, i33 %select_ln50_1_cast" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 81 'add' 'empty_72' <Predicate = (!icmp_ln50)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%empty_73 = trunc i33 %empty_72" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 82 'trunc' 'empty_73' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%empty_74 = trunc i33 %empty_72" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 83 'trunc' 'empty_74' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_74, i2 0" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 84 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_75 = sub i12 %p_shl, i12 %empty_73" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 85 'sub' 'empty_75' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [2/2] (6.91ns)   --->   "%p_mid126 = mul i32 %add_ln50, i32 %mul_ln40_read" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 86 'mul' 'p_mid126' <Predicate = (!icmp_ln50)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%empty_76 = add i12 %empty_75, i12 %select_ln51_1" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 87 'add' 'empty_76' <Predicate = (!icmp_ln50)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [2/2] (6.91ns)   --->   "%p_mid1 = mul i32 %add_ln51, i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 88 'mul' 'p_mid1' <Predicate = (!icmp_ln50 & select_ln50_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 89 [1/2] (6.91ns)   --->   "%empty_69 = mul i32 %cy, i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 89 'mul' 'empty_69' <Predicate = (!icmp_ln51 & !select_ln50_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/2] (6.91ns)   --->   "%p_mid126 = mul i32 %add_ln50, i32 %mul_ln40_read" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 90 'mul' 'p_mid126' <Predicate = (!icmp_ln50)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/2] (6.91ns)   --->   "%p_mid1 = mul i32 %add_ln51, i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 91 'mul' 'p_mid1' <Predicate = (!icmp_ln50 & select_ln50_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i32 %empty_68" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 93 'zext' 'zext_ln51' <Predicate = (!icmp_ln51 & !select_ln50_4)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%p_cast = zext i32 %empty_69" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 94 'zext' 'p_cast' <Predicate = (!icmp_ln51 & !select_ln50_4)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (2.55ns)   --->   "%tmp = add i33 %zext_ln50_cast, i33 %p_cast" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 95 'add' 'tmp' <Predicate = (!icmp_ln51 & !select_ln50_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_cast = zext i33 %tmp" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 96 'zext' 'tmp_cast' <Predicate = (!icmp_ln51 & !select_ln50_4)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (2.59ns)   --->   "%empty_70 = add i34 %tmp_cast, i34 %zext_ln51" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 97 'add' 'empty_70' <Predicate = (!icmp_ln51 & !select_ln50_4)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 98 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %p_mid126" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 99 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln50 & icmp_ln51 & !select_ln50_4)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_mid111)   --->   "%select_ln50_2 = select i1 %icmp_ln51, i32 %p_mid126, i32 %empty_68" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 100 'select' 'select_ln50_2' <Predicate = (!icmp_ln50 & select_ln50_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node p_mid111)   --->   "%zext_ln50_2 = zext i32 %select_ln50_2" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 101 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln50 & select_ln50_4)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (2.55ns)   --->   "%p_mid138 = add i33 %tmp_cast_mid136_cast, i33 %zext_ln50_1" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 102 'add' 'p_mid138' <Predicate = (!icmp_ln50 & icmp_ln51 & !select_ln50_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i32 %p_mid1" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 103 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln50 & select_ln50_4)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (2.55ns)   --->   "%tmp_mid1 = add i33 %zext_ln50_cast, i33 %p_cast_mid1" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 104 'add' 'tmp_mid1' <Predicate = (!icmp_ln50 & select_ln50_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_mid111)   --->   "%tmp_cast_mid1 = zext i33 %tmp_mid1" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 105 'zext' 'tmp_cast_mid1' <Predicate = (!icmp_ln50 & select_ln50_4)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (2.59ns) (out node of the LUT)   --->   "%p_mid111 = add i34 %tmp_cast_mid1, i34 %zext_ln50_2" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 106 'add' 'p_mid111' <Predicate = (!icmp_ln50 & select_ln50_4)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.52>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%p_mid138_cast = zext i33 %p_mid138" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 107 'zext' 'p_mid138_cast' <Predicate = (icmp_ln51 & !select_ln50_4)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%select_ln50_5 = select i1 %icmp_ln51, i34 %p_mid138_cast, i34 %empty_70" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 108 'select' 'select_ln50_5' <Predicate = (!select_ln50_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%select_ln51_2 = select i1 %select_ln50_4, i34 %p_mid111, i34 %select_ln50_5" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 109 'select' 'select_ln51_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%sext_ln52_mid2_v_v_v_v_v = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %select_ln51_2, i2 0" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 110 'bitconcatenate' 'sext_ln52_mid2_v_v_v_v_v' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%zext_ln51_1 = zext i36 %sext_ln52_mid2_v_v_v_v_v" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 111 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln51_1 = add i64 %zext_ln51_1, i64 %coeffs_read" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 112 'add' 'add_ln51_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln52_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln51_1, i32 2, i32 63" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 113 'partselect' 'sext_ln52_mid2_v' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %select_ln51" [HLS_Midterm/conv2d.cpp:54]   --->   Operation 114 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.95ns)   --->   "%switch_ln54 = switch i2 %trunc_ln54, void %arrayidx3415.case.2, i2 0, void %arrayidx3415.case.0, i2 1, void %arrayidx3415.case.1" [HLS_Midterm/conv2d.cpp:54]   --->   Operation 115 'switch' 'switch_ln54' <Predicate = true> <Delay = 0.95>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i62 %sext_ln52_mid2_v" [HLS_Midterm/conv2d.cpp:51]   --->   Operation 116 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln51" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 117 'getelementptr' 'gmem_addr' <Predicate = (or_ln51)> <Delay = 0.00>
ST_8 : Operation 118 [7/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 118 'readreq' 'empty_71' <Predicate = (or_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln51" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 119 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 120 [6/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 120 'readreq' 'empty_71' <Predicate = (or_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 121 [5/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 121 'readreq' 'empty_71' <Predicate = (or_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 122 [4/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 122 'readreq' 'empty_71' <Predicate = (or_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 123 [3/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 123 'readreq' 'empty_71' <Predicate = (or_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 124 [2/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 124 'readreq' 'empty_71' <Predicate = (or_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 125 [1/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 125 'readreq' 'empty_71' <Predicate = (or_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc.split" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 126 'br' 'br_ln52' <Predicate = (or_ln51)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 127 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1" [HLS_Midterm/conv2d.cpp:55]   --->   Operation 128 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 143 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_50_3_VITIS_LOOP_51_4_VITIS_LOOP_52_5_str"   --->   Operation 129 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 130 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_51_4_VITIS_LOOP_52_5_str"   --->   Operation 131 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%p_cast7 = zext i12 %empty_76" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 132 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%coeff_cache_addr = getelementptr i32 %coeff_cache, i64 0, i64 %p_cast7" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 133 'getelementptr' 'coeff_cache_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%coeff_cache_1_addr = getelementptr i32 %coeff_cache_1, i64 0, i64 %p_cast7" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 134 'getelementptr' 'coeff_cache_1_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%coeff_cache_2_addr = getelementptr i32 %coeff_cache_2, i64 0, i64 %p_cast7" [HLS_Midterm/conv2d.cpp:50]   --->   Operation 135 'getelementptr' 'coeff_cache_2_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 136 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln54 = store i32 %gmem_addr_1_read, i12 %coeff_cache_1_addr" [HLS_Midterm/conv2d.cpp:54]   --->   Operation 137 'store' 'store_ln54' <Predicate = (trunc_ln54 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3415.exit" [HLS_Midterm/conv2d.cpp:54]   --->   Operation 138 'br' 'br_ln54' <Predicate = (trunc_ln54 == 1)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln54 = store i32 %gmem_addr_1_read, i12 %coeff_cache_addr" [HLS_Midterm/conv2d.cpp:54]   --->   Operation 139 'store' 'store_ln54' <Predicate = (trunc_ln54 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3415.exit" [HLS_Midterm/conv2d.cpp:54]   --->   Operation 140 'br' 'br_ln54' <Predicate = (trunc_ln54 == 0)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln54 = store i32 %gmem_addr_1_read, i12 %coeff_cache_2_addr" [HLS_Midterm/conv2d.cpp:54]   --->   Operation 141 'store' 'store_ln54' <Predicate = (trunc_ln54 != 0 & trunc_ln54 != 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3415.exit" [HLS_Midterm/conv2d.cpp:54]   --->   Operation 142 'br' 'br_ln54' <Predicate = (trunc_ln54 != 0 & trunc_ln54 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln19_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_cast_mid136]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln52_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_cache]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ coeff_cache_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ coeff_cache_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cx                       (alloca        ) [ 01110000000000000]
cy_1                     (alloca        ) [ 01110000000000000]
indvar_flatten           (alloca        ) [ 01100000000000000]
iChannel                 (alloca        ) [ 01110000000000000]
indvar_flatten56         (alloca        ) [ 01100000000000000]
coeffs_read              (read          ) [ 01111111000000000]
icmp_ln52_1_read         (read          ) [ 01100000000000000]
tmp_cast_mid136_read     (read          ) [ 00000000000000000]
tmp_1                    (read          ) [ 00000000000000000]
mul_ln19_read            (read          ) [ 01100000000000000]
mul_ln19_1_read          (read          ) [ 01100000000000000]
zext_ln50_read           (read          ) [ 00000000000000000]
convWidth_read           (read          ) [ 01111111111111100]
mul_ln40_read            (read          ) [ 01111100000000000]
zext_ln50_cast           (zext          ) [ 01111110000000000]
tmp_cast_mid136_cast     (zext          ) [ 01111110000000000]
p_cast1                  (zext          ) [ 01111000000000000]
specinterface_ln0        (specinterface ) [ 00000000000000000]
store_ln0                (store         ) [ 00000000000000000]
store_ln0                (store         ) [ 00000000000000000]
store_ln0                (store         ) [ 00000000000000000]
store_ln0                (store         ) [ 00000000000000000]
store_ln0                (store         ) [ 00000000000000000]
br_ln0                   (br            ) [ 01100000000000000]
first_iter_0             (phi           ) [ 01100000000000000]
indvar_flatten_load      (load          ) [ 00000000000000000]
indvar_flatten56_load    (load          ) [ 00000000000000000]
icmp_ln50                (icmp          ) [ 01111111111111111]
add_ln50_1               (add           ) [ 00000000000000000]
br_ln50                  (br            ) [ 00000000000000000]
cx_load                  (load          ) [ 00000000000000000]
icmp_ln51                (icmp          ) [ 01011111000000000]
or_ln50                  (or            ) [ 00000000000000000]
icmp_ln52                (icmp          ) [ 00000000000000000]
select_ln50_4            (select        ) [ 01011111000000000]
or_ln51                  (or            ) [ 01011111111111100]
or_ln51_1                (or            ) [ 00000000000000000]
select_ln51              (select        ) [ 01011111000000000]
br_ln52                  (br            ) [ 00000000000000000]
add_ln51_2               (add           ) [ 00000000000000000]
select_ln51_4            (select        ) [ 00000000000000000]
store_ln52               (store         ) [ 00000000000000000]
store_ln52               (store         ) [ 00000000000000000]
br_ln52                  (br            ) [ 01100000000000000]
cy                       (load          ) [ 01001100000000000]
iChannel_2               (load          ) [ 01001000000000000]
trunc_ln51               (trunc         ) [ 00000000000000000]
add_ln50                 (add           ) [ 01001100000000000]
select_ln50              (select        ) [ 00000000000000000]
select_ln50_1            (select        ) [ 01001000000000000]
select_ln50_3            (select        ) [ 00000000000000000]
add_ln51                 (add           ) [ 01001100000000000]
trunc_ln51_1             (trunc         ) [ 00000000000000000]
select_ln51_1            (select        ) [ 01001000000000000]
select_ln51_3            (select        ) [ 00000000000000000]
add_ln52                 (add           ) [ 00000000000000000]
store_ln52               (store         ) [ 00000000000000000]
store_ln52               (store         ) [ 00000000000000000]
store_ln52               (store         ) [ 00000000000000000]
empty_68                 (mul           ) [ 01000110000000000]
select_ln50_1_cast       (zext          ) [ 00000000000000000]
empty_72                 (add           ) [ 00000000000000000]
empty_73                 (trunc         ) [ 00000000000000000]
empty_74                 (trunc         ) [ 00000000000000000]
p_shl                    (bitconcatenate) [ 00000000000000000]
empty_75                 (sub           ) [ 00000000000000000]
empty_76                 (add           ) [ 01000111111111111]
empty_69                 (mul           ) [ 01000010000000000]
p_mid126                 (mul           ) [ 01000010000000000]
p_mid1                   (mul           ) [ 01000010000000000]
specbitsmap_ln0          (specbitsmap   ) [ 00000000000000000]
zext_ln51                (zext          ) [ 00000000000000000]
p_cast                   (zext          ) [ 00000000000000000]
tmp                      (add           ) [ 00000000000000000]
tmp_cast                 (zext          ) [ 00000000000000000]
empty_70                 (add           ) [ 01000001000000000]
specpipeline_ln0         (specpipeline  ) [ 00000000000000000]
zext_ln50_1              (zext          ) [ 00000000000000000]
select_ln50_2            (select        ) [ 00000000000000000]
zext_ln50_2              (zext          ) [ 00000000000000000]
p_mid138                 (add           ) [ 01000001000000000]
p_cast_mid1              (zext          ) [ 00000000000000000]
tmp_mid1                 (add           ) [ 00000000000000000]
tmp_cast_mid1            (zext          ) [ 00000000000000000]
p_mid111                 (add           ) [ 01000001000000000]
p_mid138_cast            (zext          ) [ 00000000000000000]
select_ln50_5            (select        ) [ 00000000000000000]
select_ln51_2            (select        ) [ 00000000000000000]
sext_ln52_mid2_v_v_v_v_v (bitconcatenate) [ 00000000000000000]
zext_ln51_1              (zext          ) [ 00000000000000000]
add_ln51_1               (add           ) [ 00000000000000000]
sext_ln52_mid2_v         (partselect    ) [ 01000000100000000]
trunc_ln54               (trunc         ) [ 01000000111111111]
switch_ln54              (switch        ) [ 00000000000000000]
sext_ln51                (sext          ) [ 00000000000000000]
gmem_addr                (getelementptr ) [ 01000000011111100]
gmem_addr_1              (getelementptr ) [ 01000000011111110]
empty_71                 (readreq       ) [ 00000000000000000]
br_ln52                  (br            ) [ 00000000000000000]
specloopname_ln52        (specloopname  ) [ 00000000000000000]
gmem_addr_1_read         (read          ) [ 01000000000000001]
specloopname_ln0         (specloopname  ) [ 00000000000000000]
specpipeline_ln0         (specpipeline  ) [ 00000000000000000]
specloopname_ln0         (specloopname  ) [ 00000000000000000]
p_cast7                  (zext          ) [ 00000000000000000]
coeff_cache_addr         (getelementptr ) [ 00000000000000000]
coeff_cache_1_addr       (getelementptr ) [ 00000000000000000]
coeff_cache_2_addr       (getelementptr ) [ 00000000000000000]
specpipeline_ln0         (specpipeline  ) [ 00000000000000000]
store_ln54               (store         ) [ 00000000000000000]
br_ln54                  (br            ) [ 00000000000000000]
store_ln54               (store         ) [ 00000000000000000]
br_ln54                  (br            ) [ 00000000000000000]
store_ln54               (store         ) [ 00000000000000000]
br_ln54                  (br            ) [ 00000000000000000]
ret_ln0                  (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln40">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="convWidth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convWidth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln50">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln19_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln19_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mul_ln19">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_cast_mid136">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_cast_mid136"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="icmp_ln52_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln52_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="coeff_cache">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_cache"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="coeff_cache_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_cache_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="coeff_cache_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_cache_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="coeffs">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i34.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_50_3_VITIS_LOOP_51_4_VITIS_LOOP_52_5_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_51_4_VITIS_LOOP_52_5_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="cx_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cx/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="cy_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cy_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="iChannel_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iChannel/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten56_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten56/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="coeffs_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln52_1_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln52_1_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_cast_mid136_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_cast_mid136_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_1_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mul_ln19_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln19_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mul_ln19_1_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="96" slack="0"/>
<pin id="154" dir="0" index="1" bw="96" slack="0"/>
<pin id="155" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln19_1_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln50_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln50_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="convWidth_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convWidth_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="mul_ln40_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln40_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_readreq_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="7"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_71/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="gmem_addr_1_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="7"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/15 "/>
</bind>
</comp>

<comp id="187" class="1004" name="coeff_cache_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="12" slack="0"/>
<pin id="191" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_addr/16 "/>
</bind>
</comp>

<comp id="194" class="1004" name="coeff_cache_1_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="12" slack="0"/>
<pin id="198" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_1_addr/16 "/>
</bind>
</comp>

<comp id="201" class="1004" name="coeff_cache_2_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="12" slack="0"/>
<pin id="205" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_2_addr/16 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln54_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/16 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln54_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/16 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln54_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/16 "/>
</bind>
</comp>

<comp id="226" class="1005" name="first_iter_0_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="first_iter_0_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln50_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_cast/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_cast_mid136_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_mid136_cast/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_cast1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="96" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln0_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln0_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln0_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln0_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="indvar_flatten_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="indvar_flatten56_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="96" slack="1"/>
<pin id="280" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten56_load/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln50_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="96" slack="0"/>
<pin id="283" dir="0" index="1" bw="96" slack="1"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln50_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="96" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="cx_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cx_load/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln51_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="1"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="or_ln50_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln52_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln50_4_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="1"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_4/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_ln51_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="or_ln51_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln51_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln51_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln51_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="0" index="2" bw="64" slack="0"/>
<pin id="348" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_4/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln52_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="96" slack="0"/>
<pin id="354" dir="0" index="1" bw="96" slack="1"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln52_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="1"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="cy_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="2"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cy/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="iChannel_2_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="2"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iChannel_2/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="2"/>
<pin id="371" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_68/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln51_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln50_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln50_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="32" slack="0"/>
<pin id="387" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln50_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="32" slack="0"/>
<pin id="394" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln50_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="12" slack="0"/>
<pin id="400" dir="0" index="2" bw="12" slack="0"/>
<pin id="401" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_3/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln51_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln51_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51_1/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln51_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="12" slack="0"/>
<pin id="417" dir="0" index="2" bw="12" slack="0"/>
<pin id="418" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_1/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln51_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="0" index="2" bw="32" slack="0"/>
<pin id="425" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_3/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln52_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln52_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="2"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln52_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="2"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln52_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="2"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="0" index="1" bw="32" slack="3"/>
<pin id="451" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_69/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln50_1_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln50_1_cast/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="empty_72_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="3"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_72/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="empty_73_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="33" slack="0"/>
<pin id="462" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_73/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="empty_74_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="33" slack="0"/>
<pin id="466" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_74/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_shl_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="0"/>
<pin id="470" dir="0" index="1" bw="10" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="empty_75_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="0"/>
<pin id="478" dir="0" index="1" bw="12" slack="0"/>
<pin id="479" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_75/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="0" index="1" bw="32" slack="3"/>
<pin id="485" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid126/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="empty_76_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="12" slack="0"/>
<pin id="488" dir="0" index="1" bw="12" slack="1"/>
<pin id="489" dir="1" index="2" bw="12" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_76/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="0" index="1" bw="32" slack="3"/>
<pin id="494" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid1/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln51_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="2"/>
<pin id="497" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="5"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_cast_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="33" slack="0"/>
<pin id="508" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="empty_70_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="33" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_70/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln50_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln50_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="4"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="0" index="2" bw="32" slack="2"/>
<pin id="523" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_2/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln50_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_mid138_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="5"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid138/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_cast_mid1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_mid1/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_mid1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="5"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_cast_mid1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="33" slack="0"/>
<pin id="543" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_mid1/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_mid111_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="33" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid111/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_mid138_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="33" slack="1"/>
<pin id="553" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_mid138_cast/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln50_5_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="5"/>
<pin id="556" dir="0" index="1" bw="34" slack="0"/>
<pin id="557" dir="0" index="2" bw="34" slack="1"/>
<pin id="558" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_5/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln51_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="5"/>
<pin id="562" dir="0" index="1" bw="34" slack="1"/>
<pin id="563" dir="0" index="2" bw="34" slack="0"/>
<pin id="564" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_2/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sext_ln52_mid2_v_v_v_v_v_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="36" slack="0"/>
<pin id="568" dir="0" index="1" bw="34" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln52_mid2_v_v_v_v_v/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln51_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="36" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln51_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="36" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="6"/>
<pin id="581" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln52_mid2_v_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="62" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="0" index="2" bw="3" slack="0"/>
<pin id="587" dir="0" index="3" bw="7" slack="0"/>
<pin id="588" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln52_mid2_v/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="trunc_ln54_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="5"/>
<pin id="595" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sext_ln51_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="62" slack="1"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="gmem_addr_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="0"/>
<pin id="602" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/8 "/>
</bind>
</comp>

<comp id="606" class="1004" name="gmem_addr_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="0"/>
<pin id="609" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/8 "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_cast7_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="12" slack="12"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/16 "/>
</bind>
</comp>

<comp id="618" class="1005" name="cx_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cx "/>
</bind>
</comp>

<comp id="625" class="1005" name="cy_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cy_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="indvar_flatten_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="0"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="639" class="1005" name="iChannel_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iChannel "/>
</bind>
</comp>

<comp id="646" class="1005" name="indvar_flatten56_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="96" slack="0"/>
<pin id="648" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten56 "/>
</bind>
</comp>

<comp id="653" class="1005" name="coeffs_read_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="6"/>
<pin id="655" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="coeffs_read "/>
</bind>
</comp>

<comp id="658" class="1005" name="icmp_ln52_1_read_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="1"/>
<pin id="660" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln52_1_read "/>
</bind>
</comp>

<comp id="663" class="1005" name="mul_ln19_read_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="1"/>
<pin id="665" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_read "/>
</bind>
</comp>

<comp id="668" class="1005" name="mul_ln19_1_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="96" slack="1"/>
<pin id="670" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_1_read "/>
</bind>
</comp>

<comp id="673" class="1005" name="convWidth_read_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convWidth_read "/>
</bind>
</comp>

<comp id="681" class="1005" name="mul_ln40_read_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="2"/>
<pin id="683" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln40_read "/>
</bind>
</comp>

<comp id="687" class="1005" name="zext_ln50_cast_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="33" slack="5"/>
<pin id="689" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln50_cast "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_cast_mid136_cast_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="33" slack="5"/>
<pin id="695" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opset="tmp_cast_mid136_cast "/>
</bind>
</comp>

<comp id="698" class="1005" name="p_cast1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="33" slack="3"/>
<pin id="700" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="p_cast1 "/>
</bind>
</comp>

<comp id="703" class="1005" name="icmp_ln50_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="1"/>
<pin id="705" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="707" class="1005" name="icmp_ln51_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="716" class="1005" name="select_ln50_4_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln50_4 "/>
</bind>
</comp>

<comp id="723" class="1005" name="or_ln51_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="6"/>
<pin id="725" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln51 "/>
</bind>
</comp>

<comp id="727" class="1005" name="select_ln51_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln51 "/>
</bind>
</comp>

<comp id="733" class="1005" name="cy_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cy "/>
</bind>
</comp>

<comp id="738" class="1005" name="iChannel_2_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iChannel_2 "/>
</bind>
</comp>

<comp id="743" class="1005" name="add_ln50_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="748" class="1005" name="select_ln50_1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln50_1 "/>
</bind>
</comp>

<comp id="753" class="1005" name="add_ln51_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="758" class="1005" name="select_ln51_1_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="12" slack="1"/>
<pin id="760" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln51_1 "/>
</bind>
</comp>

<comp id="763" class="1005" name="empty_68_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="2"/>
<pin id="765" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="empty_68 "/>
</bind>
</comp>

<comp id="769" class="1005" name="empty_76_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="12" slack="12"/>
<pin id="771" dir="1" index="1" bw="12" slack="12"/>
</pin_list>
<bind>
<opset="empty_76 "/>
</bind>
</comp>

<comp id="774" class="1005" name="empty_69_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_69 "/>
</bind>
</comp>

<comp id="779" class="1005" name="p_mid126_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_mid126 "/>
</bind>
</comp>

<comp id="785" class="1005" name="p_mid1_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_mid1 "/>
</bind>
</comp>

<comp id="790" class="1005" name="empty_70_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="34" slack="1"/>
<pin id="792" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="empty_70 "/>
</bind>
</comp>

<comp id="795" class="1005" name="p_mid138_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="33" slack="1"/>
<pin id="797" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_mid138 "/>
</bind>
</comp>

<comp id="800" class="1005" name="p_mid111_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="34" slack="1"/>
<pin id="802" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="p_mid111 "/>
</bind>
</comp>

<comp id="805" class="1005" name="sext_ln52_mid2_v_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="62" slack="1"/>
<pin id="807" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln52_mid2_v "/>
</bind>
</comp>

<comp id="810" class="1005" name="trunc_ln54_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="2" slack="9"/>
<pin id="812" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="814" class="1005" name="gmem_addr_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="819" class="1005" name="gmem_addr_1_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="7"/>
<pin id="821" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="824" class="1005" name="gmem_addr_1_read_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="90" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="96" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="194" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="187" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="201" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="158" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="134" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="140" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="58" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="278" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="64" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="299"><net_src comp="275" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="230" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="292" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="295" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="300" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="311" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="295" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="292" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="275" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="66" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="295" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="66" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="338" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="286" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="344" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="362" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="365" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="26" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="42" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="362" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="377" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="365" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="373" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="383" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="26" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="397" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="404" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="383" pin="3"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="26" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="390" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="421" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="428" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="459"><net_src comp="452" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="455" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="70" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="72" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="468" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="460" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="490"><net_src comp="476" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="505"><net_src comp="498" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="501" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="495" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="527"><net_src comp="519" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="516" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="541" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="524" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="554" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="80" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="560" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="72" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="589"><net_src comp="82" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="578" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="84" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="592"><net_src comp="86" pin="0"/><net_sink comp="583" pin=3"/></net>

<net id="603"><net_src comp="0" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="605"><net_src comp="599" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="610"><net_src comp="0" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="596" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="612" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="621"><net_src comp="102" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="628"><net_src comp="106" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="631"><net_src comp="625" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="635"><net_src comp="110" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="642"><net_src comp="114" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="649"><net_src comp="118" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="656"><net_src comp="122" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="661"><net_src comp="128" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="666"><net_src comp="146" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="671"><net_src comp="152" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="676"><net_src comp="164" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="680"><net_src comp="673" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="684"><net_src comp="170" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="690"><net_src comp="238" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="696"><net_src comp="242" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="701"><net_src comp="246" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="706"><net_src comp="281" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="295" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="714"><net_src comp="707" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="719"><net_src comp="311" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="726"><net_src comp="318" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="330" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="736"><net_src comp="362" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="741"><net_src comp="365" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="746"><net_src comp="377" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="751"><net_src comp="390" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="756"><net_src comp="404" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="761"><net_src comp="414" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="766"><net_src comp="368" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="772"><net_src comp="486" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="777"><net_src comp="448" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="782"><net_src comp="482" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="788"><net_src comp="491" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="793"><net_src comp="510" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="798"><net_src comp="528" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="803"><net_src comp="545" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="808"><net_src comp="583" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="813"><net_src comp="593" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="599" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="822"><net_src comp="606" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="827"><net_src comp="182" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="220" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: coeff_cache | {16 }
	Port: coeff_cache_1 | {16 }
	Port: coeff_cache_2 | {16 }
 - Input state : 
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_52_5 : gmem | {8 9 10 11 12 13 14 15 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_52_5 : mul_ln40 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_52_5 : convWidth | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_52_5 : zext_ln50 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_52_5 : mul_ln19_1 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_52_5 : mul_ln19 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_52_5 : empty | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_52_5 : tmp_cast_mid136 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_52_5 : icmp_ln52_1 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_52_5 : coeffs | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln50 : 1
		add_ln50_1 : 1
		br_ln50 : 2
		icmp_ln51 : 1
		or_ln50 : 2
		icmp_ln52 : 1
		select_ln50_4 : 2
		or_ln51 : 3
		or_ln51_1 : 3
		select_ln51 : 3
		br_ln52 : 3
		add_ln51_2 : 1
		select_ln51_4 : 2
		store_ln52 : 2
		store_ln52 : 3
	State 3
		empty_68 : 1
		trunc_ln51 : 1
		add_ln50 : 1
		select_ln50 : 1
		select_ln50_1 : 2
		select_ln50_3 : 2
		add_ln51 : 2
		trunc_ln51_1 : 3
		select_ln51_1 : 4
		select_ln51_3 : 3
		store_ln52 : 3
		store_ln52 : 4
		store_ln52 : 1
	State 4
		empty_72 : 1
		empty_73 : 2
		empty_74 : 2
		p_shl : 3
		empty_75 : 4
		empty_76 : 5
	State 5
	State 6
		tmp : 1
		tmp_cast : 2
		empty_70 : 3
		zext_ln50_2 : 1
		p_mid138 : 1
		tmp_mid1 : 1
		tmp_cast_mid1 : 2
		p_mid111 : 3
	State 7
		select_ln50_5 : 1
		select_ln51_2 : 2
		sext_ln52_mid2_v_v_v_v_v : 3
		zext_ln51_1 : 4
		add_ln51_1 : 5
		sext_ln52_mid2_v : 6
		switch_ln54 : 1
	State 8
		gmem_addr : 1
		empty_71 : 2
		gmem_addr_1 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		coeff_cache_addr : 1
		coeff_cache_1_addr : 1
		coeff_cache_2_addr : 1
		store_ln54 : 2
		store_ln54 : 2
		store_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_368            |    3    |   165   |    50   |
|    mul   |            grp_fu_448            |    3    |   165   |    50   |
|          |            grp_fu_482            |    3    |   165   |    50   |
|          |            grp_fu_491            |    3    |   165   |    50   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln50_1_fu_286        |    0    |    0    |   103   |
|          |         add_ln51_2_fu_338        |    0    |    0    |    71   |
|          |          add_ln50_fu_377         |    0    |    0    |    39   |
|          |          add_ln51_fu_404         |    0    |    0    |    39   |
|          |          add_ln52_fu_428         |    0    |    0    |    39   |
|          |          empty_72_fu_455         |    0    |    0    |    39   |
|    add   |          empty_76_fu_486         |    0    |    0    |    12   |
|          |            tmp_fu_501            |    0    |    0    |    39   |
|          |          empty_70_fu_510         |    0    |    0    |    40   |
|          |          p_mid138_fu_528         |    0    |    0    |    39   |
|          |          tmp_mid1_fu_536         |    0    |    0    |    39   |
|          |          p_mid111_fu_545         |    0    |    0    |    40   |
|          |         add_ln51_1_fu_578        |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|
|          |       select_ln50_4_fu_311       |    0    |    0    |    2    |
|          |        select_ln51_fu_330        |    0    |    0    |    32   |
|          |       select_ln51_4_fu_344       |    0    |    0    |    64   |
|          |        select_ln50_fu_383        |    0    |    0    |    32   |
|          |       select_ln50_1_fu_390       |    0    |    0    |    32   |
|  select  |       select_ln50_3_fu_397       |    0    |    0    |    12   |
|          |       select_ln51_1_fu_414       |    0    |    0    |    12   |
|          |       select_ln51_3_fu_421       |    0    |    0    |    32   |
|          |       select_ln50_2_fu_519       |    0    |    0    |    32   |
|          |       select_ln50_5_fu_554       |    0    |    0    |    34   |
|          |       select_ln51_2_fu_560       |    0    |    0    |    34   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln50_fu_281         |    0    |    0    |    39   |
|   icmp   |         icmp_ln51_fu_295         |    0    |    0    |    29   |
|          |         icmp_ln52_fu_306         |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          empty_75_fu_476         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln50_fu_300          |    0    |    0    |    2    |
|    or    |          or_ln51_fu_318          |    0    |    0    |    2    |
|          |         or_ln51_1_fu_324         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |      coeffs_read_read_fu_122     |    0    |    0    |    0    |
|          |   icmp_ln52_1_read_read_fu_128   |    0    |    0    |    0    |
|          | tmp_cast_mid136_read_read_fu_134 |    0    |    0    |    0    |
|          |         tmp_1_read_fu_140        |    0    |    0    |    0    |
|   read   |     mul_ln19_read_read_fu_146    |    0    |    0    |    0    |
|          |    mul_ln19_1_read_read_fu_152   |    0    |    0    |    0    |
|          |    zext_ln50_read_read_fu_158    |    0    |    0    |    0    |
|          |    convWidth_read_read_fu_164    |    0    |    0    |    0    |
|          |     mul_ln40_read_read_fu_170    |    0    |    0    |    0    |
|          |   gmem_addr_1_read_read_fu_182   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_176        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       zext_ln50_cast_fu_238      |    0    |    0    |    0    |
|          |    tmp_cast_mid136_cast_fu_242   |    0    |    0    |    0    |
|          |          p_cast1_fu_246          |    0    |    0    |    0    |
|          |     select_ln50_1_cast_fu_452    |    0    |    0    |    0    |
|          |         zext_ln51_fu_495         |    0    |    0    |    0    |
|          |           p_cast_fu_498          |    0    |    0    |    0    |
|   zext   |          tmp_cast_fu_506         |    0    |    0    |    0    |
|          |        zext_ln50_1_fu_516        |    0    |    0    |    0    |
|          |        zext_ln50_2_fu_524        |    0    |    0    |    0    |
|          |        p_cast_mid1_fu_533        |    0    |    0    |    0    |
|          |       tmp_cast_mid1_fu_541       |    0    |    0    |    0    |
|          |       p_mid138_cast_fu_551       |    0    |    0    |    0    |
|          |        zext_ln51_1_fu_574        |    0    |    0    |    0    |
|          |          p_cast7_fu_612          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         trunc_ln51_fu_373        |    0    |    0    |    0    |
|          |        trunc_ln51_1_fu_410       |    0    |    0    |    0    |
|   trunc  |          empty_73_fu_460         |    0    |    0    |    0    |
|          |          empty_74_fu_464         |    0    |    0    |    0    |
|          |         trunc_ln54_fu_593        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           p_shl_fu_468           |    0    |    0    |    0    |
|          |  sext_ln52_mid2_v_v_v_v_v_fu_566 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|      sext_ln52_mid2_v_fu_583     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |         sext_ln51_fu_596         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    12   |   660   |   1232  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln50_reg_743      |   32   |
|      add_ln51_reg_753      |   32   |
|     coeffs_read_reg_653    |   64   |
|   convWidth_read_reg_673   |   32   |
|         cx_reg_618         |   32   |
|        cy_1_reg_625        |   32   |
|         cy_reg_733         |   32   |
|      empty_68_reg_763      |   32   |
|      empty_69_reg_774      |   32   |
|      empty_70_reg_790      |   34   |
|      empty_76_reg_769      |   12   |
|    first_iter_0_reg_226    |    1   |
|  gmem_addr_1_read_reg_824  |   32   |
|     gmem_addr_1_reg_819    |   32   |
|      gmem_addr_reg_814     |   32   |
|     iChannel_2_reg_738     |   32   |
|      iChannel_reg_639      |   32   |
|      icmp_ln50_reg_703     |    1   |
|      icmp_ln51_reg_707     |    1   |
|  icmp_ln52_1_read_reg_658  |    1   |
|  indvar_flatten56_reg_646  |   96   |
|   indvar_flatten_reg_632   |   64   |
|   mul_ln19_1_read_reg_668  |   96   |
|    mul_ln19_read_reg_663   |   64   |
|    mul_ln40_read_reg_681   |   32   |
|       or_ln51_reg_723      |    1   |
|       p_cast1_reg_698      |   33   |
|      p_mid111_reg_800      |   34   |
|      p_mid126_reg_779      |   32   |
|      p_mid138_reg_795      |   33   |
|       p_mid1_reg_785       |   32   |
|    select_ln50_1_reg_748   |   32   |
|    select_ln50_4_reg_716   |    1   |
|    select_ln51_1_reg_758   |   12   |
|     select_ln51_reg_727    |   32   |
|  sext_ln52_mid2_v_reg_805  |   62   |
|tmp_cast_mid136_cast_reg_693|   33   |
|     trunc_ln54_reg_810     |    2   |
|   zext_ln50_cast_reg_687   |   33   |
+----------------------------+--------+
|            Total           |  1254  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_176 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_368     |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   128  ||  3.176  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   660  |  1232  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |  1254  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    3   |  1914  |  1250  |
+-----------+--------+--------+--------+--------+
