Analysis & Synthesis report for RISC2
Tue Nov 29 21:00:20 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sld_signaltap:auto_signaltap_0
 15. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_fd
 16. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_fd
 17. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:ir_fd
 18. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_dr
 19. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_dr
 20. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irdr
 21. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t1re
 22. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_re
 23. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irre
 24. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_re
 25. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pcre
 26. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4re
 27. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4_em
 28. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_em
 29. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_em
 30. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_em2
 31. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_mw
 32. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_mw
 33. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irem
 34. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pcem
 35. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irmw
 36. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_mw
 37. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_mw2
 38. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4_mW
 39. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 40. Port Connectivity Checks: "Datapath_RISC:dp|Comparator:comp2"
 41. Port Connectivity Checks: "Datapath_RISC:dp|alu:op2_alu"
 42. Port Connectivity Checks: "Datapath_RISC:dp|alu:incrementer1"
 43. SignalTap II Logic Analyzer Settings
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Connections to In-System Debugging Instance "auto_signaltap_0"
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 29 21:00:20 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; RISC2                                       ;
; Top-level Entity Name              ; RISC2                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 11,293                                      ;
;     Total combinational functions  ; 5,628                                       ;
;     Dedicated logic registers      ; 6,683                                       ;
; Total registers                    ; 6683                                        ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 280,576                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; RISC2              ; RISC2              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+
; dataHazard.vhd                                                     ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/dataHazard.vhd                                                     ;             ;
; flipFlop.vhd                                                       ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/flipFlop.vhd                                                       ;             ;
; finalComponents.vhd                                                ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/finalComponents.vhd                                                ;             ;
; regRead.vhd                                                        ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/regRead.vhd                                                        ;             ;
; dataRegister.vhd                                                   ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/dataRegister.vhd                                                   ;             ;
; instrMemory.vhd                                                    ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/instrMemory.vhd                                                    ;             ;
; execute.vhd                                                        ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/execute.vhd                                                        ;             ;
; alu.vhd                                                            ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/alu.vhd                                                            ;             ;
; memPackage.vhd                                                     ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/memPackage.vhd                                                     ;             ;
; datapathComponents.vhd                                             ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/datapathComponents.vhd                                             ;             ;
; regWrite.vhd                                                       ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/regWrite.vhd                                                       ;             ;
; memAccess.vhd                                                      ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/memAccess.vhd                                                      ;             ;
; fetch.vhd                                                          ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/fetch.vhd                                                          ;             ;
; PE.vhd                                                             ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/PE.vhd                                                             ;             ;
; decode.vhd                                                         ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/decode.vhd                                                         ;             ;
; dataMemory.vhd                                                     ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/dataMemory.vhd                                                     ;             ;
; Comparator.vhd                                                     ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/Comparator.vhd                                                     ;             ;
; DataPath_RISC2.vhd                                                 ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd                                                 ;             ;
; regFile.vhd                                                        ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/regFile.vhd                                                        ;             ;
; RISC2.vhd                                                          ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/RISC2.vhd                                                          ;             ;
; controlHazard.vhd                                                  ; yes             ; User VHDL File                               ; /home/virtualgod/Altera/RISC2/controlHazard.vhd                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_constant.inc                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/dffeea.inc                          ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altrom.inc                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altram.inc                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altdpram.inc                        ;             ;
; db/altsyncram_c424.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/virtualgod/Altera/RISC2/db/altsyncram_c424.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altdpram.tdf                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/others/maxplus2/memmodes.inc                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/a_hdffe.inc                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.inc                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/muxlut.inc                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/bypassff.inc                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altshift.inc                        ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/virtualgod/Altera/RISC2/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/declut.inc                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_compare.inc                     ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/virtualgod/Altera/RISC2/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/cmpconst.inc                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_counter.inc                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc             ;             ;
; db/cntr_7ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/virtualgod/Altera/RISC2/db/cntr_7ii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/virtualgod/Altera/RISC2/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/virtualgod/Altera/RISC2/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/virtualgod/Altera/RISC2/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/virtualgod/Altera/RISC2/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/virtualgod/Altera/RISC2/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/virtualgod/Altera/RISC2/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_hub.vhd                         ; altera_sld  ;
; db/ip/sld95350957/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/virtualgod/Altera/RISC2/db/ip/sld95350957/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 11,293    ;
;                                             ;           ;
; Total combinational functions               ; 5628      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 4304      ;
;     -- 3 input functions                    ; 874       ;
;     -- <=2 input functions                  ; 450       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 5488      ;
;     -- arithmetic mode                      ; 140       ;
;                                             ;           ;
; Total registers                             ; 6683      ;
;     -- Dedicated logic registers            ; 6683      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 3         ;
; Total memory bits                           ; 280576    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 5975      ;
; Total fan-out                               ; 44048     ;
; Average fan-out                             ; 3.53      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |RISC2                                                                                                                                  ; 5628 (3)          ; 6683 (0)     ; 280576      ; 0            ; 0       ; 0         ; 3    ; 0            ; |RISC2                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |Data_Hazard_Detector:dh|                                                                                                            ; 213 (213)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Data_Hazard_Detector:dh                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |Datapath_RISC:dp|                                                                                                                   ; 4356 (573)        ; 4596 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |PE:pr1_enc|                                                                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|PE:pr1_enc                                                                                                                                                                                                                                                                                                                ; work         ;
;       |PE:pr2_enc|                                                                                                                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|PE:pr2_enc                                                                                                                                                                                                                                                                                                                ; work         ;
;       |alu:op2_alu|                                                                                                                     ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|alu:op2_alu                                                                                                                                                                                                                                                                                                               ; work         ;
;       |alu:op_alu|                                                                                                                      ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|alu:op_alu                                                                                                                                                                                                                                                                                                                ; work         ;
;       |dataMemory:data_mem|                                                                                                             ; 3032 (3032)       ; 4096 (4096)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataMemory:data_mem                                                                                                                                                                                                                                                                                                       ; work         ;
;       |dataRegister:ir_fd|                                                                                                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:ir_fd                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dataRegister:irdr|                                                                                                               ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:irdr                                                                                                                                                                                                                                                                                                         ; work         ;
;       |dataRegister:irem|                                                                                                               ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:irem                                                                                                                                                                                                                                                                                                         ; work         ;
;       |dataRegister:irmw|                                                                                                               ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:irmw                                                                                                                                                                                                                                                                                                         ; work         ;
;       |dataRegister:irre|                                                                                                               ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:irre                                                                                                                                                                                                                                                                                                         ; work         ;
;       |dataRegister:pc_dr|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:pc_dr                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dataRegister:pc_em2|                                                                                                             ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:pc_em2                                                                                                                                                                                                                                                                                                       ; work         ;
;       |dataRegister:pc_fd|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:pc_fd                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dataRegister:pc_mw2|                                                                                                             ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:pc_mw2                                                                                                                                                                                                                                                                                                       ; work         ;
;       |dataRegister:pc_mw|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:pc_mw                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dataRegister:pcem|                                                                                                               ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:pcem                                                                                                                                                                                                                                                                                                         ; work         ;
;       |dataRegister:pcre|                                                                                                               ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:pcre                                                                                                                                                                                                                                                                                                         ; work         ;
;       |dataRegister:t1re|                                                                                                               ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t1re                                                                                                                                                                                                                                                                                                         ; work         ;
;       |dataRegister:t2_em|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t2_em                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dataRegister:t2_mw|                                                                                                              ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t2_mw                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dataRegister:t2_re|                                                                                                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t2_re                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dataRegister:t3_dr|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t3_dr                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dataRegister:t3_em|                                                                                                              ; 184 (184)         ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t3_em                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dataRegister:t3_mw|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t3_mw                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dataRegister:t3_re|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t3_re                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dataRegister:t4_em|                                                                                                              ; 27 (27)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t4_em                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dataRegister:t4_mW|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t4_mW                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dataRegister:t4re|                                                                                                               ; 32 (32)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t4re                                                                                                                                                                                                                                                                                                         ; work         ;
;       |flipFlop:CReg|                                                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|flipFlop:CReg                                                                                                                                                                                                                                                                                                             ; work         ;
;       |flipFlop:Z1Reg|                                                                                                                  ; 11 (11)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|flipFlop:Z1Reg                                                                                                                                                                                                                                                                                                            ; work         ;
;       |flipFlop:ZReg|                                                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|flipFlop:ZReg                                                                                                                                                                                                                                                                                                             ; work         ;
;       |flipFlop:ncdr|                                                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|flipFlop:ncdr                                                                                                                                                                                                                                                                                                             ; work         ;
;       |flipFlop:ncem|                                                                                                                   ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|flipFlop:ncem                                                                                                                                                                                                                                                                                                             ; work         ;
;       |flipFlop:ncmw|                                                                                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|flipFlop:ncmw                                                                                                                                                                                                                                                                                                             ; work         ;
;       |flipFlop:ncre|                                                                                                                   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|flipFlop:ncre                                                                                                                                                                                                                                                                                                             ; work         ;
;       |instrMemory:instr_mem|                                                                                                           ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|instrMemory:instr_mem                                                                                                                                                                                                                                                                                                     ; work         ;
;       |regFile:rf|                                                                                                                      ; 50 (50)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|regFile:rf                                                                                                                                                                                                                                                                                                                ; work         ;
;    |controlHazard:ch|                                                                                                                   ; 78 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|controlHazard:ch                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |decode:d|                                                                                                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|decode:d                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |execute:e|                                                                                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|execute:e                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |fetch:f|                                                                                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|fetch:f                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |memAccess:m|                                                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|memAccess:m                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |regRead:r|                                                                                                                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|regRead:r                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |regWrite:w|                                                                                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|regWrite:w                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (81)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 810 (2)           ; 1996 (274)   ; 280576      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 808 (0)           ; 1722 (0)     ; 280576      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 808 (88)          ; 1722 (630)   ; 280576      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 280576      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_c424:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 280576      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 87 (87)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 322 (1)           ; 701 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 274 (0)           ; 685 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 411 (411)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 274 (0)           ; 274 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 47 (47)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 225 (11)          ; 208 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_7ii:auto_generated|                                                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7ii:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 137 (137)         ; 137 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 137          ; 2048         ; 137          ; 280576 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                      ;
+----------------------------------------------+----------------------------------------------------------+
; Register name                                ; Reason for Removal                                       ;
+----------------------------------------------+----------------------------------------------------------+
; Data_Hazard_Detector:dh|re_stall[1]          ; Stuck at GND due to stuck port data_in                   ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[15] ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[15] ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[14] ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[14] ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[13] ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[13] ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[12] ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[12] ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[11] ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[11] ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[10] ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[10] ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[9]  ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[9]  ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[8]  ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[8]  ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[7]  ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[7]  ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[6]  ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[6]  ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[5]  ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[5]  ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[4]  ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[4]  ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[3]  ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[3]  ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[2]  ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[2]  ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[1]  ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[1]  ;
; Datapath_RISC:dp|dataRegister:t3_fd|Dout[0]  ; Merged with Datapath_RISC:dp|dataRegister:pc_dr|Dout[0]  ;
; Total Number of Removed Registers = 17       ;                                                          ;
+----------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6683  ;
; Number of registers using Synchronous Clear  ; 224   ;
; Number of registers using Synchronous Load   ; 87    ;
; Number of registers using Asynchronous Clear ; 724   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5194  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 47 bits   ; 94 LEs        ; 94 LEs               ; 0 LEs                  ; Yes        ; |RISC2|Datapath_RISC:dp|dataRegister:irem|Dout[9]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|dataRegister:t2_re|Dout[1]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|dataRegister:t2_mw|Dout[6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[0][3]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[1][5]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[2][7]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[3][14]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[4][5]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[5][10]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[6][9]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RISC2|Datapath_RISC:dp|dataRegister:t4_em|Dout[4]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|dataRegister:pc_mw2|Dout[0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|dataRegister:pc_em2|Dout[15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|dataRegister:t1re|Dout[10]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|dataRegister:pc_dr|Dout[1]   ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|dataRegister:t3_dr|Dout[1]   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RISC2|Datapath_RISC:dp|dataRegister:t4re|Dout[5]    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[7][3]         ;
; 4:1                ; 47 bits   ; 94 LEs        ; 94 LEs               ; 0 LEs                  ; Yes        ; |RISC2|Datapath_RISC:dp|dataRegister:pcre|Dout[13]   ;
; 21:1               ; 16 bits   ; 224 LEs       ; 192 LEs              ; 32 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|dataRegister:t3_em|Dout[3]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RISC2|regRead:r|Z1_En                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISC2|execute:e|M24[0]                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC2|Datapath_RISC:dp|RF_D3[7]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC2|Datapath_RISC:dp|op_alu1[4]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC2|Datapath_RISC:dp|op_alu2[0]                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |RISC2|Datapath_RISC:dp|PE:pr2_enc|v                 ;
; 9:1                ; 16 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |RISC2|Datapath_RISC:dp|pc_alu1[11]                  ;
; 17:1               ; 16 bits   ; 176 LEs       ; 160 LEs              ; 16 LEs                 ; No         ; |RISC2|Datapath_RISC:dp|Comp1_D2[14]                 ;
; 17:1               ; 16 bits   ; 176 LEs       ; 160 LEs              ; 16 LEs                 ; No         ; |RISC2|Datapath_RISC:dp|T1_RE_in[15]                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |RISC2|Data_Hazard_Detector:dh|hazard11_var[1]       ;
; 17:1               ; 2 bits    ; 22 LEs        ; 18 LEs               ; 4 LEs                  ; No         ; |RISC2|Data_Hazard_Detector:dh|hazard21_var[2]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_fd ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_fd ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:ir_fd ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_dr ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_dr ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irdr ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t1re ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_re ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irre ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_re ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pcre ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4re ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4_em ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_em ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_em ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_em2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_mw ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_mw ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irem ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pcem ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irmw ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_mw ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_mw2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4_mW ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 137                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 137                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 436                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 137                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_RISC:dp|Comparator:comp2" ;
+---------+-------+----------+----------------------------------+
; Port    ; Type  ; Severity ; Details                          ;
+---------+-------+----------+----------------------------------+
; comp_d2 ; Input ; Info     ; Stuck at GND                     ;
+---------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_RISC:dp|alu:op2_alu"                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ip2[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ip2[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; aluop      ; Input  ; Info     ; Stuck at GND                                                                        ;
; c          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_RISC:dp|alu:incrementer1"                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ip2[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ip2[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; aluop      ; Input  ; Info     ; Stuck at GND                                                                        ;
; c          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 137                 ; 137              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 3                           ;
; cycloneiii_ff         ; 4597                        ;
;     ENA               ; 4350                        ;
;     ENA SCLR          ; 98                          ;
;     ENA SCLR SLD      ; 16                          ;
;     SCLR              ; 62                          ;
;     plain             ; 71                          ;
; cycloneiii_lcell_comb ; 4696                        ;
;     arith             ; 46                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 4650                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 214                         ;
;         3 data inputs ; 577                         ;
;         4 data inputs ; 3832                        ;
;                       ;                             ;
; Max LUT depth         ; 30.00                       ;
; Average LUT depth     ; 23.01                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                             ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------+---------+
; Name                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                      ; Details ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------+---------+
; clk                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                    ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[0]~7       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[0]~7       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[0]~7       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[0]~7       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[1]~6       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[1]~6       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[1]~6       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[1]~6       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[2]~5       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[2]~5       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[2]~5       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[2]~5       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[3]~4       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[3]~4       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[3]~4       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[3]~4       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[4]~1       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[4]~1       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[4]~1       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[4]~1       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[5]~0       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[5]~0       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[5]~0       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[5]~0       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[6]~3       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[6]~3       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[6]~3       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[6]~3       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[7]~2       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[7]~2       ; N/A     ;
; Datapath_RISC:dp|Data_Mem_A[7]~2       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|Data_Mem_A[7]~2       ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][9]  ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; rst                                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; rst                                    ; N/A     ;
; rst                                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; rst                                    ; N/A     ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Nov 29 20:59:31 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC2 -c RISC2
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file dataHazard.vhd
    Info (12022): Found design unit 1: Data_Hazard_Detector-behavioural File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 20
    Info (12023): Found entity 1: Data_Hazard_Detector File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file flipFlop.vhd
    Info (12022): Found design unit 1: flipFlop-Behave File: /home/virtualgod/Altera/RISC2/flipFlop.vhd Line: 13
    Info (12023): Found entity 1: flipFlop File: /home/virtualgod/Altera/RISC2/flipFlop.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file finalComponents.vhd
    Info (12022): Found design unit 1: finalComponents File: /home/virtualgod/Altera/RISC2/finalComponents.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regRead.vhd
    Info (12022): Found design unit 1: regRead-behaviour File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 13
    Info (12023): Found entity 1: regRead File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dataRegister.vhd
    Info (12022): Found design unit 1: dataRegister-Behave File: /home/virtualgod/Altera/RISC2/dataRegister.vhd Line: 14
    Info (12023): Found entity 1: dataRegister File: /home/virtualgod/Altera/RISC2/dataRegister.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file instrMemory.vhd
    Info (12022): Found design unit 1: instrMemory-Behave File: /home/virtualgod/Altera/RISC2/instrMemory.vhd Line: 15
    Info (12023): Found entity 1: instrMemory File: /home/virtualgod/Altera/RISC2/instrMemory.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file execute.vhd
    Info (12022): Found design unit 1: execute-behaviour File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 13
    Info (12023): Found entity 1: execute File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Behave File: /home/virtualgod/Altera/RISC2/alu.vhd Line: 15
    Info (12023): Found entity 1: alu File: /home/virtualgod/Altera/RISC2/alu.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file memPackage.vhd
    Info (12022): Found design unit 1: mem_package File: /home/virtualgod/Altera/RISC2/memPackage.vhd Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file datapathComponents.vhd
    Info (12022): Found design unit 1: datapathComponents File: /home/virtualgod/Altera/RISC2/datapathComponents.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regWrite.vhd
    Info (12022): Found design unit 1: regWrite-behaviour File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 13
    Info (12023): Found entity 1: regWrite File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memAccess.vhd
    Info (12022): Found design unit 1: memAccess-behaviour File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 11
    Info (12023): Found entity 1: memAccess File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fetch.vhd
    Info (12022): Found design unit 1: fetch-behaviour File: /home/virtualgod/Altera/RISC2/fetch.vhd Line: 11
    Info (12023): Found entity 1: fetch File: /home/virtualgod/Altera/RISC2/fetch.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file PE.vhd
    Info (12022): Found design unit 1: PE-behave File: /home/virtualgod/Altera/RISC2/PE.vhd Line: 15
    Info (12023): Found entity 1: PE File: /home/virtualgod/Altera/RISC2/PE.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file decode.vhd
    Info (12022): Found design unit 1: decode-behaviour File: /home/virtualgod/Altera/RISC2/decode.vhd Line: 10
    Info (12023): Found entity 1: decode File: /home/virtualgod/Altera/RISC2/decode.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dataMemory.vhd
    Info (12022): Found design unit 1: dataMemory-Behave File: /home/virtualgod/Altera/RISC2/dataMemory.vhd Line: 16
    Info (12023): Found entity 1: dataMemory File: /home/virtualgod/Altera/RISC2/dataMemory.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file Comparator.vhd
    Info (12022): Found design unit 1: Comparator-Behave File: /home/virtualgod/Altera/RISC2/Comparator.vhd Line: 12
    Info (12023): Found entity 1: Comparator File: /home/virtualgod/Altera/RISC2/Comparator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file DataPath_RISC2.vhd
    Info (12022): Found design unit 1: DataPath_RISC-Build File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 23
    Info (12023): Found entity 1: Datapath_RISC File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file regFile.vhd
    Info (12022): Found design unit 1: regFile-Behave File: /home/virtualgod/Altera/RISC2/regFile.vhd Line: 16
    Info (12023): Found entity 1: regFile File: /home/virtualgod/Altera/RISC2/regFile.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file RISC2.vhd
    Info (12022): Found design unit 1: RISC2-Struct File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 12
    Info (12023): Found entity 1: RISC2 File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file controlHazard.vhd
    Info (12022): Found design unit 1: controlHazard-Behave File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 13
    Info (12023): Found entity 1: controlHazard File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 4
Info (12127): Elaborating entity "RISC2" for the top level hierarchy
Info (12128): Elaborating entity "Datapath_RISC" for hierarchy "Datapath_RISC:dp" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 32
Info (10041): Inferred latch for "T2_RE_in[0]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[1]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[2]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[3]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[4]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[5]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[6]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[7]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[8]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[9]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[10]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[11]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[12]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[13]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[14]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (10041): Inferred latch for "T2_RE_in[15]" at DataPath_RISC2.vhd(151) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (12128): Elaborating entity "flipFlop" for hierarchy "Datapath_RISC:dp|flipFlop:ncdr" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 46
Info (12128): Elaborating entity "PE" for hierarchy "Datapath_RISC:dp|PE:pr1_enc" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 72
Info (12128): Elaborating entity "dataRegister" for hierarchy "Datapath_RISC:dp|dataRegister:pc_fd" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 85
Info (12128): Elaborating entity "alu" for hierarchy "Datapath_RISC:dp|alu:incrementer1" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 95
Info (12128): Elaborating entity "instrMemory" for hierarchy "Datapath_RISC:dp|instrMemory:instr_mem" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 100
Info (12128): Elaborating entity "regFile" for hierarchy "Datapath_RISC:dp|regFile:rf" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 136
Warning (10492): VHDL Process Statement warning at regFile.vhd(29): signal "a3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regFile.vhd Line: 29
Info (12128): Elaborating entity "Comparator" for hierarchy "Datapath_RISC:dp|Comparator:comp1" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 164
Info (12128): Elaborating entity "dataMemory" for hierarchy "Datapath_RISC:dp|dataMemory:data_mem" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 226
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:f" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 51
Info (12128): Elaborating entity "decode" for hierarchy "decode:d" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 55
Info (12128): Elaborating entity "regRead" for hierarchy "regRead:r" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 59
Warning (10492): VHDL Process Statement warning at regRead.vhd(37): signal "NC_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 37
Warning (10492): VHDL Process Statement warning at regRead.vhd(40): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 40
Warning (10492): VHDL Process Statement warning at regRead.vhd(48): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 48
Warning (10492): VHDL Process Statement warning at regRead.vhd(59): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 59
Warning (10492): VHDL Process Statement warning at regRead.vhd(61): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 61
Warning (10492): VHDL Process Statement warning at regRead.vhd(64): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 64
Warning (10492): VHDL Process Statement warning at regRead.vhd(66): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 66
Info (12128): Elaborating entity "execute" for hierarchy "execute:e" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 65
Warning (10492): VHDL Process Statement warning at execute.vhd(42): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 42
Warning (10492): VHDL Process Statement warning at execute.vhd(43): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 43
Warning (10492): VHDL Process Statement warning at execute.vhd(52): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 52
Warning (10492): VHDL Process Statement warning at execute.vhd(59): signal "PE2_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 59
Warning (10492): VHDL Process Statement warning at execute.vhd(72): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 72
Warning (10492): VHDL Process Statement warning at execute.vhd(79): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 79
Warning (10492): VHDL Process Statement warning at execute.vhd(86): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 86
Warning (10492): VHDL Process Statement warning at execute.vhd(93): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 93
Warning (10492): VHDL Process Statement warning at execute.vhd(99): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 99
Warning (10492): VHDL Process Statement warning at execute.vhd(105): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 105
Warning (10492): VHDL Process Statement warning at execute.vhd(112): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 112
Warning (10492): VHDL Process Statement warning at execute.vhd(116): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 116
Warning (10492): VHDL Process Statement warning at execute.vhd(120): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 120
Info (12128): Elaborating entity "memAccess" for hierarchy "memAccess:m" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 72
Warning (10492): VHDL Process Statement warning at memAccess.vhd(37): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 37
Warning (10492): VHDL Process Statement warning at memAccess.vhd(38): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 38
Warning (10492): VHDL Process Statement warning at memAccess.vhd(48): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 48
Warning (10492): VHDL Process Statement warning at memAccess.vhd(56): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 56
Warning (10492): VHDL Process Statement warning at memAccess.vhd(68): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 68
Warning (10492): VHDL Process Statement warning at memAccess.vhd(75): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 75
Warning (10492): VHDL Process Statement warning at memAccess.vhd(87): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 87
Info (12128): Elaborating entity "regWrite" for hierarchy "regWrite:w" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 78
Warning (10492): VHDL Process Statement warning at regWrite.vhd(30): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 30
Warning (10492): VHDL Process Statement warning at regWrite.vhd(31): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 31
Warning (10492): VHDL Process Statement warning at regWrite.vhd(42): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 42
Warning (10492): VHDL Process Statement warning at regWrite.vhd(48): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 48
Warning (10492): VHDL Process Statement warning at regWrite.vhd(54): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 54
Warning (10492): VHDL Process Statement warning at regWrite.vhd(60): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 60
Warning (10492): VHDL Process Statement warning at regWrite.vhd(66): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 66
Warning (10492): VHDL Process Statement warning at regWrite.vhd(72): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 72
Warning (10492): VHDL Process Statement warning at regWrite.vhd(85): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 85
Info (12128): Elaborating entity "controlHazard" for hierarchy "controlHazard:ch" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 82
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(26): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 26
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(26): signal "NC_EM_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 26
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(27): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 27
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(28): signal "PC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 28
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(38): signal "NC_RE_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 38
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(39): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 39
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(40): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 40
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(41): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 41
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(46): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 46
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(47): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 47
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(53): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 53
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(60): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 60
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(61): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 61
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(67): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 67
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(68): signal "T4_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 68
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(68): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 68
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(75): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 75
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(76): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 76
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(82): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 82
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(83): signal "T1_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 83
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(83): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 83
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(92): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 92
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(92): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 92
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(93): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 93
Info (12128): Elaborating entity "Data_Hazard_Detector" for hierarchy "Data_Hazard_Detector:dh" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 89
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(28): signal "NC_RE_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 28
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(29): signal "IR_OLD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 29
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(30): signal "IR_OLD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 30
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(32): signal "IR_OLD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 32
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(37): signal "NC_RE_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 37
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(64): signal "NC_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 64
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(68): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 68
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(74): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 74
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(82): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 82
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(88): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 88
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(96): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 96
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(102): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 102
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(111): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 111
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(117): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 117
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(125): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 125
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(131): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 131
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(139): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 139
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(145): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 145
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(154): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 154
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(165): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 165
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(178): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 178
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(184): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 184
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(192): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 192
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(198): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 198
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(207): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 207
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(213): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 213
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(221): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 221
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(227): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 227
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(235): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 235
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(241): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 241
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(252): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 252
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(259): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 259
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(266): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 266
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(273): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 273
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(280): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 280
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(287): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 287
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(294): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 294
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(307): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 307
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(314): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 314
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(321): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 321
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(328): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 328
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(335): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 335
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(345): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 345
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(352): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 352
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(359): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 359
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(366): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 366
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(373): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 373
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(380): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 380
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(387): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 387
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(400): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 400
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(407): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 407
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(414): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 414
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(421): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 421
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(428): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 428
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(438): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 438
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(443): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 443
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(450): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 450
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(455): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 455
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(462): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 462
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(467): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 467
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(474): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 474
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(479): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 479
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(486): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 486
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(491): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 491
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(498): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 498
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(503): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 503
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(510): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 510
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(521): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 521
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(534): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 534
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(539): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 539
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(546): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 546
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(551): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 551
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(558): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 558
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(563): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 563
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(570): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 570
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(575): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 575
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(582): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 582
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(587): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 587
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(597): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 597
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(604): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 604
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(611): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 611
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(618): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 618
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(625): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 625
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(632): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 632
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(639): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 639
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(652): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 652
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(659): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 659
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(666): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 666
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(673): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 673
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(680): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 680
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(690): signal "PE2_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 690
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(690): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 690
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(697): signal "PE2_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 697
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(697): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 697
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(704): signal "PE2_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 704
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(704): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 704
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(711): signal "PE2_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 711
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(711): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 711
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(718): signal "PE2_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 718
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(718): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 718
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(725): signal "PE2_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 725
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(725): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 725
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(732): signal "PE2_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 732
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(732): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 732
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(739): signal "PE2_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 739
Warning (10492): VHDL Process Statement warning at dataHazard.vhd(739): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/dataHazard.vhd Line: 739
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c424.tdf
    Info (12023): Found entity 1: altsyncram_c424 File: /home/virtualgod/Altera/RISC2/db/altsyncram_c424.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: /home/virtualgod/Altera/RISC2/db/mux_rsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/virtualgod/Altera/RISC2/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7ii.tdf
    Info (12023): Found entity 1: cntr_7ii File: /home/virtualgod/Altera/RISC2/db/cntr_7ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: /home/virtualgod/Altera/RISC2/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: /home/virtualgod/Altera/RISC2/db/cntr_g9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: /home/virtualgod/Altera/RISC2/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/virtualgod/Altera/RISC2/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/virtualgod/Altera/RISC2/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/virtualgod/Altera/RISC2/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.11.29.20:59:55 Progress: Loading sld95350957/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/virtualgod/Altera/RISC2/db/ip/sld95350957/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "Datapath_RISC:dp|dataMemory:data_mem|ram" is uninferred due to asynchronous read logic File: /home/virtualgod/Altera/RISC2/dataMemory.vhd Line: 17
    Info (276007): RAM logic "Datapath_RISC:dp|instrMemory:instr_mem|ram" is uninferred due to asynchronous read logic File: /home/virtualgod/Altera/RISC2/instrMemory.vhd Line: 16
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[6]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[15]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[14]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[13]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[12]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[11]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[10]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[9]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[8]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[7]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[5]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[4]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[3]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[2]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[1]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[0]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 307 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 11494 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 11349 logic cells
    Info (21064): Implemented 137 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings
    Info: Peak virtual memory: 1321 megabytes
    Info: Processing ended: Tue Nov 29 21:00:20 2016
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:01:33


