INFO:sim:172 - Generating IP...
Resolving generics for 'mem_sp'...
Applying external generics to 'mem_sp'...
Delivering associated files for 'mem_sp'...
Delivering EJava files for 'mem_sp'...
Generating implementation netlist for 'mem_sp'...
INFO:sim - Pre-processing HDL files for 'mem_sp'...
Running synthesis for 'mem_sp'
Running ngcbuild...
Writing VHO instantiation template for 'mem_sp'...
Writing VHDL behavioral simulation model for 'mem_sp'...
WARNING:sim - Overwriting existing file
   C:/Work/XILINX/Projects/New_25/ipcore_dir/tmp/_cg/mem_sp/doc/blk_mem_gen_v7_3
   _vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
C:/Work/XILINX/Projects/New_25/ipcore_dir/tmp/_cg/mem_sp
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'mem_sp'...
Generating metadata file...
Generating ISE project file for 'mem_sp'...
Generating ISE project...
XCO file found: mem_sp.xco
XMDF file found: mem_sp_xmdf.tcl
Adding C:/Work/XILINX/Projects/New_25/ipcore_dir/tmp/_cg/mem_sp.asy -view all
-origin_type imported
Adding C:/Work/XILINX/Projects/New_25/ipcore_dir/tmp/_cg/mem_sp.ngc -view all
-origin_type created
Checking file "C:/Work/XILINX/Projects/New_25/ipcore_dir/tmp/_cg/mem_sp.ngc" for
project device match ...
File "C:/Work/XILINX/Projects/New_25/ipcore_dir/tmp/_cg/mem_sp.ngc" device
information matches project device.
Adding C:/Work/XILINX/Projects/New_25/ipcore_dir/tmp/_cg/mem_sp.sym -view all
-origin_type imported
Adding C:/Work/XILINX/Projects/New_25/ipcore_dir/tmp/_cg/mem_sp.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Work/XILINX/Projects/New_25/ipcore_dir/tmp/_cg/mem_sp.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Work/XILINX/Projects/New_25/ipcore_dir/tmp/_cg/mem_sp.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mem_sp"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'mem_sp'.
