
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000758                       # Number of seconds simulated (Second)
simTicks                                    757935633                       # Number of ticks simulated (Tick)
finalTick                                   757935633                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.29                       # Real time elapsed on the host (Second)
hostTickRate                                120586391                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     804560                       # Number of bytes of host memory used (Byte)
simInsts                                      1916896                       # Number of instructions simulated (Count)
simOps                                        3412735                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   304971                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     542953                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          2123070                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.107556                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.902889                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3631792                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      260                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3608653                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2060                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               219311                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            172228                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 158                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             1944300                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.856017                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.590298                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    626865     32.24%     32.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    278575     14.33%     46.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    246073     12.66%     59.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    333216     17.14%     76.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    459571     23.64%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 4                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1944300                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        34496      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2458745     68.13%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        71004      1.97%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1658      0.05%     71.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       113571      3.15%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          404      0.01%     74.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1087      0.03%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1038      0.03%     74.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3228      0.09%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          299      0.01%     74.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     74.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     74.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       110593      3.06%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       110596      3.06%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       224170      6.21%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       117366      3.25%     90.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       233997      6.48%     96.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       126369      3.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3608653                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.699733                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  7756990                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3141297                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2861617                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1406676                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   710121                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           701102                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2870968                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       703189                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                         660917                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                   4715272                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         2.22                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.13                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.31                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     38469                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1112                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          178770                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         459938                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        245981                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       131256                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       120825                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          218      0.07%      0.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         24866      8.23%      8.30% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         4850      1.61%      9.91% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        29018      9.60%     19.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       229103     75.82%     95.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         6220      2.06%     97.39% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.39% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         7888      2.61%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         302163                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          200      0.57%      0.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         1641      4.69%      5.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         1136      3.24%      8.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect         9502     27.14%     35.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        19737     56.37%     92.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1443      4.12%     96.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1357      3.88%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         35016                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           23      0.15%      0.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            2      0.01%      0.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          329      2.13%      2.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          301      1.95%      4.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        12759     82.53%     86.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          303      1.96%     88.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     88.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1742     11.27%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        15459                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           18      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        23225      8.69%      8.70% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         3714      1.39%     10.09% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        19516      7.31%     17.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       209364     78.37%     95.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         4777      1.79%     97.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         6531      2.44%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       267145                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           18      0.12%      0.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            1      0.01%      0.13% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          208      1.39%      1.52% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          294      1.96%      3.48% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        12537     83.79%     87.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          187      1.25%     88.52% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     88.52% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1718     11.48%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        14963                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch           18      0.15%      0.15% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.15% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.15% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.15% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        11827     99.85%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        11845                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            1      0.03%      0.03% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          208      6.67%      6.70% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect          294      9.43%     16.13% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          710     22.77%     38.90% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          187      6.00%     44.90% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     44.90% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond         1718     55.10%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         3118                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        44717     14.80%     14.80% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       197615     65.40%     80.20% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        24866      8.23%     88.43% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        34965     11.57%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       302163                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         7901     51.65%     51.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         6113     39.96%     91.61% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            2      0.01%     91.63% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect         1281      8.37%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        15297                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            229321                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       187410                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             15459                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            647                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups               302163                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7225                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  221367                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.732608                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1420                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           36906                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              34965                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1941                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          218      0.07%      0.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        24866      8.23%      8.30% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         4850      1.61%      9.91% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        29018      9.60%     19.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       229103     75.82%     95.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         6220      2.06%     97.39% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.39% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         7888      2.61%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       302163                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           84      0.10%      0.10% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        24866     30.78%     30.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          400      0.50%     31.38% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        29018     35.92%     67.29% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        18177     22.50%     89.79% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          363      0.45%     90.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     90.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         7888      9.76%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         80796                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          329      4.55%      4.55% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      4.55% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         6593     91.25%     95.81% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          303      4.19%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         7225                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          329      4.55%      4.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      4.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         6593     91.25%     95.81% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          303      4.19%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         7225                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        36906                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        34965                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1941                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         2043                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        38949                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                35509                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  35504                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              12279                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  23225                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               23224                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect       119486                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         2876                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          380                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect        74071                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong         8908                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong         2313                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          176                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong         1172                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         3268                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         1323                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1         6789                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2         7434                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3        36485                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4        74188                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5         3847                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6         2776                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7         2064                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0        37239                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1         3491                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2        13235                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3        71847                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4         5438                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5          348                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6         1985                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts          217610                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             102                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             15202                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1910636                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.786177                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.444781                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          789108     41.30%     41.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          520430     27.24%     68.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          120109      6.29%     74.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           74919      3.92%     78.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          159229      8.33%     87.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           35517      1.86%     88.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           23256      1.22%     90.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           31251      1.64%     91.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          156817      8.21%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1910636                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          56                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 23230                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        31840      0.93%      0.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2313702     67.80%     68.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        70988      2.08%     70.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1421      0.04%     70.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       113329      3.32%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          346      0.01%     74.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          832      0.02%     74.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          854      0.03%     74.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3116      0.09%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          162      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       110592      3.24%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       110592      3.24%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       195432      5.73%     86.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       102645      3.01%     89.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       231422      6.78%     96.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       125430      3.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3412735                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        156817                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              1916896                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                3412735                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        1916896                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          3412735                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.107556                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.902889                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             654929                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             698645                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           3038924                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           426854                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          228075                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        31840      0.93%      0.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      2313702     67.80%     68.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        70988      2.08%     70.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1421      0.04%     70.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       113329      3.32%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           32      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          346      0.01%     74.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          832      0.02%     74.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     74.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          854      0.03%     74.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         3116      0.09%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          162      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       110592      3.24%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       110592      3.24%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       195432      5.73%     86.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       102645      3.01%     89.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       231422      6.78%     96.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       125430      3.68%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      3412735                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       267145                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       217855                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        49272                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       209364                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        57763                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        23230                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        23225                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data         651575                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            651575                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        651591                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           651591                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         9254                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            9254                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         9270                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           9270                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    559869533                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    559869533                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    559869533                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    559869533                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       660829                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        660829                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       660861                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       660861                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.014004                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.014004                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.014027                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.014027                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 60500.273719                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 60500.273719                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 60395.850378                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 60395.850378                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        26897                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          506                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      53.156126                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1593                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1593                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         5317                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          5317                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         5317                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         5317                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         3937                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         3937                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         3953                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         3953                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    267572570                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    267572570                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    269174429                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    269174429                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005958                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005958                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005982                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005982                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 67963.568707                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 67963.568707                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 68093.708323                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 68093.708323                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   2932                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           25                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           25                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       196707                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       196707                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           28                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           28                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.107143                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.107143                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        65569                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        65569                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       465528                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       465528                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.107143                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.107143                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       155176                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       155176                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           28                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           28                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           28                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           28                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       425606                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          425606                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         6930                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          6930                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    396393879                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    396393879                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       432536                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       432536                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.016022                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.016022                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 57199.693939                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 57199.693939                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         5313                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         5313                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1617                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1617                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    106022217                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    106022217                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.003738                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.003738                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 65567.233766                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 65567.233766                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data           16                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total            16                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           16                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           16                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data           32                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           32                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.500000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.500000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data           16                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           16                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      1601859                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1601859                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.500000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.500000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 100116.187500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 100116.187500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       225969                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         225969                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2324                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2324                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    163475654                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    163475654                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       228293                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       228293                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.010180                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.010180                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 70342.364028                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 70342.364028                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            4                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            4                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2320                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2320                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    161550353                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    161550353                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.010162                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.010162                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 69633.772845                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 69633.772845                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           954.703475                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               655600                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               3956                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             165.722952                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              169575                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   954.703475                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.932328                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.932328                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          506                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          444                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1325790                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1325790                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   396796                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                850157                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    457954                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                223976                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  15417                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               197085                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   663                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3746795                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2218                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts             3570184                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           276066                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          450902                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         238218                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.681614                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        1513806                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       1378517                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         810476                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        574503                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       3708197                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      2246916                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            689120                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1226015                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             257446                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1658450                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   32136                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  428                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2977                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    192336                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1677                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1944300                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.959511                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.893094                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   876876     45.10%     45.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    56364      2.90%     48.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   117626      6.05%     54.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    55475      2.85%     56.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   837959     43.10%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1944300                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               2150909                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.013113                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             302163                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.142324                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       266377                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst         190368                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            190368                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        190368                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           190368                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1968                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1968                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1968                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1968                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    138486369                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    138486369                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    138486369                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    138486369                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       192336                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        192336                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       192336                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       192336                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.010232                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.010232                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.010232                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.010232                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 70369.089939                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 70369.089939                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 70369.089939                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 70369.089939                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          314                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            157                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          626                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               626                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          451                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           451                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          451                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          451                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1517                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1517                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1517                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1517                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    110410461                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    110410461                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    110410461                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    110410461                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.007887                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.007887                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.007887                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.007887                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 72782.110086                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 72782.110086                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 72782.110086                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 72782.110086                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    626                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       190368                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          190368                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1968                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1968                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    138486369                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    138486369                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       192336                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       192336                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.010232                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.010232                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 70369.089939                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 70369.089939                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          451                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          451                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1517                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1517                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    110410461                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    110410461                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.007887                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.007887                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 72782.110086                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 72782.110086                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           796.798046                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               191884                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1516                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             126.572559                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               85680                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   796.798046                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.778123                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.778123                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          890                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          144                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          710                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.869141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             386188                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            386188                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     15417                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      42195                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    82735                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                3632052                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4860                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   459938                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  245981                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   160                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        71                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    82537                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             56                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7750                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         8211                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                15961                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  3565000                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 3562719                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   2414203                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   3680486                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.678098                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.655947                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5712                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       17463                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   33084                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   65                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  56                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  17906                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   23                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    253                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             426854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.344420                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            21.926507                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 420892     98.60%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   74      0.02%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  264      0.06%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  249      0.06%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  100      0.02%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   27      0.01%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   33      0.01%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   63      0.01%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   83      0.02%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  239      0.06%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                188      0.04%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                134      0.03%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                103      0.02%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 83      0.02%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 54      0.01%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                117      0.03%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                246      0.06%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                798      0.19%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1931      0.45%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                209      0.05%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 65      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                111      0.03%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                289      0.07%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 47      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 63      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 74      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                193      0.05%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 39      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 16      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               68      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1097                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               426854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores            705919                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.rdAccesses                  450469                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  238589                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       455                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       119                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  192775                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       595                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  15417                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   465730                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  379710                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2357                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    570248                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                510838                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3713525                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                137663                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 130719                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                 162053                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             6671593                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    12116564                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  3877897                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    816696                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               6199854                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   471722                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      73                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  63                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1273470                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                 2120497                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                   572711                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                          5381980                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7294386                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1916896                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3412735                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    40                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       357                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     29                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                    265                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       294                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    29                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                   265                       # number of overall hits (Count)
system.l2.overallHits::total                      294                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1485                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 3691                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    5176                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1485                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                3691                       # number of overall misses (Count)
system.l2.overallMisses::total                   5176                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       108554775                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       263080797                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          371635572                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      108554775                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      263080797                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         371635572                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               1514                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               3956                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  5470                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1514                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              3956                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 5470                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.980845                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.933013                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.946252                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.980845                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.933013                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.946252                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 73100.858586                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 71276.292875                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    71799.762751                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 73100.858586                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 71276.292875                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   71799.762751                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  579                       # number of writebacks (Count)
system.l2.writebacks::total                       579                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1485                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             3691                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                5176                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1485                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            3691                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               5176                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     97703036                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    236078693                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      333781729                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     97703036                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    236078693                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     333781729                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.980845                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.933013                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.946252                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.980845                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.933013                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.946252                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 65793.290236                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 63960.632078                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 64486.423686                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 65793.290236                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 63960.632078                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 64486.423686                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           4133                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          550                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            550                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              29                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 29                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1485                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1485                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    108554775                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    108554775                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1514                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1514                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.980845                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.980845                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 73100.858586                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 73100.858586                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1485                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1485                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     97703036                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     97703036                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.980845                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.980845                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 65793.290236                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 65793.290236                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 41                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    41                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2285                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2285                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    159149172                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      159149172                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2326                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2326                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.982373                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.982373                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 69649.528228                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 69649.528228                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2285                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2285                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    142431441                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    142431441                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.982373                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.982373                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 62333.234573                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 62333.234573                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            224                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               224                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         1406                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1406                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    103931625                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    103931625                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         1630                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          1630                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.862577                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.862577                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 73920.074680                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 73920.074680                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         1406                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1406                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     93647252                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     93647252                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.862577                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.862577                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 66605.442390                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 66605.442390                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          626                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              626                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          626                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          626                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         1593                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             1593                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         1593                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         1593                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  1914.074426                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         8477                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       6181                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.371461                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     302.801561                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       305.908419                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      1305.364446                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.147852                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.149369                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.637385                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.934607                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  341                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  774                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  933                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      78405                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     78405                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       579.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1484.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      3682.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000630750826                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           34                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           34                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               10977                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                524                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        5175                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        579                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      5175                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      579                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      21.54                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  5175                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  579                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    3875                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     919                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     304                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           34                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     151.705882                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     67.161151                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    456.112262                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            28     82.35%     82.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            5     14.71%     97.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2688-2815            1      2.94%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            34                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           34                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.411765                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.388082                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.924995                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               28     82.35%     82.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                4     11.76%     94.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      5.88%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            34                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  331200                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                37056                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              436976420.66130435                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              48890695.18123579                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     757906002                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     131718.11                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        94976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       235648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        35712                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 125308793.866932496428                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 310907667.801917433739                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 47117457.532175429165                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1484                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         3691                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          579                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     40700203                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     94500771                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  16139221751                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27426.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     25603.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  27874303.54                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        94976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       236224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         331200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        94976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        94976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        37056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        37056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1484                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         3691                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            5175                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          579                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            579                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      125308794                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      311667627                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         436976421                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    125308794                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     125308794                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     48890695                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         48890695                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     48890695                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     125308794                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     311667627                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        485867116                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 5166                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 558                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          346                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          372                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          403                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           56                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                38338474                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              25830000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          135200974                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7421.31                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26171.31                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                4369                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                442                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            84.57                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           79.21                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          904                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   403.327434                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   248.324869                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   363.093060                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          228     25.22%     25.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          207     22.90%     48.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           98     10.84%     58.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           78      8.63%     67.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           50      5.53%     73.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           24      2.65%     75.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           29      3.21%     78.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           26      2.88%     81.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          164     18.14%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          904                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            330624                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten          35712                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              436.216462                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               47.117458                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.78                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.41                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.37                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         3063060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1609080                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       16786140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        553320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 59620080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    144297210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    169534080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     395462970                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   521.763264                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    439226112                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     25220000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    293489521                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         3455760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1821600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       20099100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       2359440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 59620080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    148682220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    165841440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     401879640                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   530.229247                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    429594720                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     25220000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    303120913                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2890                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           579                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1646                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2285                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2285                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2890                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        12575                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        12575                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   12575                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       368256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       368256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   368256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5175                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5175    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5175                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            13334565                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           27418852                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           7400                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2225                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               3146                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         2172                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          626                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4893                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2326                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2326                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1517                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          1630                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3656                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        10844                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  14500                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       136896                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       355136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  492032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            4136                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     37248                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              9606                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.256715                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.437320                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    7142     74.35%     74.35% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    2462     25.63%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       2      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                9606                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    757935633                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            4808433                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1623636                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           4236876                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          9031                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         3558                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            2461                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         2459                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
