// Seed: 557246618
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output supply0 id_3,
    output tri1 id_4,
    output wand id_5,
    input supply1 id_6,
    output tri1 id_7,
    input wire id_8,
    output wor id_9,
    input supply0 id_10
);
endmodule
module module_1 #(
    parameter id_2 = 32'd42,
    parameter id_3 = 32'd87
) (
    input tri id_0,
    output tri1 id_1,
    input supply0 _id_2,
    input wand _id_3,
    output logic id_4,
    input wor id_5,
    input tri1 id_6
);
  parameter id_8[id_3 : id_2] = 1 - 1;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_6,
      id_1,
      id_5,
      id_1,
      id_6
  );
  function logic id_9;
    input logic id_10;
    output id_11, id_12;
    input [{  -1  {  -1  }  } : 1] id_13;
    logic id_14 = id_2;
    @(-1'h0) begin : LABEL_0
      $signed(36);
      ;
    end
  endfunction
  wire id_15;
  always id_4 = -1;
  initial begin
    id_9(id_8, id_8, id_8);
  end
endmodule
