// ABB Global Types Header File
// This is a generated file, do not edit!
#ifndef ABB_VHDL_MAP_VER2
#define ABB_VHDL_MAP_VER2
// Design identification
#define C_DESIGN_ID  131075
// Author identification
#define AUTHOR_UNKNOWN  0
#define AUTHOR_AKUGEL  1
#define AUTHOR_WGAO  2
// BAR Spaces
#define CINT_REGS_SPACE_BAR   0
#define CINT_FIFO_SPACE_BAR   0
#define CINT_BRAM_SPACE_BAR   1
// PCI Express address map
#define C_ADDRESS_RANGE_SIZE  2
#define C_REGS_RANGE  0
#define C_FIFO_RANGE  16384
#define C_BRAM_RANGE  32768
// Common register area
#define CINT_ADDR_VERSION     0
#define CINT_ADDR_IRQ_STAT    8
// Upstream DMA channel registers
#define CINT_ADDR_DMA_US_PAH  44
#define CINT_ADDR_DMA_US_PAL  48
#define CINT_ADDR_DMA_US_HAH  52
#define CINT_ADDR_DMA_US_HAL  56
#define CINT_ADDR_DMA_US_BDAH 60
#define CINT_ADDR_DMA_US_BDAL 64
#define CINT_ADDR_DMA_US_LENG 68
#define CINT_ADDR_DMA_US_CTRL 72
#define CINT_ADDR_DMA_US_STA  76
// Downstream DMA channel registers
#define CINT_ADDR_DMA_DS_PAH  80
#define CINT_ADDR_DMA_DS_PAL  84
#define CINT_ADDR_DMA_DS_HAH  88
#define CINT_ADDR_DMA_DS_HAL  92
#define CINT_ADDR_DMA_DS_BDAH 96
#define CINT_ADDR_DMA_DS_BDAL 100
#define CINT_ADDR_DMA_DS_LENG 104
#define CINT_ADDR_DMA_DS_CTRL 108
#define CINT_ADDR_DMA_DS_STA  112
// Outgoing FIFO addresses
#define CINT_ADDR_TXFIFO_DATA 16400
#define CINT_ADDR_TXFIFO_CTRL 16408
#define CINT_ADDR_TXFIFO_STA  16408
// Incoming FIFO addresses
#define CINT_ADDR_RXFIFO_DATA 16416
#define CINT_ADDR_RXFIFO_CTRL 16424
#define CINT_ADDR_RXFIFO_STA  16424
#endif //ABB_VHDL_MAP_VER2
