<libraries name="pattern_lib">
	<library name="device_lib">
		<layer name="FF">
			<rule name="DFFHQ">
				<left>
					<cell name="DFFHQ">
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CK" direction="input"/>
						<contents>
							<instance name="dffhq" cellRef="DFFHQ" libraryRef="cell_lib"/>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="dffhq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="dffhq"/>
							</net>
							<net name="CK">
								<portRef name="CK"/>
								<portRef name="CK" instanceRef="dffhq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}dffhq,FF,cell_lib)</op>
							<op>set_property (ff{0}dffhq,FFXY::#FF)</op>
							<op>set_property (ff{0}dffhq,INITXY::LOW)</op>
							<op>set_property (ff{0}dffhq,CKINV::1)</op>
							<op>set_property (ff{0}dffhq,SYNC_ATTR::ASYNC)</op>
							<op>reconnect (dffhq.Q,ff{0}dffhq.Q)</op>
							<op>reconnect (dffhq.D,ff{0}dffhq.D)</op>
							<op>reconnect (dffhq.CK,ff{0}dffhq.CK)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="DFFNHQ">
				<left>
					<cell name="DFFNHQ">
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CKN" direction="input"/>
						<contents>
							<instance name="dffnhq" cellRef="DFFNHQ" libraryRef="cell_lib"/>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="dffnhq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="dffnhq"/>
							</net>
							<net name="CKN">
								<portRef name="CKN"/>
								<portRef name="CKN" instanceRef="dffnhq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}dffnhq,FF,cell_lib)</op>
							<op>set_property (ff{0}dffnhq,FFXY::#FF)</op>
							<op>set_property (ff{0}dffnhq,INITXY::LOW)</op>
							<op>set_property (ff{0}dffnhq,CKINV::0)</op>
							<op>set_property (ff{0}dffnhq,SYNC_ATTR::ASYNC)</op>
							<op>reconnect (dffnhq.Q,ff{0}dffnhq.Q)</op>
							<op>reconnect (dffnhq.D,ff{0}dffnhq.D)</op>
							<op>reconnect (dffnhq.CKN,ff{0}dffnhq.CK)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="DFFRHQ">
				<left>
					<cell name="DFFRHQ">
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CK" direction="input"/>
						<port name="RN" direction="input"/>
						<contents>
							<instance name="dffrhq" cellRef="DFFRHQ" libraryRef="cell_lib"/>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="dffrhq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="dffrhq"/>
							</net>
							<net name="CK">
								<portRef name="CK"/>
								<portRef name="CK" instanceRef="dffrhq"/>
							</net>
							<net name="RN">
								<portRef name="RN"/>
								<portRef name="RN" instanceRef="dffrhq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}dffrhq,FF,cell_lib)</op>
							<op>set_property (ff{0}dffrhq,FFXY::#FF)</op>
							<op>set_property (ff{0}dffrhq,INITXY::LOW)</op>
							<op>set_property (ff{0}dffrhq,SYNC_ATTR::ASYNC)</op>
							<op>set_property (ff{0}dffrhq,SRMUX::SR_B)</op>
							<op>set_property (ff{0}dffrhq,SRFFMUX::0)</op>
							<op>set_property (ff{0}dffrhq,CKINV::1)</op>
							<op>reconnect (dffrhq.Q,ff{0}dffrhq.Q)</op>
							<op>reconnect (dffrhq.D,ff{0}dffrhq.D)</op>
							<op>reconnect (dffrhq.CK,ff{0}dffrhq.CK)</op>
							<op>reconnect (dffrhq.RN,ff{0}dffrhq.INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="DFFSHQ">
				<left>
					<cell name="DFFSHQ">
						<port name="SN" direction="input"/>
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CK" direction="input"/>
						<contents>
							<instance name="dffshq" cellRef="DFFSHQ" libraryRef="cell_lib"/>
							<net name="SN">
								<portRef name="SN"/>
								<portRef name="SN" instanceRef="dffshq"/>
							</net>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="dffshq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="dffshq"/>
							</net>
							<net name="CK">
								<portRef name="CK"/>
								<portRef name="CK" instanceRef="dffshq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}dffshq,FF,cell_lib)</op>
							<op>set_property (ff{0}dffshq,FFXY::#FF)</op>
							<op>set_property (ff{0}dffshq,INITXY::HIGH)</op>
							<op>set_property (ff{0}dffshq,SYNC_ATTR::ASYNC)</op>
							<op>set_property (ff{0}dffshq,SRMUX::SR_B)</op>
							<op>set_property (ff{0}dffshq,SRFFMUX::0)</op>
							<op>set_property (ff{0}dffshq,CKINV::1)</op>
							<op>reconnect (dffshq.Q,ff{0}dffshq.Q)</op>
							<op>reconnect (dffshq.D,ff{0}dffshq.D)</op>
							<op>reconnect (dffshq.CK,ff{0}dffshq.CK)</op>
							<op>reconnect (dffshq.SN,ff{0}dffshq.INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="DFFNRHQ">
				<left>
					<cell name="DFFNRHQ">
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CKN" direction="input"/>
						<port name="RN" direction="input"/>
						<contents>
							<instance name="dffnrhq" cellRef="DFFNRHQ" libraryRef="cell_lib"/>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="dffnrhq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="dffnrhq"/>
							</net>
							<net name="CKN">
								<portRef name="CKN"/>
								<portRef name="CKN" instanceRef="dffnrhq"/>
							</net>
							<net name="RN">
								<portRef name="RN"/>
								<portRef name="RN" instanceRef="dffnrhq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}dffnrhq,FF,cell_lib)</op>
							<op>set_property (ff{0}dffnrhq,FFXY::#FF)</op>
							<op>set_property (ff{0}dffnrhq,INITXY::LOW)</op>
							<op>set_property (ff{0}dffnrhq,SYNC_ATTR::ASYNC)</op>
							<op>set_property (ff{0}dffnrhq,SRMUX::SR_B)</op>
							<op>set_property (ff{0}dffnrhq,SRFFMUX::0)</op>
							<op>set_property (ff{0}dffnrhq,CKINV::0)</op>
							<op>reconnect (dffnrhq.Q,ff{0}dffnrhq.Q)</op>
							<op>reconnect (dffnrhq.D,ff{0}dffnrhq.D)</op>
							<op>reconnect (dffnrhq.CKN,ff{0}dffnrhq.CK)</op>
							<op>reconnect (dffnrhq.RN,ff{0}dffnrhq.INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="DFFNSHQ">
				<left>
					<cell name="DFFNSHQ">
						<port name="SN" direction="input"/>
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CKN" direction="input"/>
						<contents>
							<instance name="dffnshq" cellRef="DFFNSHQ" libraryRef="cell_lib"/>
							<net name="SN">
								<portRef name="SN"/>
								<portRef name="SN" instanceRef="dffnshq"/>
							</net>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="dffnshq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="dffnshq"/>
							</net>
							<net name="CKN">
								<portRef name="CKN"/>
								<portRef name="CKN" instanceRef="dffnshq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}dffnshq,FF,cell_lib)</op>
							<op>set_property (ff{0}dffnshq,FFXY::#FF)</op>
							<op>set_property (ff{0}dffnshq,INITXY::HIGH)</op>
							<op>set_property (ff{0}dffnshq,SYNC_ATTR::ASYNC)</op>
							<op>set_property (ff{0}dffnshq,SRMUX::SR_B)</op>
							<op>set_property (ff{0}dffnshq,SRFFMUX::0)</op>
							<op>set_property (ff{0}dffnshq,CKINV::0)</op>
							<op>reconnect (dffnshq.Q,ff{0}dffnshq.Q)</op>
							<op>reconnect (dffnshq.D,ff{0}dffnshq.D)</op>
							<op>reconnect (dffnshq.CKN,ff{0}dffnshq.CK)</op>
							<op>reconnect (dffnshq.SN,ff{0}dffnshq.INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
			<!--rule name="DFFNSHQ">
				<left>
					<cell name="DFFSHQ">
						<port name="SN" direction="input"/>
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CK" direction="input"/>
						<contents>
							<instance name="dffshq" cellRef="DFFSHQ" libraryRef="cell_lib"/>
							<net name="SN">
								<portRef name="SN"/>
								<portRef name="SN" instanceRef="dffshq"/>
							</net>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="dffshq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="dffshq"/>
							</net>
							<net name="CK">
								<portRef name="CK"/>
								<portRef name="CK" instanceRef="dffshq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}dffshq,FF,cell_lib)</op>
							<op>set_property (ff{0}dffshq,FFXY::#FF)</op>
							<op>set_property (ff{0}dffshq,INITXY::HIGH)</op>
							<op>set_property (ff{0}dffshq,SYNC_ATTR::ASYNC)</op>
							<op>set_property (ff{0}dffshq,SRMUX::SR_B)</op>
							<op>set_property (ff{0}dffshq,SRFFMUX::0)</op>
							<op>set_property (ff{0}dffshq,CKINV::1)</op>
							<op>reconnect (dffshq.Q,ff{0}dffshq.Q)</op>
							<op>reconnect (dffshq.D,ff{0}dffshq.D)</op>
							<op>reconnect (dffshq.CK,ff{0}dffshq.CK)</op>
							<op>reconnect (dffshq.SN,ff{0}dffshq.INIT)</op>
						</test>
					</operations>
				</right>
			</rule-->
			<rule name="EDFFHQ">
				<left>
					<cell name="EDFFHQ">
						<port name="E" direction="input"/>
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CK" direction="input"/>
						<contents>
							<instance name="edffhq" cellRef="EDFFHQ" libraryRef="cell_lib"/>
							<net name="E">
								<portRef name="E"/>
								<portRef name="E" instanceRef="edffhq"/>
							</net>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="edffhq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="edffhq"/>
							</net>
							<net name="CK">
								<portRef name="CK"/>
								<portRef name="CK" instanceRef="edffhq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}edffhq,FF,cell_lib)</op>
							<op>set_property (ff{0}edffhq,FFXY::#FF)</op>
							<op>set_property (ff{0}edffhq,INITXY::LOW)</op>
							<op>set_property (ff{0}edffhq,SYNC_ATTR::ASYNC)</op>
							<op>set_property (ff{0}edffhq,CKINV::1)</op>
							<op>set_property (ff{0}edffhq,CEMUX::CE)</op>
							<op>reconnect (edffhq.Q,ff{0}edffhq.Q)</op>
							<op>reconnect (edffhq.D,ff{0}edffhq.D)</op>
							<op>reconnect (edffhq.CK,ff{0}edffhq.CK)</op>
							<op>reconnect (edffhq.E,ff{0}edffhq.CE)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="EDFFTRHQ">
				<left>
					<cell name="EDFFTRHQ">
						<port name="E" direction="input"/>
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CK" direction="input"/>
						<port name="RN" direction="input"/>
						<contents>
							<instance name="edfftrhq" cellRef="EDFFTRHQ" libraryRef="cell_lib"/>
							<net name="RN">
								<portRef name="RN"/>
								<portRef name="RN" instanceRef="edfftrhq"/>
							</net>
							<net name="E">
								<portRef name="E"/>
								<portRef name="E" instanceRef="edfftrhq"/>
							</net>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="edfftrhq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="edfftrhq"/>
							</net>
							<net name="CK">
								<portRef name="CK"/>
								<portRef name="CK" instanceRef="edfftrhq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}edfftrhq,FF,cell_lib)</op>
							<op>set_property (ff{0}edfftrhq,FFXY::#FF)</op>
							<op>set_property (ff{0}edfftrhq,INITXY::LOW)</op>
							<op>set_property (ff{0}edfftrhq,SYNC_ATTR::SYNC)</op>
							<op>set_property (ff{0}edfftrhq,SRMUX::SR_B)</op>
							<op>set_property (ff{0}edfftrhq,SRFFMUX::0)</op>
							<op>set_property (ff{0}edfftrhq,CKINV::1)</op>
							<op>set_property (ff{0}edfftrhq,CEMUX::CE)</op>
							<op>reconnect (edfftrhq.Q,ff{0}edfftrhq.Q)</op>
							<op>reconnect (edfftrhq.D,ff{0}edfftrhq.D)</op>
							<op>reconnect (edfftrhq.CK,ff{0}edfftrhq.CK)</op>
							<op>reconnect (edfftrhq.E,ff{0}edfftrhq.CE)</op>
							<op>reconnect (edfftrhq.RN,ff{0}edfftrhq.INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="EDFFTSHQ">
				<left>
					<cell name="EDFFTSHQ">
						<port name="E" direction="input"/>
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CK" direction="input"/>
						<port name="SN" direction="input"/>
						<contents>
							<instance name="edfftshq" cellRef="EDFFTSHQ" libraryRef="cell_lib"/>
							<net name="SN">
								<portRef name="SN"/>
								<portRef name="SN" instanceRef="edfftshq"/>
							</net>
							<net name="E">
								<portRef name="E"/>
								<portRef name="E" instanceRef="edfftshq"/>
							</net>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="edfftshq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="edfftshq"/>
							</net>
							<net name="CK">
								<portRef name="CK"/>
								<portRef name="CK" instanceRef="edfftshq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}edfftshq,FF,cell_lib)</op>
							<op>set_property (ff{0}edfftshq,FFXY::#FF)</op>
							<op>set_property (ff{0}edfftshq,INITXY::HIGH)</op>
							<op>set_property (ff{0}edfftshq,SYNC_ATTR::SYNC)</op>
							<op>set_property (ff{0}edfftshq,SRMUX::SR_B)</op>
							<op>set_property (ff{0}edfftshq,SRFFMUX::0)</op>
							<op>set_property (ff{0}edfftshq,CKINV::1)</op>
							<op>set_property (ff{0}edfftshq,CEMUX::CE)</op>
							<op>reconnect (edfftshq.Q,ff{0}edfftshq.Q)</op>
							<op>reconnect (edfftshq.D,ff{0}edfftshq.D)</op>
							<op>reconnect (edfftshq.CK,ff{0}edfftshq.CK)</op>
							<op>reconnect (edfftshq.E,ff{0}edfftshq.CE)</op>
							<op>reconnect (edfftshq.SN,ff{0}edfftshq.INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="TLATHQ">
				<left>
					<cell name="TLATHQ">
						<port name="D" direction="input"/>
						<port name="G" direction="input"/>
						<port name="Q" direction="output"/>
						<contents>
							<instance name="tlathq" cellRef="TLATHQ" libraryRef="cell_lib"/>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="tlathq"/>
							</net>
							<net name="G">
								<portRef name="G"/>
								<portRef name="G" instanceRef="tlathq"/>
							</net>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="tlathq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}tlathq,FF,cell_lib)</op>
							<op>set_property (ff{0}tlathq,FFXY::#LATCH)</op>
							<op>set_property (ff{0}tlathq,INITXY::LOW)</op>
							<op>set_property (ff{0}tlathq,CKINV::1)</op>
							<op>set_property (ff{0}tlathq,SYNC_ATTR::ASYNC)</op>
							<op>reconnect (tlathq.D,ff{0}tlathq.D)</op>
							<op>reconnect (tlathq.G,ff{0}tlathq.CK)</op>
							<op>reconnect (tlathq.Q,ff{0}tlathq.Q)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="LUT">
			<rule name="LUT2">
				<left>
					<cell name="LUT2">
						<port name="O" direction="output"/>
						<port name="ADR0" direction="input"/>
						<port name="ADR1" direction="input"/>
						<contents>
							<instance name="lut2" cellRef="LUT2" libraryRef="cell_lib"/>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="lut2"/>
							</net>
							<net name="ADR0">
								<portRef name="ADR0"/>
								<portRef name="ADR0" instanceRef="lut2"/>
							</net>
							<net name="ADR1">
								<portRef name="ADR1"/>
								<portRef name="ADR1" instanceRef="lut2"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (lut{0}lut2,LUT,cell_lib)</op>
							<op>reconnect (lut2.ADR0,lut{0}lut2.A1)</op>
							<op>reconnect (lut2.ADR1,lut{0}lut2.A2)</op>
							<op>reconnect (lut2.O,lut{0}lut2.D)</op>
							<op>copy_property (lut2,INIT,lut{0}lut2,INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="LUT3">
				<left>
					<cell name="LUT3">
						<port name="O" direction="output"/>
						<port name="ADR0" direction="input"/>
						<port name="ADR2" direction="input"/>
						<port name="ADR1" direction="input"/>
						<contents>
							<instance name="lut3" cellRef="LUT3" libraryRef="cell_lib"/>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="lut3"/>
							</net>
							<net name="ADR0">
								<portRef name="ADR0"/>
								<portRef name="ADR0" instanceRef="lut3"/>
							</net>
							<net name="ADR2">
								<portRef name="ADR2"/>
								<portRef name="ADR2" instanceRef="lut3"/>
							</net>
							<net name="ADR1">
								<portRef name="ADR1"/>
								<portRef name="ADR1" instanceRef="lut3"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (lut{0}lut3,LUT,cell_lib)</op>
							<op>reconnect (lut3.ADR0,lut{0}lut3.A1)</op>
							<op>reconnect (lut3.ADR1,lut{0}lut3.A2)</op>
							<op>reconnect (lut3.ADR2,lut{0}lut3.A3)</op>
							<op>reconnect (lut3.O,lut{0}lut3.D)</op>
							<op>copy_property (lut3,INIT,lut{0}lut3,INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="LUT4">
				<left>
					<cell name="LUT4">
						<port name="O" direction="output"/>
						<port name="ADR0" direction="input"/>
						<port name="ADR3" direction="input"/>
						<port name="ADR2" direction="input"/>
						<port name="ADR1" direction="input"/>
						<contents>
							<instance name="lut4" cellRef="LUT4" libraryRef="cell_lib"/>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="lut4"/>
							</net>
							<net name="ADR0">
								<portRef name="ADR0"/>
								<portRef name="ADR0" instanceRef="lut4"/>
							</net>
							<net name="ADR3">
								<portRef name="ADR3"/>
								<portRef name="ADR3" instanceRef="lut4"/>
							</net>
							<net name="ADR2">
								<portRef name="ADR2"/>
								<portRef name="ADR2" instanceRef="lut4"/>
							</net>
							<net name="ADR1">
								<portRef name="ADR1"/>
								<portRef name="ADR1" instanceRef="lut4"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (lut{0}lut4,LUT,cell_lib)</op>
							<op>reconnect (lut4.ADR0,lut{0}lut4.A1)</op>
							<op>reconnect (lut4.ADR1,lut{0}lut4.A2)</op>
							<op>reconnect (lut4.ADR2,lut{0}lut4.A3)</op>
							<op>reconnect (lut4.ADR3,lut{0}lut4.A4)</op>
							<op>reconnect (lut4.O,lut{0}lut4.D)</op>
							<op>copy_property (lut4,INIT,lut{0}lut4,INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="SINGLE_OBJ2">
			<rule name="INV">
				<left>
					<cell name="INV">
						<port name="O" direction="output"/>
						<port name="I" direction="input"/>
						<contents>
							<instance name="inv" cellRef="INV" libraryRef="cell_lib"/>
							<net name="O">
								<portRef name="O"/>
								<portRef name="Y" instanceRef="inv"/>
							</net>
							<net name="I">
								<portRef name="I"/>
								<portRef name="A" instanceRef="inv"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (lut{0}inv,LUT,cell_lib)</op>
							<op>reconnect (inv.A,lut{0}inv.A1)</op>
							<op>reconnect (inv.Y,lut{0}inv.D)</op>
							<op>set_property (inv,INIT::1)</op>
							<op>copy_property (inv,INIT,lut{0}inv,INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="VCC">
				<left>
					<cell name="VCC">
						<port name="LOGIC_1_PIN" direction="output"/>
						<contents>
							<instance name="vcc" cellRef="LOGIC_1" libraryRef="cell_lib"/>
							<net name="LOGIC_1_PIN">
								<portRef name="LOGIC_1_PIN"/>
								<portRef name="LOGIC_1_PIN" instanceRef="vcc"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (lut{0}vcc,LUT,cell_lib)</op>
							<op>reconnect (vcc.LOGIC_1_PIN,lut{0}vcc.D)</op>
							<op>set_property (vcc,INIT::#1)</op>
							<op>copy_property (vcc,INIT,lut{0}vcc,INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="GND">
				<left>
					<cell name="GND">
						<port name="LOGIC_0_PIN" direction="output"/>
						<contents>
							<instance name="gnd" cellRef="LOGIC_0" libraryRef="cell_lib"/>
							<net name="LOGIC_0_PIN">
								<portRef name="LOGIC_0_PIN"/>
								<portRef name="LOGIC_0_PIN" instanceRef="gnd"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (lut{0}gnd,LUT,cell_lib)</op>
							<op>reconnect (gnd.LOGIC_0_PIN,lut{0}gnd.D)</op>
							<op>set_property (gnd,INIT::#0)</op>
							<op>copy_property (gnd,INIT,lut{0}gnd,INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="BLOCKRAM">
			<rule name="RAMB4_S1">
				<left>
					<cell name="RAMB4_S1">
						<port name="CLK" direction="input"/>
						<port name="WE" direction="input"/>
						<port name="RST" direction="input"/>
						<port name="EN" direction="input"/>
						<port name="DI[0]" direction="input" bus_ignore="true"/>
						<port name="DO[0]" direction="output" bus_ignore="true"/>
						<port name="ADDR[0]" direction="input" bus_ignore="true"/>
						<port name="ADDR[1]" direction="input" bus_ignore="true"/>
						<port name="ADDR[2]" direction="input" bus_ignore="true"/>
						<port name="ADDR[3]" direction="input" bus_ignore="true"/>
						<port name="ADDR[4]" direction="input" bus_ignore="true"/>
						<port name="ADDR[5]" direction="input" bus_ignore="true"/>
						<port name="ADDR[6]" direction="input" bus_ignore="true"/>
						<port name="ADDR[7]" direction="input" bus_ignore="true"/>
						<port name="ADDR[8]" direction="input" bus_ignore="true"/>
						<port name="ADDR[9]" direction="input" bus_ignore="true"/>
						<port name="ADDR[10]" direction="input" bus_ignore="true"/>
						<port name="ADDR[11]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s1" cellRef="RAMB4_S1" libraryRef="cell_lib"/>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CLK" instanceRef="ramb4_s1"/>
							</net>
							<net name="WE">
								<portRef name="WE"/>
								<portRef name="WE" instanceRef="ramb4_s1"/>
							</net>
							<net name="RST">
								<portRef name="RST"/>
								<portRef name="RST" instanceRef="ramb4_s1"/>
							</net>
							<net name="EN">
								<portRef name="EN"/>
								<portRef name="EN" instanceRef="ramb4_s1"/>
							</net>
							<net name="DI[0]">
								<portRef name="DI[0]"/>
								<portRef name="DI[0]" instanceRef="ramb4_s1"/>
							</net>
							<net name="DO[0]">
								<portRef name="DO[0]"/>
								<portRef name="DO[0]" instanceRef="ramb4_s1"/>
							</net>
							<net name="ADDR[0]">
								<portRef name="ADDR[0]"/>
								<portRef name="ADDR[0]" instanceRef="ramb4_s1"/>
							</net>
							<net name="ADDR[1]">
								<portRef name="ADDR[1]"/>
								<portRef name="ADDR[1]" instanceRef="ramb4_s1"/>
							</net>
							<net name="ADDR[2]">
								<portRef name="ADDR[2]"/>
								<portRef name="ADDR[2]" instanceRef="ramb4_s1"/>
							</net>
							<net name="ADDR[3]">
								<portRef name="ADDR[3]"/>
								<portRef name="ADDR[3]" instanceRef="ramb4_s1"/>
							</net>
							<net name="ADDR[4]">
								<portRef name="ADDR[4]"/>
								<portRef name="ADDR[4]" instanceRef="ramb4_s1"/>
							</net>
							<net name="ADDR[5]">
								<portRef name="ADDR[5]"/>
								<portRef name="ADDR[5]" instanceRef="ramb4_s1"/>
							</net>
							<net name="ADDR[6]">
								<portRef name="ADDR[6]"/>
								<portRef name="ADDR[6]" instanceRef="ramb4_s1"/>
							</net>
							<net name="ADDR[7]">
								<portRef name="ADDR[7]"/>
								<portRef name="ADDR[7]" instanceRef="ramb4_s1"/>
							</net>
							<net name="ADDR[8]">
								<portRef name="ADDR[8]"/>
								<portRef name="ADDR[8]" instanceRef="ramb4_s1"/>
							</net>
							<net name="ADDR[9]">
								<portRef name="ADDR[9]"/>
								<portRef name="ADDR[9]" instanceRef="ramb4_s1"/>
							</net>
							<net name="ADDR[10]">
								<portRef name="ADDR[10]"/>
								<portRef name="ADDR[10]" instanceRef="ramb4_s1"/>
							</net>
							<net name="ADDR[11]">
								<portRef name="ADDR[11]"/>
								<portRef name="ADDR[11]" instanceRef="ramb4_s1"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_1{0}ramb4_s1,BLOCKRAM_1,cell_lib)</op>
							<op>set_property (blockram_1{0}ramb4_s1,PORT_ATTR::4096X1)</op>
							<op>copy_property (ramb4_s1,INIT_00,blockram_1{0}ramb4_s1,INIT_00)</op>
							<op>copy_property (ramb4_s1,INIT_01,blockram_1{0}ramb4_s1,INIT_01)</op>
							<op>copy_property (ramb4_s1,INIT_02,blockram_1{0}ramb4_s1,INIT_02)</op>
							<op>copy_property (ramb4_s1,INIT_03,blockram_1{0}ramb4_s1,INIT_03)</op>
							<op>copy_property (ramb4_s1,INIT_04,blockram_1{0}ramb4_s1,INIT_04)</op>
							<op>copy_property (ramb4_s1,INIT_05,blockram_1{0}ramb4_s1,INIT_05)</op>
							<op>copy_property (ramb4_s1,INIT_06,blockram_1{0}ramb4_s1,INIT_06)</op>
							<op>copy_property (ramb4_s1,INIT_07,blockram_1{0}ramb4_s1,INIT_07)</op>
							<op>copy_property (ramb4_s1,INIT_08,blockram_1{0}ramb4_s1,INIT_08)</op>
							<op>copy_property (ramb4_s1,INIT_09,blockram_1{0}ramb4_s1,INIT_09)</op>
							<op>copy_property (ramb4_s1,INIT_0A,blockram_1{0}ramb4_s1,INIT_0A)</op>
							<op>copy_property (ramb4_s1,INIT_0B,blockram_1{0}ramb4_s1,INIT_0B)</op>
							<op>copy_property (ramb4_s1,INIT_0C,blockram_1{0}ramb4_s1,INIT_0C)</op>
							<op>copy_property (ramb4_s1,INIT_0D,blockram_1{0}ramb4_s1,INIT_0D)</op>
							<op>copy_property (ramb4_s1,INIT_0E,blockram_1{0}ramb4_s1,INIT_0E)</op>
							<op>copy_property (ramb4_s1,INIT_0F,blockram_1{0}ramb4_s1,INIT_0F)</op>
							<op>reconnect (ramb4_s1.RST,blockram_1{0}ramb4_s1.RST)</op>
							<op>reconnect (ramb4_s1.EN,blockram_1{0}ramb4_s1.EN)</op>
							<op>reconnect (ramb4_s1.WE,blockram_1{0}ramb4_s1.WE)</op>
							<op>reconnect (ramb4_s1.CLK,blockram_1{0}ramb4_s1.CLK)</op>
							<op>reconnect (ramb4_s1.DI[0],blockram_1{0}ramb4_s1.DI0)</op>
							<op>reconnect (ramb4_s1.DO[0],blockram_1{0}ramb4_s1.DO0)</op>
							<op>reconnect (ramb4_s1.ADDR[0],blockram_1{0}ramb4_s1.ADDR0)</op>
							<op>reconnect (ramb4_s1.ADDR[1],blockram_1{0}ramb4_s1.ADDR1)</op>
							<op>reconnect (ramb4_s1.ADDR[2],blockram_1{0}ramb4_s1.ADDR2)</op>
							<op>reconnect (ramb4_s1.ADDR[3],blockram_1{0}ramb4_s1.ADDR3)</op>
							<op>reconnect (ramb4_s1.ADDR[4],blockram_1{0}ramb4_s1.ADDR4)</op>
							<op>reconnect (ramb4_s1.ADDR[5],blockram_1{0}ramb4_s1.ADDR5)</op>
							<op>reconnect (ramb4_s1.ADDR[6],blockram_1{0}ramb4_s1.ADDR6)</op>
							<op>reconnect (ramb4_s1.ADDR[7],blockram_1{0}ramb4_s1.ADDR7)</op>
							<op>reconnect (ramb4_s1.ADDR[8],blockram_1{0}ramb4_s1.ADDR8)</op>
							<op>reconnect (ramb4_s1.ADDR[9],blockram_1{0}ramb4_s1.ADDR9)</op>
							<op>reconnect (ramb4_s1.ADDR[10],blockram_1{0}ramb4_s1.ADDR10)</op>
							<op>reconnect (ramb4_s1.ADDR[11],blockram_1{0}ramb4_s1.ADDR11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S1_S1">
				<left>
					<cell name="RAMB4_S1_S1">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[9]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[10]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[11]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[9]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[10]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[11]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s1_s1" cellRef="RAMB4_S1_S1" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRA[8]">
								<portRef name="ADDRA[8]"/>
								<portRef name="ADDRA[8]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRA[9]">
								<portRef name="ADDRA[9]"/>
								<portRef name="ADDRA[9]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRA[10]">
								<portRef name="ADDRA[10]"/>
								<portRef name="ADDRA[10]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRA[11]">
								<portRef name="ADDRA[11]"/>
								<portRef name="ADDRA[11]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRB[8]">
								<portRef name="ADDRB[8]"/>
								<portRef name="ADDRB[8]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRB[9]">
								<portRef name="ADDRB[9]"/>
								<portRef name="ADDRB[9]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRB[10]">
								<portRef name="ADDRB[10]"/>
								<portRef name="ADDRB[10]" instanceRef="ramb4_s1_s1"/>
							</net>
							<net name="ADDRB[11]">
								<portRef name="ADDRB[11]"/>
								<portRef name="ADDRB[11]" instanceRef="ramb4_s1_s1"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s1_s1,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s1_s1,PORTA_ATTR::4096X1)</op>
							<op>set_property (blockram_2{0}ramb4_s1_s1,PORTB_ATTR::4096X1)</op>
							<op>copy_property (ramb4_s1_s1,INIT_00,blockram_2{0}ramb4_s1_s1,INIT_00)</op>
							<op>copy_property (ramb4_s1_s1,INIT_01,blockram_2{0}ramb4_s1_s1,INIT_01)</op>
							<op>copy_property (ramb4_s1_s1,INIT_02,blockram_2{0}ramb4_s1_s1,INIT_02)</op>
							<op>copy_property (ramb4_s1_s1,INIT_03,blockram_2{0}ramb4_s1_s1,INIT_03)</op>
							<op>copy_property (ramb4_s1_s1,INIT_04,blockram_2{0}ramb4_s1_s1,INIT_04)</op>
							<op>copy_property (ramb4_s1_s1,INIT_05,blockram_2{0}ramb4_s1_s1,INIT_05)</op>
							<op>copy_property (ramb4_s1_s1,INIT_06,blockram_2{0}ramb4_s1_s1,INIT_06)</op>
							<op>copy_property (ramb4_s1_s1,INIT_07,blockram_2{0}ramb4_s1_s1,INIT_07)</op>
							<op>copy_property (ramb4_s1_s1,INIT_08,blockram_2{0}ramb4_s1_s1,INIT_08)</op>
							<op>copy_property (ramb4_s1_s1,INIT_09,blockram_2{0}ramb4_s1_s1,INIT_09)</op>
							<op>copy_property (ramb4_s1_s1,INIT_0A,blockram_2{0}ramb4_s1_s1,INIT_0A)</op>
							<op>copy_property (ramb4_s1_s1,INIT_0B,blockram_2{0}ramb4_s1_s1,INIT_0B)</op>
							<op>copy_property (ramb4_s1_s1,INIT_0C,blockram_2{0}ramb4_s1_s1,INIT_0C)</op>
							<op>copy_property (ramb4_s1_s1,INIT_0D,blockram_2{0}ramb4_s1_s1,INIT_0D)</op>
							<op>copy_property (ramb4_s1_s1,INIT_0E,blockram_2{0}ramb4_s1_s1,INIT_0E)</op>
							<op>copy_property (ramb4_s1_s1,INIT_0F,blockram_2{0}ramb4_s1_s1,INIT_0F)</op>
							<op>reconnect (ramb4_s1_s1.RSTA,blockram_2{0}ramb4_s1_s1.RSTA)</op>
							<op>reconnect (ramb4_s1_s1.ENA,blockram_2{0}ramb4_s1_s1.ENA)</op>
							<op>reconnect (ramb4_s1_s1.WEA,blockram_2{0}ramb4_s1_s1.WEA)</op>
							<op>reconnect (ramb4_s1_s1.CLKA,blockram_2{0}ramb4_s1_s1.CLKA)</op>
							<op>reconnect (ramb4_s1_s1.RSTB,blockram_2{0}ramb4_s1_s1.RSTB)</op>
							<op>reconnect (ramb4_s1_s1.ENB,blockram_2{0}ramb4_s1_s1.ENB)</op>
							<op>reconnect (ramb4_s1_s1.WEB,blockram_2{0}ramb4_s1_s1.WEB)</op>
							<op>reconnect (ramb4_s1_s1.CLKB,blockram_2{0}ramb4_s1_s1.CLKB)</op>
							<op>reconnect (ramb4_s1_s1.DIA[0],blockram_2{0}ramb4_s1_s1.DIA0)</op>
							<op>reconnect (ramb4_s1_s1.DOA[0],blockram_2{0}ramb4_s1_s1.DOA0)</op>
							<op>reconnect (ramb4_s1_s1.ADDRA[0],blockram_2{0}ramb4_s1_s1.ADDRA0)</op>
							<op>reconnect (ramb4_s1_s1.ADDRA[1],blockram_2{0}ramb4_s1_s1.ADDRA1)</op>
							<op>reconnect (ramb4_s1_s1.ADDRA[2],blockram_2{0}ramb4_s1_s1.ADDRA2)</op>
							<op>reconnect (ramb4_s1_s1.ADDRA[3],blockram_2{0}ramb4_s1_s1.ADDRA3)</op>
							<op>reconnect (ramb4_s1_s1.ADDRA[4],blockram_2{0}ramb4_s1_s1.ADDRA4)</op>
							<op>reconnect (ramb4_s1_s1.ADDRA[5],blockram_2{0}ramb4_s1_s1.ADDRA5)</op>
							<op>reconnect (ramb4_s1_s1.ADDRA[6],blockram_2{0}ramb4_s1_s1.ADDRA6)</op>
							<op>reconnect (ramb4_s1_s1.ADDRA[7],blockram_2{0}ramb4_s1_s1.ADDRA7)</op>
							<op>reconnect (ramb4_s1_s1.ADDRA[8],blockram_2{0}ramb4_s1_s1.ADDRA8)</op>
							<op>reconnect (ramb4_s1_s1.ADDRA[9],blockram_2{0}ramb4_s1_s1.ADDRA9)</op>
							<op>reconnect (ramb4_s1_s1.ADDRA[10],blockram_2{0}ramb4_s1_s1.ADDRA10)</op>
							<op>reconnect (ramb4_s1_s1.ADDRA[11],blockram_2{0}ramb4_s1_s1.ADDRA11)</op>
							<op>reconnect (ramb4_s1_s1.DIB[0],blockram_2{0}ramb4_s1_s1.DIB0)</op>
							<op>reconnect (ramb4_s1_s1.DOB[0],blockram_2{0}ramb4_s1_s1.DOB0)</op>
							<op>reconnect (ramb4_s1_s1.ADDRB[0],blockram_2{0}ramb4_s1_s1.ADDRB0)</op>
							<op>reconnect (ramb4_s1_s1.ADDRB[1],blockram_2{0}ramb4_s1_s1.ADDRB1)</op>
							<op>reconnect (ramb4_s1_s1.ADDRB[2],blockram_2{0}ramb4_s1_s1.ADDRB2)</op>
							<op>reconnect (ramb4_s1_s1.ADDRB[3],blockram_2{0}ramb4_s1_s1.ADDRB3)</op>
							<op>reconnect (ramb4_s1_s1.ADDRB[4],blockram_2{0}ramb4_s1_s1.ADDRB4)</op>
							<op>reconnect (ramb4_s1_s1.ADDRB[5],blockram_2{0}ramb4_s1_s1.ADDRB5)</op>
							<op>reconnect (ramb4_s1_s1.ADDRB[6],blockram_2{0}ramb4_s1_s1.ADDRB6)</op>
							<op>reconnect (ramb4_s1_s1.ADDRB[7],blockram_2{0}ramb4_s1_s1.ADDRB7)</op>
							<op>reconnect (ramb4_s1_s1.ADDRB[8],blockram_2{0}ramb4_s1_s1.ADDRB8)</op>
							<op>reconnect (ramb4_s1_s1.ADDRB[9],blockram_2{0}ramb4_s1_s1.ADDRB9)</op>
							<op>reconnect (ramb4_s1_s1.ADDRB[10],blockram_2{0}ramb4_s1_s1.ADDRB10)</op>
							<op>reconnect (ramb4_s1_s1.ADDRB[11],blockram_2{0}ramb4_s1_s1.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S1_S2">
				<left>
					<cell name="RAMB4_S1_S2">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[9]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[10]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[11]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DIB[1]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="DOB[1]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[9]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[10]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s1_s2" cellRef="RAMB4_S1_S2" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRA[8]">
								<portRef name="ADDRA[8]"/>
								<portRef name="ADDRA[8]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRA[9]">
								<portRef name="ADDRA[9]"/>
								<portRef name="ADDRA[9]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRA[10]">
								<portRef name="ADDRA[10]"/>
								<portRef name="ADDRA[10]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRA[11]">
								<portRef name="ADDRA[11]"/>
								<portRef name="ADDRA[11]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="DIB[1]">
								<portRef name="DIB[1]"/>
								<portRef name="DIB[1]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="DOB[1]">
								<portRef name="DOB[1]"/>
								<portRef name="DOB[1]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRB[8]">
								<portRef name="ADDRB[8]"/>
								<portRef name="ADDRB[8]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRB[9]">
								<portRef name="ADDRB[9]"/>
								<portRef name="ADDRB[9]" instanceRef="ramb4_s1_s2"/>
							</net>
							<net name="ADDRB[10]">
								<portRef name="ADDRB[10]"/>
								<portRef name="ADDRB[10]" instanceRef="ramb4_s1_s2"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s1_s2,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s1_s2,PORTA_ATTR::4096X1)</op>
							<op>set_property (blockram_2{0}ramb4_s1_s2,PORTB_ATTR::2048X2)</op>
							<op>copy_property (ramb4_s1_s2,INIT_00,blockram_2{0}ramb4_s1_s2,INIT_00)</op>
							<op>copy_property (ramb4_s1_s2,INIT_01,blockram_2{0}ramb4_s1_s2,INIT_01)</op>
							<op>copy_property (ramb4_s1_s2,INIT_02,blockram_2{0}ramb4_s1_s2,INIT_02)</op>
							<op>copy_property (ramb4_s1_s2,INIT_03,blockram_2{0}ramb4_s1_s2,INIT_03)</op>
							<op>copy_property (ramb4_s1_s2,INIT_04,blockram_2{0}ramb4_s1_s2,INIT_04)</op>
							<op>copy_property (ramb4_s1_s2,INIT_05,blockram_2{0}ramb4_s1_s2,INIT_05)</op>
							<op>copy_property (ramb4_s1_s2,INIT_06,blockram_2{0}ramb4_s1_s2,INIT_06)</op>
							<op>copy_property (ramb4_s1_s2,INIT_07,blockram_2{0}ramb4_s1_s2,INIT_07)</op>
							<op>copy_property (ramb4_s1_s2,INIT_08,blockram_2{0}ramb4_s1_s2,INIT_08)</op>
							<op>copy_property (ramb4_s1_s2,INIT_09,blockram_2{0}ramb4_s1_s2,INIT_09)</op>
							<op>copy_property (ramb4_s1_s2,INIT_0A,blockram_2{0}ramb4_s1_s2,INIT_0A)</op>
							<op>copy_property (ramb4_s1_s2,INIT_0B,blockram_2{0}ramb4_s1_s2,INIT_0B)</op>
							<op>copy_property (ramb4_s1_s2,INIT_0C,blockram_2{0}ramb4_s1_s2,INIT_0C)</op>
							<op>copy_property (ramb4_s1_s2,INIT_0D,blockram_2{0}ramb4_s1_s2,INIT_0D)</op>
							<op>copy_property (ramb4_s1_s2,INIT_0E,blockram_2{0}ramb4_s1_s2,INIT_0E)</op>
							<op>copy_property (ramb4_s1_s2,INIT_0F,blockram_2{0}ramb4_s1_s2,INIT_0F)</op>
							<op>reconnect (ramb4_s1_s2.RSTA,blockram_2{0}ramb4_s1_s2.RSTA)</op>
							<op>reconnect (ramb4_s1_s2.ENA,blockram_2{0}ramb4_s1_s2.ENA)</op>
							<op>reconnect (ramb4_s1_s2.WEA,blockram_2{0}ramb4_s1_s2.WEA)</op>
							<op>reconnect (ramb4_s1_s2.CLKA,blockram_2{0}ramb4_s1_s2.CLKA)</op>
							<op>reconnect (ramb4_s1_s2.RSTB,blockram_2{0}ramb4_s1_s2.RSTB)</op>
							<op>reconnect (ramb4_s1_s2.ENB,blockram_2{0}ramb4_s1_s2.ENB)</op>
							<op>reconnect (ramb4_s1_s2.WEB,blockram_2{0}ramb4_s1_s2.WEB)</op>
							<op>reconnect (ramb4_s1_s2.CLKB,blockram_2{0}ramb4_s1_s2.CLKB)</op>
							<op>reconnect (ramb4_s1_s2.DIA[0],blockram_2{0}ramb4_s1_s2.DIA0)</op>
							<op>reconnect (ramb4_s1_s2.DOA[0],blockram_2{0}ramb4_s1_s2.DOA0)</op>
							<op>reconnect (ramb4_s1_s2.ADDRA[0],blockram_2{0}ramb4_s1_s2.ADDRA0)</op>
							<op>reconnect (ramb4_s1_s2.ADDRA[1],blockram_2{0}ramb4_s1_s2.ADDRA1)</op>
							<op>reconnect (ramb4_s1_s2.ADDRA[2],blockram_2{0}ramb4_s1_s2.ADDRA2)</op>
							<op>reconnect (ramb4_s1_s2.ADDRA[3],blockram_2{0}ramb4_s1_s2.ADDRA3)</op>
							<op>reconnect (ramb4_s1_s2.ADDRA[4],blockram_2{0}ramb4_s1_s2.ADDRA4)</op>
							<op>reconnect (ramb4_s1_s2.ADDRA[5],blockram_2{0}ramb4_s1_s2.ADDRA5)</op>
							<op>reconnect (ramb4_s1_s2.ADDRA[6],blockram_2{0}ramb4_s1_s2.ADDRA6)</op>
							<op>reconnect (ramb4_s1_s2.ADDRA[7],blockram_2{0}ramb4_s1_s2.ADDRA7)</op>
							<op>reconnect (ramb4_s1_s2.ADDRA[8],blockram_2{0}ramb4_s1_s2.ADDRA8)</op>
							<op>reconnect (ramb4_s1_s2.ADDRA[9],blockram_2{0}ramb4_s1_s2.ADDRA9)</op>
							<op>reconnect (ramb4_s1_s2.ADDRA[10],blockram_2{0}ramb4_s1_s2.ADDRA10)</op>
							<op>reconnect (ramb4_s1_s2.ADDRA[11],blockram_2{0}ramb4_s1_s2.ADDRA11)</op>
							<op>reconnect (ramb4_s1_s2.DIB[0],blockram_2{0}ramb4_s1_s2.DIB0)</op>
							<op>reconnect (ramb4_s1_s2.DIB[1],blockram_2{0}ramb4_s1_s2.DIB1)</op>
							<op>reconnect (ramb4_s1_s2.DOB[0],blockram_2{0}ramb4_s1_s2.DOB0)</op>
							<op>reconnect (ramb4_s1_s2.DOB[1],blockram_2{0}ramb4_s1_s2.DOB1)</op>
							<op>reconnect (ramb4_s1_s2.ADDRB[0],blockram_2{0}ramb4_s1_s2.ADDRB1)</op>
							<op>reconnect (ramb4_s1_s2.ADDRB[1],blockram_2{0}ramb4_s1_s2.ADDRB2)</op>
							<op>reconnect (ramb4_s1_s2.ADDRB[2],blockram_2{0}ramb4_s1_s2.ADDRB3)</op>
							<op>reconnect (ramb4_s1_s2.ADDRB[3],blockram_2{0}ramb4_s1_s2.ADDRB4)</op>
							<op>reconnect (ramb4_s1_s2.ADDRB[4],blockram_2{0}ramb4_s1_s2.ADDRB5)</op>
							<op>reconnect (ramb4_s1_s2.ADDRB[5],blockram_2{0}ramb4_s1_s2.ADDRB6)</op>
							<op>reconnect (ramb4_s1_s2.ADDRB[6],blockram_2{0}ramb4_s1_s2.ADDRB7)</op>
							<op>reconnect (ramb4_s1_s2.ADDRB[7],blockram_2{0}ramb4_s1_s2.ADDRB8)</op>
							<op>reconnect (ramb4_s1_s2.ADDRB[8],blockram_2{0}ramb4_s1_s2.ADDRB9)</op>
							<op>reconnect (ramb4_s1_s2.ADDRB[9],blockram_2{0}ramb4_s1_s2.ADDRB10)</op>
							<op>reconnect (ramb4_s1_s2.ADDRB[10],blockram_2{0}ramb4_s1_s2.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S1_S4">
				<left>
					<cell name="RAMB4_S1_S4">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[9]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[10]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[11]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DIB[1]" direction="input" bus_ignore="true"/>
						<port name="DIB[2]" direction="input" bus_ignore="true"/>
						<port name="DIB[3]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="DOB[1]" direction="output" bus_ignore="true"/>
						<port name="DOB[2]" direction="output" bus_ignore="true"/>
						<port name="DOB[3]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[9]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s1_s4" cellRef="RAMB4_S1_S4" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRA[8]">
								<portRef name="ADDRA[8]"/>
								<portRef name="ADDRA[8]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRA[9]">
								<portRef name="ADDRA[9]"/>
								<portRef name="ADDRA[9]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRA[10]">
								<portRef name="ADDRA[10]"/>
								<portRef name="ADDRA[10]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRA[11]">
								<portRef name="ADDRA[11]"/>
								<portRef name="ADDRA[11]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="DIB[1]">
								<portRef name="DIB[1]"/>
								<portRef name="DIB[1]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="DIB[2]">
								<portRef name="DIB[2]"/>
								<portRef name="DIB[2]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="DIB[3]">
								<portRef name="DIB[3]"/>
								<portRef name="DIB[3]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="DOB[1]">
								<portRef name="DOB[1]"/>
								<portRef name="DOB[1]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="DOB[2]">
								<portRef name="DOB[2]"/>
								<portRef name="DOB[2]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="DOB[3]">
								<portRef name="DOB[3]"/>
								<portRef name="DOB[3]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRB[8]">
								<portRef name="ADDRB[8]"/>
								<portRef name="ADDRB[8]" instanceRef="ramb4_s1_s4"/>
							</net>
							<net name="ADDRB[9]">
								<portRef name="ADDRB[9]"/>
								<portRef name="ADDRB[9]" instanceRef="ramb4_s1_s4"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s1_s4,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s1_s4,PORTA_ATTR::4096X1)</op>
							<op>set_property (blockram_2{0}ramb4_s1_s4,PORTB_ATTR::1024X4)</op>
							<op>copy_property (ramb4_s1_s4,INIT_00,blockram_2{0}ramb4_s1_s4,INIT_00)</op>
							<op>copy_property (ramb4_s1_s4,INIT_01,blockram_2{0}ramb4_s1_s4,INIT_01)</op>
							<op>copy_property (ramb4_s1_s4,INIT_02,blockram_2{0}ramb4_s1_s4,INIT_02)</op>
							<op>copy_property (ramb4_s1_s4,INIT_03,blockram_2{0}ramb4_s1_s4,INIT_03)</op>
							<op>copy_property (ramb4_s1_s4,INIT_04,blockram_2{0}ramb4_s1_s4,INIT_04)</op>
							<op>copy_property (ramb4_s1_s4,INIT_05,blockram_2{0}ramb4_s1_s4,INIT_05)</op>
							<op>copy_property (ramb4_s1_s4,INIT_06,blockram_2{0}ramb4_s1_s4,INIT_06)</op>
							<op>copy_property (ramb4_s1_s4,INIT_07,blockram_2{0}ramb4_s1_s4,INIT_07)</op>
							<op>copy_property (ramb4_s1_s4,INIT_08,blockram_2{0}ramb4_s1_s4,INIT_08)</op>
							<op>copy_property (ramb4_s1_s4,INIT_09,blockram_2{0}ramb4_s1_s4,INIT_09)</op>
							<op>copy_property (ramb4_s1_s4,INIT_0A,blockram_2{0}ramb4_s1_s4,INIT_0A)</op>
							<op>copy_property (ramb4_s1_s4,INIT_0B,blockram_2{0}ramb4_s1_s4,INIT_0B)</op>
							<op>copy_property (ramb4_s1_s4,INIT_0C,blockram_2{0}ramb4_s1_s4,INIT_0C)</op>
							<op>copy_property (ramb4_s1_s4,INIT_0D,blockram_2{0}ramb4_s1_s4,INIT_0D)</op>
							<op>copy_property (ramb4_s1_s4,INIT_0E,blockram_2{0}ramb4_s1_s4,INIT_0E)</op>
							<op>copy_property (ramb4_s1_s4,INIT_0F,blockram_2{0}ramb4_s1_s4,INIT_0F)</op>
							<op>reconnect (ramb4_s1_s4.RSTA,blockram_2{0}ramb4_s1_s4.RSTA)</op>
							<op>reconnect (ramb4_s1_s4.ENA,blockram_2{0}ramb4_s1_s4.ENA)</op>
							<op>reconnect (ramb4_s1_s4.WEA,blockram_2{0}ramb4_s1_s4.WEA)</op>
							<op>reconnect (ramb4_s1_s4.CLKA,blockram_2{0}ramb4_s1_s4.CLKA)</op>
							<op>reconnect (ramb4_s1_s4.RSTB,blockram_2{0}ramb4_s1_s4.RSTB)</op>
							<op>reconnect (ramb4_s1_s4.ENB,blockram_2{0}ramb4_s1_s4.ENB)</op>
							<op>reconnect (ramb4_s1_s4.WEB,blockram_2{0}ramb4_s1_s4.WEB)</op>
							<op>reconnect (ramb4_s1_s4.CLKB,blockram_2{0}ramb4_s1_s4.CLKB)</op>
							<op>reconnect (ramb4_s1_s4.DIA[0],blockram_2{0}ramb4_s1_s4.DIA0)</op>
							<op>reconnect (ramb4_s1_s4.DOA[0],blockram_2{0}ramb4_s1_s4.DOA0)</op>
							<op>reconnect (ramb4_s1_s4.ADDRA[0],blockram_2{0}ramb4_s1_s4.ADDRA0)</op>
							<op>reconnect (ramb4_s1_s4.ADDRA[1],blockram_2{0}ramb4_s1_s4.ADDRA1)</op>
							<op>reconnect (ramb4_s1_s4.ADDRA[2],blockram_2{0}ramb4_s1_s4.ADDRA2)</op>
							<op>reconnect (ramb4_s1_s4.ADDRA[3],blockram_2{0}ramb4_s1_s4.ADDRA3)</op>
							<op>reconnect (ramb4_s1_s4.ADDRA[4],blockram_2{0}ramb4_s1_s4.ADDRA4)</op>
							<op>reconnect (ramb4_s1_s4.ADDRA[5],blockram_2{0}ramb4_s1_s4.ADDRA5)</op>
							<op>reconnect (ramb4_s1_s4.ADDRA[6],blockram_2{0}ramb4_s1_s4.ADDRA6)</op>
							<op>reconnect (ramb4_s1_s4.ADDRA[7],blockram_2{0}ramb4_s1_s4.ADDRA7)</op>
							<op>reconnect (ramb4_s1_s4.ADDRA[8],blockram_2{0}ramb4_s1_s4.ADDRA8)</op>
							<op>reconnect (ramb4_s1_s4.ADDRA[9],blockram_2{0}ramb4_s1_s4.ADDRA9)</op>
							<op>reconnect (ramb4_s1_s4.ADDRA[10],blockram_2{0}ramb4_s1_s4.ADDRA10)</op>
							<op>reconnect (ramb4_s1_s4.ADDRA[11],blockram_2{0}ramb4_s1_s4.ADDRA11)</op>
							<op>reconnect (ramb4_s1_s4.DIB[0],blockram_2{0}ramb4_s1_s4.DIB0)</op>
							<op>reconnect (ramb4_s1_s4.DIB[1],blockram_2{0}ramb4_s1_s4.DIB1)</op>
							<op>reconnect (ramb4_s1_s4.DIB[2],blockram_2{0}ramb4_s1_s4.DIB2)</op>
							<op>reconnect (ramb4_s1_s4.DIB[3],blockram_2{0}ramb4_s1_s4.DIB3)</op>
							<op>reconnect (ramb4_s1_s4.DOB[0],blockram_2{0}ramb4_s1_s4.DOB0)</op>
							<op>reconnect (ramb4_s1_s4.DOB[1],blockram_2{0}ramb4_s1_s4.DOB1)</op>
							<op>reconnect (ramb4_s1_s4.DOB[2],blockram_2{0}ramb4_s1_s4.DOB2)</op>
							<op>reconnect (ramb4_s1_s4.DOB[3],blockram_2{0}ramb4_s1_s4.DOB3)</op>
							<op>reconnect (ramb4_s1_s4.ADDRB[0],blockram_2{0}ramb4_s1_s4.ADDRB2)</op>
							<op>reconnect (ramb4_s1_s4.ADDRB[1],blockram_2{0}ramb4_s1_s4.ADDRB3)</op>
							<op>reconnect (ramb4_s1_s4.ADDRB[2],blockram_2{0}ramb4_s1_s4.ADDRB4)</op>
							<op>reconnect (ramb4_s1_s4.ADDRB[3],blockram_2{0}ramb4_s1_s4.ADDRB5)</op>
							<op>reconnect (ramb4_s1_s4.ADDRB[4],blockram_2{0}ramb4_s1_s4.ADDRB6)</op>
							<op>reconnect (ramb4_s1_s4.ADDRB[5],blockram_2{0}ramb4_s1_s4.ADDRB7)</op>
							<op>reconnect (ramb4_s1_s4.ADDRB[6],blockram_2{0}ramb4_s1_s4.ADDRB8)</op>
							<op>reconnect (ramb4_s1_s4.ADDRB[7],blockram_2{0}ramb4_s1_s4.ADDRB9)</op>
							<op>reconnect (ramb4_s1_s4.ADDRB[8],blockram_2{0}ramb4_s1_s4.ADDRB10)</op>
							<op>reconnect (ramb4_s1_s4.ADDRB[9],blockram_2{0}ramb4_s1_s4.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S1_S8">
				<left>
					<cell name="RAMB4_S1_S8">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[9]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[10]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[11]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DIB[1]" direction="input" bus_ignore="true"/>
						<port name="DIB[2]" direction="input" bus_ignore="true"/>
						<port name="DIB[3]" direction="input" bus_ignore="true"/>
						<port name="DIB[4]" direction="input" bus_ignore="true"/>
						<port name="DIB[5]" direction="input" bus_ignore="true"/>
						<port name="DIB[6]" direction="input" bus_ignore="true"/>
						<port name="DIB[7]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="DOB[1]" direction="output" bus_ignore="true"/>
						<port name="DOB[2]" direction="output" bus_ignore="true"/>
						<port name="DOB[3]" direction="output" bus_ignore="true"/>
						<port name="DOB[4]" direction="output" bus_ignore="true"/>
						<port name="DOB[5]" direction="output" bus_ignore="true"/>
						<port name="DOB[6]" direction="output" bus_ignore="true"/>
						<port name="DOB[7]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[8]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s1_s8" cellRef="RAMB4_S1_S8" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRA[8]">
								<portRef name="ADDRA[8]"/>
								<portRef name="ADDRA[8]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRA[9]">
								<portRef name="ADDRA[9]"/>
								<portRef name="ADDRA[9]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRA[10]">
								<portRef name="ADDRA[10]"/>
								<portRef name="ADDRA[10]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRA[11]">
								<portRef name="ADDRA[11]"/>
								<portRef name="ADDRA[11]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DIB[1]">
								<portRef name="DIB[1]"/>
								<portRef name="DIB[1]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DIB[2]">
								<portRef name="DIB[2]"/>
								<portRef name="DIB[2]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DIB[3]">
								<portRef name="DIB[3]"/>
								<portRef name="DIB[3]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DIB[4]">
								<portRef name="DIB[4]"/>
								<portRef name="DIB[4]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DIB[5]">
								<portRef name="DIB[5]"/>
								<portRef name="DIB[5]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DIB[6]">
								<portRef name="DIB[6]"/>
								<portRef name="DIB[6]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DIB[7]">
								<portRef name="DIB[7]"/>
								<portRef name="DIB[7]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DOB[1]">
								<portRef name="DOB[1]"/>
								<portRef name="DOB[1]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DOB[2]">
								<portRef name="DOB[2]"/>
								<portRef name="DOB[2]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DOB[3]">
								<portRef name="DOB[3]"/>
								<portRef name="DOB[3]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DOB[4]">
								<portRef name="DOB[4]"/>
								<portRef name="DOB[4]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DOB[5]">
								<portRef name="DOB[5]"/>
								<portRef name="DOB[5]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DOB[6]">
								<portRef name="DOB[6]"/>
								<portRef name="DOB[6]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="DOB[7]">
								<portRef name="DOB[7]"/>
								<portRef name="DOB[7]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s1_s8"/>
							</net>
							<net name="ADDRB[8]">
								<portRef name="ADDRB[8]"/>
								<portRef name="ADDRB[8]" instanceRef="ramb4_s1_s8"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s1_s8,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s1_s8,PORTA_ATTR::4096X1)</op>
							<op>set_property (blockram_2{0}ramb4_s1_s8,PORTB_ATTR::512X8)</op>
							<op>copy_property (ramb4_s1_s8,INIT_00,blockram_2{0}ramb4_s1_s8,INIT_00)</op>
							<op>copy_property (ramb4_s1_s8,INIT_01,blockram_2{0}ramb4_s1_s8,INIT_01)</op>
							<op>copy_property (ramb4_s1_s8,INIT_02,blockram_2{0}ramb4_s1_s8,INIT_02)</op>
							<op>copy_property (ramb4_s1_s8,INIT_03,blockram_2{0}ramb4_s1_s8,INIT_03)</op>
							<op>copy_property (ramb4_s1_s8,INIT_04,blockram_2{0}ramb4_s1_s8,INIT_04)</op>
							<op>copy_property (ramb4_s1_s8,INIT_05,blockram_2{0}ramb4_s1_s8,INIT_05)</op>
							<op>copy_property (ramb4_s1_s8,INIT_06,blockram_2{0}ramb4_s1_s8,INIT_06)</op>
							<op>copy_property (ramb4_s1_s8,INIT_07,blockram_2{0}ramb4_s1_s8,INIT_07)</op>
							<op>copy_property (ramb4_s1_s8,INIT_08,blockram_2{0}ramb4_s1_s8,INIT_08)</op>
							<op>copy_property (ramb4_s1_s8,INIT_09,blockram_2{0}ramb4_s1_s8,INIT_09)</op>
							<op>copy_property (ramb4_s1_s8,INIT_0A,blockram_2{0}ramb4_s1_s8,INIT_0A)</op>
							<op>copy_property (ramb4_s1_s8,INIT_0B,blockram_2{0}ramb4_s1_s8,INIT_0B)</op>
							<op>copy_property (ramb4_s1_s8,INIT_0C,blockram_2{0}ramb4_s1_s8,INIT_0C)</op>
							<op>copy_property (ramb4_s1_s8,INIT_0D,blockram_2{0}ramb4_s1_s8,INIT_0D)</op>
							<op>copy_property (ramb4_s1_s8,INIT_0E,blockram_2{0}ramb4_s1_s8,INIT_0E)</op>
							<op>copy_property (ramb4_s1_s8,INIT_0F,blockram_2{0}ramb4_s1_s8,INIT_0F)</op>
							<op>reconnect (ramb4_s1_s8.RSTA,blockram_2{0}ramb4_s1_s8.RSTA)</op>
							<op>reconnect (ramb4_s1_s8.ENA,blockram_2{0}ramb4_s1_s8.ENA)</op>
							<op>reconnect (ramb4_s1_s8.WEA,blockram_2{0}ramb4_s1_s8.WEA)</op>
							<op>reconnect (ramb4_s1_s8.CLKA,blockram_2{0}ramb4_s1_s8.CLKA)</op>
							<op>reconnect (ramb4_s1_s8.RSTB,blockram_2{0}ramb4_s1_s8.RSTB)</op>
							<op>reconnect (ramb4_s1_s8.ENB,blockram_2{0}ramb4_s1_s8.ENB)</op>
							<op>reconnect (ramb4_s1_s8.WEB,blockram_2{0}ramb4_s1_s8.WEB)</op>
							<op>reconnect (ramb4_s1_s8.CLKB,blockram_2{0}ramb4_s1_s8.CLKB)</op>
							<op>reconnect (ramb4_s1_s8.DIA[0],blockram_2{0}ramb4_s1_s8.DIA0)</op>
							<op>reconnect (ramb4_s1_s8.DOA[0],blockram_2{0}ramb4_s1_s8.DOA0)</op>
							<op>reconnect (ramb4_s1_s8.ADDRA[0],blockram_2{0}ramb4_s1_s8.ADDRA0)</op>
							<op>reconnect (ramb4_s1_s8.ADDRA[1],blockram_2{0}ramb4_s1_s8.ADDRA1)</op>
							<op>reconnect (ramb4_s1_s8.ADDRA[2],blockram_2{0}ramb4_s1_s8.ADDRA2)</op>
							<op>reconnect (ramb4_s1_s8.ADDRA[3],blockram_2{0}ramb4_s1_s8.ADDRA3)</op>
							<op>reconnect (ramb4_s1_s8.ADDRA[4],blockram_2{0}ramb4_s1_s8.ADDRA4)</op>
							<op>reconnect (ramb4_s1_s8.ADDRA[5],blockram_2{0}ramb4_s1_s8.ADDRA5)</op>
							<op>reconnect (ramb4_s1_s8.ADDRA[6],blockram_2{0}ramb4_s1_s8.ADDRA6)</op>
							<op>reconnect (ramb4_s1_s8.ADDRA[7],blockram_2{0}ramb4_s1_s8.ADDRA7)</op>
							<op>reconnect (ramb4_s1_s8.ADDRA[8],blockram_2{0}ramb4_s1_s8.ADDRA8)</op>
							<op>reconnect (ramb4_s1_s8.ADDRA[9],blockram_2{0}ramb4_s1_s8.ADDRA9)</op>
							<op>reconnect (ramb4_s1_s8.ADDRA[10],blockram_2{0}ramb4_s1_s8.ADDRA10)</op>
							<op>reconnect (ramb4_s1_s8.ADDRA[11],blockram_2{0}ramb4_s1_s8.ADDRA11)</op>
							<op>reconnect (ramb4_s1_s8.DIB[0],blockram_2{0}ramb4_s1_s8.DIB0)</op>
							<op>reconnect (ramb4_s1_s8.DIB[1],blockram_2{0}ramb4_s1_s8.DIB1)</op>
							<op>reconnect (ramb4_s1_s8.DIB[2],blockram_2{0}ramb4_s1_s8.DIB2)</op>
							<op>reconnect (ramb4_s1_s8.DIB[3],blockram_2{0}ramb4_s1_s8.DIB3)</op>
							<op>reconnect (ramb4_s1_s8.DIB[4],blockram_2{0}ramb4_s1_s8.DIB4)</op>
							<op>reconnect (ramb4_s1_s8.DIB[5],blockram_2{0}ramb4_s1_s8.DIB5)</op>
							<op>reconnect (ramb4_s1_s8.DIB[6],blockram_2{0}ramb4_s1_s8.DIB6)</op>
							<op>reconnect (ramb4_s1_s8.DIB[7],blockram_2{0}ramb4_s1_s8.DIB7)</op>
							<op>reconnect (ramb4_s1_s8.DOB[0],blockram_2{0}ramb4_s1_s8.DOB0)</op>
							<op>reconnect (ramb4_s1_s8.DOB[1],blockram_2{0}ramb4_s1_s8.DOB1)</op>
							<op>reconnect (ramb4_s1_s8.DOB[2],blockram_2{0}ramb4_s1_s8.DOB2)</op>
							<op>reconnect (ramb4_s1_s8.DOB[3],blockram_2{0}ramb4_s1_s8.DOB3)</op>
							<op>reconnect (ramb4_s1_s8.DOB[4],blockram_2{0}ramb4_s1_s8.DOB4)</op>
							<op>reconnect (ramb4_s1_s8.DOB[5],blockram_2{0}ramb4_s1_s8.DOB5)</op>
							<op>reconnect (ramb4_s1_s8.DOB[6],blockram_2{0}ramb4_s1_s8.DOB6)</op>
							<op>reconnect (ramb4_s1_s8.DOB[7],blockram_2{0}ramb4_s1_s8.DOB7)</op>
							<op>reconnect (ramb4_s1_s8.ADDRB[0],blockram_2{0}ramb4_s1_s8.ADDRB3)</op>
							<op>reconnect (ramb4_s1_s8.ADDRB[1],blockram_2{0}ramb4_s1_s8.ADDRB4)</op>
							<op>reconnect (ramb4_s1_s8.ADDRB[2],blockram_2{0}ramb4_s1_s8.ADDRB5)</op>
							<op>reconnect (ramb4_s1_s8.ADDRB[3],blockram_2{0}ramb4_s1_s8.ADDRB6)</op>
							<op>reconnect (ramb4_s1_s8.ADDRB[4],blockram_2{0}ramb4_s1_s8.ADDRB7)</op>
							<op>reconnect (ramb4_s1_s8.ADDRB[5],blockram_2{0}ramb4_s1_s8.ADDRB8)</op>
							<op>reconnect (ramb4_s1_s8.ADDRB[6],blockram_2{0}ramb4_s1_s8.ADDRB9)</op>
							<op>reconnect (ramb4_s1_s8.ADDRB[7],blockram_2{0}ramb4_s1_s8.ADDRB10)</op>
							<op>reconnect (ramb4_s1_s8.ADDRB[8],blockram_2{0}ramb4_s1_s8.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S1_S16">
				<left>
					<cell name="RAMB4_S1_S16">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[9]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[10]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[11]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DIB[1]" direction="input" bus_ignore="true"/>
						<port name="DIB[2]" direction="input" bus_ignore="true"/>
						<port name="DIB[3]" direction="input" bus_ignore="true"/>
						<port name="DIB[4]" direction="input" bus_ignore="true"/>
						<port name="DIB[5]" direction="input" bus_ignore="true"/>
						<port name="DIB[6]" direction="input" bus_ignore="true"/>
						<port name="DIB[7]" direction="input" bus_ignore="true"/>
						<port name="DIB[8]" direction="input" bus_ignore="true"/>
						<port name="DIB[9]" direction="input" bus_ignore="true"/>
						<port name="DIB[10]" direction="input" bus_ignore="true"/>
						<port name="DIB[11]" direction="input" bus_ignore="true"/>
						<port name="DIB[12]" direction="input" bus_ignore="true"/>
						<port name="DIB[13]" direction="input" bus_ignore="true"/>
						<port name="DIB[14]" direction="input" bus_ignore="true"/>
						<port name="DIB[15]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="DOB[1]" direction="output" bus_ignore="true"/>
						<port name="DOB[2]" direction="output" bus_ignore="true"/>
						<port name="DOB[3]" direction="output" bus_ignore="true"/>
						<port name="DOB[4]" direction="output" bus_ignore="true"/>
						<port name="DOB[5]" direction="output" bus_ignore="true"/>
						<port name="DOB[6]" direction="output" bus_ignore="true"/>
						<port name="DOB[7]" direction="output" bus_ignore="true"/>
						<port name="DOB[8]" direction="output" bus_ignore="true"/>
						<port name="DOB[9]" direction="output" bus_ignore="true"/>
						<port name="DOB[10]" direction="output" bus_ignore="true"/>
						<port name="DOB[11]" direction="output" bus_ignore="true"/>
						<port name="DOB[12]" direction="output" bus_ignore="true"/>
						<port name="DOB[13]" direction="output" bus_ignore="true"/>
						<port name="DOB[14]" direction="output" bus_ignore="true"/>
						<port name="DOB[15]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s1_s16" cellRef="RAMB4_S1_S16" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRA[8]">
								<portRef name="ADDRA[8]"/>
								<portRef name="ADDRA[8]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRA[9]">
								<portRef name="ADDRA[9]"/>
								<portRef name="ADDRA[9]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRA[10]">
								<portRef name="ADDRA[10]"/>
								<portRef name="ADDRA[10]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRA[11]">
								<portRef name="ADDRA[11]"/>
								<portRef name="ADDRA[11]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[1]">
								<portRef name="DIB[1]"/>
								<portRef name="DIB[1]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[2]">
								<portRef name="DIB[2]"/>
								<portRef name="DIB[2]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[3]">
								<portRef name="DIB[3]"/>
								<portRef name="DIB[3]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[4]">
								<portRef name="DIB[4]"/>
								<portRef name="DIB[4]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[5]">
								<portRef name="DIB[5]"/>
								<portRef name="DIB[5]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[6]">
								<portRef name="DIB[6]"/>
								<portRef name="DIB[6]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[7]">
								<portRef name="DIB[7]"/>
								<portRef name="DIB[7]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[8]">
								<portRef name="DIB[8]"/>
								<portRef name="DIB[8]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[9]">
								<portRef name="DIB[9]"/>
								<portRef name="DIB[9]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[10]">
								<portRef name="DIB[10]"/>
								<portRef name="DIB[10]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[11]">
								<portRef name="DIB[11]"/>
								<portRef name="DIB[11]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[12]">
								<portRef name="DIB[12]"/>
								<portRef name="DIB[12]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[13]">
								<portRef name="DIB[13]"/>
								<portRef name="DIB[13]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[14]">
								<portRef name="DIB[14]"/>
								<portRef name="DIB[14]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DIB[15]">
								<portRef name="DIB[15]"/>
								<portRef name="DIB[15]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[1]">
								<portRef name="DOB[1]"/>
								<portRef name="DOB[1]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[2]">
								<portRef name="DOB[2]"/>
								<portRef name="DOB[2]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[3]">
								<portRef name="DOB[3]"/>
								<portRef name="DOB[3]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[4]">
								<portRef name="DOB[4]"/>
								<portRef name="DOB[4]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[5]">
								<portRef name="DOB[5]"/>
								<portRef name="DOB[5]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[6]">
								<portRef name="DOB[6]"/>
								<portRef name="DOB[6]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[7]">
								<portRef name="DOB[7]"/>
								<portRef name="DOB[7]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[8]">
								<portRef name="DOB[8]"/>
								<portRef name="DOB[8]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[9]">
								<portRef name="DOB[9]"/>
								<portRef name="DOB[9]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[10]">
								<portRef name="DOB[10]"/>
								<portRef name="DOB[10]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[11]">
								<portRef name="DOB[11]"/>
								<portRef name="DOB[11]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[12]">
								<portRef name="DOB[12]"/>
								<portRef name="DOB[12]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[13]">
								<portRef name="DOB[13]"/>
								<portRef name="DOB[13]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[14]">
								<portRef name="DOB[14]"/>
								<portRef name="DOB[14]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="DOB[15]">
								<portRef name="DOB[15]"/>
								<portRef name="DOB[15]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s1_s16"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s1_s16"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s1_s16,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s1_s16,PORTA_ATTR::4096X1)</op>
							<op>set_property (blockram_2{0}ramb4_s1_s16,PORTB_ATTR::256X16)</op>
							<op>copy_property (ramb4_s1_s16,INIT_00,blockram_2{0}ramb4_s1_s16,INIT_00)</op>
							<op>copy_property (ramb4_s1_s16,INIT_01,blockram_2{0}ramb4_s1_s16,INIT_01)</op>
							<op>copy_property (ramb4_s1_s16,INIT_02,blockram_2{0}ramb4_s1_s16,INIT_02)</op>
							<op>copy_property (ramb4_s1_s16,INIT_03,blockram_2{0}ramb4_s1_s16,INIT_03)</op>
							<op>copy_property (ramb4_s1_s16,INIT_04,blockram_2{0}ramb4_s1_s16,INIT_04)</op>
							<op>copy_property (ramb4_s1_s16,INIT_05,blockram_2{0}ramb4_s1_s16,INIT_05)</op>
							<op>copy_property (ramb4_s1_s16,INIT_06,blockram_2{0}ramb4_s1_s16,INIT_06)</op>
							<op>copy_property (ramb4_s1_s16,INIT_07,blockram_2{0}ramb4_s1_s16,INIT_07)</op>
							<op>copy_property (ramb4_s1_s16,INIT_08,blockram_2{0}ramb4_s1_s16,INIT_08)</op>
							<op>copy_property (ramb4_s1_s16,INIT_09,blockram_2{0}ramb4_s1_s16,INIT_09)</op>
							<op>copy_property (ramb4_s1_s16,INIT_0A,blockram_2{0}ramb4_s1_s16,INIT_0A)</op>
							<op>copy_property (ramb4_s1_s16,INIT_0B,blockram_2{0}ramb4_s1_s16,INIT_0B)</op>
							<op>copy_property (ramb4_s1_s16,INIT_0C,blockram_2{0}ramb4_s1_s16,INIT_0C)</op>
							<op>copy_property (ramb4_s1_s16,INIT_0D,blockram_2{0}ramb4_s1_s16,INIT_0D)</op>
							<op>copy_property (ramb4_s1_s16,INIT_0E,blockram_2{0}ramb4_s1_s16,INIT_0E)</op>
							<op>copy_property (ramb4_s1_s16,INIT_0F,blockram_2{0}ramb4_s1_s16,INIT_0F)</op>
							<op>reconnect (ramb4_s1_s16.RSTA,blockram_2{0}ramb4_s1_s16.RSTA)</op>
							<op>reconnect (ramb4_s1_s16.ENA,blockram_2{0}ramb4_s1_s16.ENA)</op>
							<op>reconnect (ramb4_s1_s16.WEA,blockram_2{0}ramb4_s1_s16.WEA)</op>
							<op>reconnect (ramb4_s1_s16.CLKA,blockram_2{0}ramb4_s1_s16.CLKA)</op>
							<op>reconnect (ramb4_s1_s16.RSTB,blockram_2{0}ramb4_s1_s16.RSTB)</op>
							<op>reconnect (ramb4_s1_s16.ENB,blockram_2{0}ramb4_s1_s16.ENB)</op>
							<op>reconnect (ramb4_s1_s16.WEB,blockram_2{0}ramb4_s1_s16.WEB)</op>
							<op>reconnect (ramb4_s1_s16.CLKB,blockram_2{0}ramb4_s1_s16.CLKB)</op>
							<op>reconnect (ramb4_s1_s16.DIA[0],blockram_2{0}ramb4_s1_s16.DIA0)</op>
							<op>reconnect (ramb4_s1_s16.DOA[0],blockram_2{0}ramb4_s1_s16.DOA0)</op>
							<op>reconnect (ramb4_s1_s16.ADDRA[0],blockram_2{0}ramb4_s1_s16.ADDRA0)</op>
							<op>reconnect (ramb4_s1_s16.ADDRA[1],blockram_2{0}ramb4_s1_s16.ADDRA1)</op>
							<op>reconnect (ramb4_s1_s16.ADDRA[2],blockram_2{0}ramb4_s1_s16.ADDRA2)</op>
							<op>reconnect (ramb4_s1_s16.ADDRA[3],blockram_2{0}ramb4_s1_s16.ADDRA3)</op>
							<op>reconnect (ramb4_s1_s16.ADDRA[4],blockram_2{0}ramb4_s1_s16.ADDRA4)</op>
							<op>reconnect (ramb4_s1_s16.ADDRA[5],blockram_2{0}ramb4_s1_s16.ADDRA5)</op>
							<op>reconnect (ramb4_s1_s16.ADDRA[6],blockram_2{0}ramb4_s1_s16.ADDRA6)</op>
							<op>reconnect (ramb4_s1_s16.ADDRA[7],blockram_2{0}ramb4_s1_s16.ADDRA7)</op>
							<op>reconnect (ramb4_s1_s16.ADDRA[8],blockram_2{0}ramb4_s1_s16.ADDRA8)</op>
							<op>reconnect (ramb4_s1_s16.ADDRA[9],blockram_2{0}ramb4_s1_s16.ADDRA9)</op>
							<op>reconnect (ramb4_s1_s16.ADDRA[10],blockram_2{0}ramb4_s1_s16.ADDRA10)</op>
							<op>reconnect (ramb4_s1_s16.ADDRA[11],blockram_2{0}ramb4_s1_s16.ADDRA11)</op>
							<op>reconnect (ramb4_s1_s16.DIB[0],blockram_2{0}ramb4_s1_s16.DIB0)</op>
							<op>reconnect (ramb4_s1_s16.DIB[1],blockram_2{0}ramb4_s1_s16.DIB1)</op>
							<op>reconnect (ramb4_s1_s16.DIB[2],blockram_2{0}ramb4_s1_s16.DIB2)</op>
							<op>reconnect (ramb4_s1_s16.DIB[3],blockram_2{0}ramb4_s1_s16.DIB3)</op>
							<op>reconnect (ramb4_s1_s16.DIB[4],blockram_2{0}ramb4_s1_s16.DIB4)</op>
							<op>reconnect (ramb4_s1_s16.DIB[5],blockram_2{0}ramb4_s1_s16.DIB5)</op>
							<op>reconnect (ramb4_s1_s16.DIB[6],blockram_2{0}ramb4_s1_s16.DIB6)</op>
							<op>reconnect (ramb4_s1_s16.DIB[7],blockram_2{0}ramb4_s1_s16.DIB7)</op>
							<op>reconnect (ramb4_s1_s16.DIB[8],blockram_2{0}ramb4_s1_s16.DIB8)</op>
							<op>reconnect (ramb4_s1_s16.DIB[9],blockram_2{0}ramb4_s1_s16.DIB9)</op>
							<op>reconnect (ramb4_s1_s16.DIB[10],blockram_2{0}ramb4_s1_s16.DIB10)</op>
							<op>reconnect (ramb4_s1_s16.DIB[11],blockram_2{0}ramb4_s1_s16.DIB11)</op>
							<op>reconnect (ramb4_s1_s16.DIB[12],blockram_2{0}ramb4_s1_s16.DIB12)</op>
							<op>reconnect (ramb4_s1_s16.DIB[13],blockram_2{0}ramb4_s1_s16.DIB13)</op>
							<op>reconnect (ramb4_s1_s16.DIB[14],blockram_2{0}ramb4_s1_s16.DIB14)</op>
							<op>reconnect (ramb4_s1_s16.DIB[15],blockram_2{0}ramb4_s1_s16.DIB15)</op>
							<op>reconnect (ramb4_s1_s16.DOB[0],blockram_2{0}ramb4_s1_s16.DOB0)</op>
							<op>reconnect (ramb4_s1_s16.DOB[1],blockram_2{0}ramb4_s1_s16.DOB1)</op>
							<op>reconnect (ramb4_s1_s16.DOB[2],blockram_2{0}ramb4_s1_s16.DOB2)</op>
							<op>reconnect (ramb4_s1_s16.DOB[3],blockram_2{0}ramb4_s1_s16.DOB3)</op>
							<op>reconnect (ramb4_s1_s16.DOB[4],blockram_2{0}ramb4_s1_s16.DOB4)</op>
							<op>reconnect (ramb4_s1_s16.DOB[5],blockram_2{0}ramb4_s1_s16.DOB5)</op>
							<op>reconnect (ramb4_s1_s16.DOB[6],blockram_2{0}ramb4_s1_s16.DOB6)</op>
							<op>reconnect (ramb4_s1_s16.DOB[7],blockram_2{0}ramb4_s1_s16.DOB7)</op>
							<op>reconnect (ramb4_s1_s16.DOB[8],blockram_2{0}ramb4_s1_s16.DOB8)</op>
							<op>reconnect (ramb4_s1_s16.DOB[9],blockram_2{0}ramb4_s1_s16.DOB9)</op>
							<op>reconnect (ramb4_s1_s16.DOB[10],blockram_2{0}ramb4_s1_s16.DOB10)</op>
							<op>reconnect (ramb4_s1_s16.DOB[11],blockram_2{0}ramb4_s1_s16.DOB11)</op>
							<op>reconnect (ramb4_s1_s16.DOB[12],blockram_2{0}ramb4_s1_s16.DOB12)</op>
							<op>reconnect (ramb4_s1_s16.DOB[13],blockram_2{0}ramb4_s1_s16.DOB13)</op>
							<op>reconnect (ramb4_s1_s16.DOB[14],blockram_2{0}ramb4_s1_s16.DOB14)</op>
							<op>reconnect (ramb4_s1_s16.DOB[15],blockram_2{0}ramb4_s1_s16.DOB15)</op>
							<op>reconnect (ramb4_s1_s16.ADDRB[0],blockram_2{0}ramb4_s1_s16.ADDRB4)</op>
							<op>reconnect (ramb4_s1_s16.ADDRB[1],blockram_2{0}ramb4_s1_s16.ADDRB5)</op>
							<op>reconnect (ramb4_s1_s16.ADDRB[2],blockram_2{0}ramb4_s1_s16.ADDRB6)</op>
							<op>reconnect (ramb4_s1_s16.ADDRB[3],blockram_2{0}ramb4_s1_s16.ADDRB7)</op>
							<op>reconnect (ramb4_s1_s16.ADDRB[4],blockram_2{0}ramb4_s1_s16.ADDRB8)</op>
							<op>reconnect (ramb4_s1_s16.ADDRB[5],blockram_2{0}ramb4_s1_s16.ADDRB9)</op>
							<op>reconnect (ramb4_s1_s16.ADDRB[6],blockram_2{0}ramb4_s1_s16.ADDRB10)</op>
							<op>reconnect (ramb4_s1_s16.ADDRB[7],blockram_2{0}ramb4_s1_s16.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S2">
				<left>
					<cell name="RAMB4_S2">
						<port name="CLK" direction="input"/>
						<port name="WE" direction="input"/>
						<port name="RST" direction="input"/>
						<port name="EN" direction="input"/>
						<port name="DI[0]" direction="input" bus_ignore="true"/>
						<port name="DI[1]" direction="input" bus_ignore="true"/>
						<port name="DO[0]" direction="output" bus_ignore="true"/>
						<port name="DO[1]" direction="output" bus_ignore="true"/>
						<port name="ADDR[0]" direction="input" bus_ignore="true"/>
						<port name="ADDR[1]" direction="input" bus_ignore="true"/>
						<port name="ADDR[2]" direction="input" bus_ignore="true"/>
						<port name="ADDR[3]" direction="input" bus_ignore="true"/>
						<port name="ADDR[4]" direction="input" bus_ignore="true"/>
						<port name="ADDR[5]" direction="input" bus_ignore="true"/>
						<port name="ADDR[6]" direction="input" bus_ignore="true"/>
						<port name="ADDR[7]" direction="input" bus_ignore="true"/>
						<port name="ADDR[8]" direction="input" bus_ignore="true"/>
						<port name="ADDR[9]" direction="input" bus_ignore="true"/>
						<port name="ADDR[10]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s2" cellRef="RAMB4_S2" libraryRef="cell_lib"/>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CLK" instanceRef="ramb4_s2"/>
							</net>
							<net name="WE">
								<portRef name="WE"/>
								<portRef name="WE" instanceRef="ramb4_s2"/>
							</net>
							<net name="RST">
								<portRef name="RST"/>
								<portRef name="RST" instanceRef="ramb4_s2"/>
							</net>
							<net name="EN">
								<portRef name="EN"/>
								<portRef name="EN" instanceRef="ramb4_s2"/>
							</net>
							<net name="DI[0]">
								<portRef name="DI[0]"/>
								<portRef name="DI[0]" instanceRef="ramb4_s2"/>
							</net>
							<net name="DI[1]">
								<portRef name="DI[1]"/>
								<portRef name="DI[1]" instanceRef="ramb4_s2"/>
							</net>
							<net name="DO[0]">
								<portRef name="DO[0]"/>
								<portRef name="DO[0]" instanceRef="ramb4_s2"/>
							</net>
							<net name="DO[1]">
								<portRef name="DO[1]"/>
								<portRef name="DO[1]" instanceRef="ramb4_s2"/>
							</net>
							<net name="ADDR[0]">
								<portRef name="ADDR[0]"/>
								<portRef name="ADDR[0]" instanceRef="ramb4_s2"/>
							</net>
							<net name="ADDR[1]">
								<portRef name="ADDR[1]"/>
								<portRef name="ADDR[1]" instanceRef="ramb4_s2"/>
							</net>
							<net name="ADDR[2]">
								<portRef name="ADDR[2]"/>
								<portRef name="ADDR[2]" instanceRef="ramb4_s2"/>
							</net>
							<net name="ADDR[3]">
								<portRef name="ADDR[3]"/>
								<portRef name="ADDR[3]" instanceRef="ramb4_s2"/>
							</net>
							<net name="ADDR[4]">
								<portRef name="ADDR[4]"/>
								<portRef name="ADDR[4]" instanceRef="ramb4_s2"/>
							</net>
							<net name="ADDR[5]">
								<portRef name="ADDR[5]"/>
								<portRef name="ADDR[5]" instanceRef="ramb4_s2"/>
							</net>
							<net name="ADDR[6]">
								<portRef name="ADDR[6]"/>
								<portRef name="ADDR[6]" instanceRef="ramb4_s2"/>
							</net>
							<net name="ADDR[7]">
								<portRef name="ADDR[7]"/>
								<portRef name="ADDR[7]" instanceRef="ramb4_s2"/>
							</net>
							<net name="ADDR[8]">
								<portRef name="ADDR[8]"/>
								<portRef name="ADDR[8]" instanceRef="ramb4_s2"/>
							</net>
							<net name="ADDR[9]">
								<portRef name="ADDR[9]"/>
								<portRef name="ADDR[9]" instanceRef="ramb4_s2"/>
							</net>
							<net name="ADDR[10]">
								<portRef name="ADDR[10]"/>
								<portRef name="ADDR[10]" instanceRef="ramb4_s2"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_1{0}ramb4_s2,BLOCKRAM_1,cell_lib)</op>
							<op>set_property (blockram_1{0}ramb4_s2,PORT_ATTR::2048X2)</op>
							<op>copy_property (ramb4_s2,INIT_00,blockram_1{0}ramb4_s2,INIT_00)</op>
							<op>copy_property (ramb4_s2,INIT_01,blockram_1{0}ramb4_s2,INIT_01)</op>
							<op>copy_property (ramb4_s2,INIT_02,blockram_1{0}ramb4_s2,INIT_02)</op>
							<op>copy_property (ramb4_s2,INIT_03,blockram_1{0}ramb4_s2,INIT_03)</op>
							<op>copy_property (ramb4_s2,INIT_04,blockram_1{0}ramb4_s2,INIT_04)</op>
							<op>copy_property (ramb4_s2,INIT_05,blockram_1{0}ramb4_s2,INIT_05)</op>
							<op>copy_property (ramb4_s2,INIT_06,blockram_1{0}ramb4_s2,INIT_06)</op>
							<op>copy_property (ramb4_s2,INIT_07,blockram_1{0}ramb4_s2,INIT_07)</op>
							<op>copy_property (ramb4_s2,INIT_08,blockram_1{0}ramb4_s2,INIT_08)</op>
							<op>copy_property (ramb4_s2,INIT_09,blockram_1{0}ramb4_s2,INIT_09)</op>
							<op>copy_property (ramb4_s2,INIT_0A,blockram_1{0}ramb4_s2,INIT_0A)</op>
							<op>copy_property (ramb4_s2,INIT_0B,blockram_1{0}ramb4_s2,INIT_0B)</op>
							<op>copy_property (ramb4_s2,INIT_0C,blockram_1{0}ramb4_s2,INIT_0C)</op>
							<op>copy_property (ramb4_s2,INIT_0D,blockram_1{0}ramb4_s2,INIT_0D)</op>
							<op>copy_property (ramb4_s2,INIT_0E,blockram_1{0}ramb4_s2,INIT_0E)</op>
							<op>copy_property (ramb4_s2,INIT_0F,blockram_1{0}ramb4_s2,INIT_0F)</op>
							<op>reconnect (ramb4_s2.RST,blockram_1{0}ramb4_s2.RST)</op>
							<op>reconnect (ramb4_s2.EN,blockram_1{0}ramb4_s2.EN)</op>
							<op>reconnect (ramb4_s2.WE,blockram_1{0}ramb4_s2.WE)</op>
							<op>reconnect (ramb4_s2.CLK,blockram_1{0}ramb4_s2.CLK)</op>
							<op>reconnect (ramb4_s2.DI[0],blockram_1{0}ramb4_s2.DI0)</op>
							<op>reconnect (ramb4_s2.DI[1],blockram_1{0}ramb4_s2.DI1)</op>
							<op>reconnect (ramb4_s2.DO[0],blockram_1{0}ramb4_s2.DO0)</op>
							<op>reconnect (ramb4_s2.DO[1],blockram_1{0}ramb4_s2.DO1)</op>
							<op>reconnect (ramb4_s2.ADDR[0],blockram_1{0}ramb4_s2.ADDR1)</op>
							<op>reconnect (ramb4_s2.ADDR[1],blockram_1{0}ramb4_s2.ADDR2)</op>
							<op>reconnect (ramb4_s2.ADDR[2],blockram_1{0}ramb4_s2.ADDR3)</op>
							<op>reconnect (ramb4_s2.ADDR[3],blockram_1{0}ramb4_s2.ADDR4)</op>
							<op>reconnect (ramb4_s2.ADDR[4],blockram_1{0}ramb4_s2.ADDR5)</op>
							<op>reconnect (ramb4_s2.ADDR[5],blockram_1{0}ramb4_s2.ADDR6)</op>
							<op>reconnect (ramb4_s2.ADDR[6],blockram_1{0}ramb4_s2.ADDR7)</op>
							<op>reconnect (ramb4_s2.ADDR[7],blockram_1{0}ramb4_s2.ADDR8)</op>
							<op>reconnect (ramb4_s2.ADDR[8],blockram_1{0}ramb4_s2.ADDR9)</op>
							<op>reconnect (ramb4_s2.ADDR[9],blockram_1{0}ramb4_s2.ADDR10)</op>
							<op>reconnect (ramb4_s2.ADDR[10],blockram_1{0}ramb4_s2.ADDR11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S2_S2">
				<left>
					<cell name="RAMB4_S2_S2">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DIA[1]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="DOA[1]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[9]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[10]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DIB[1]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="DOB[1]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[9]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[10]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s2_s2" cellRef="RAMB4_S2_S2" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="DIA[1]">
								<portRef name="DIA[1]"/>
								<portRef name="DIA[1]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="DOA[1]">
								<portRef name="DOA[1]"/>
								<portRef name="DOA[1]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRA[8]">
								<portRef name="ADDRA[8]"/>
								<portRef name="ADDRA[8]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRA[9]">
								<portRef name="ADDRA[9]"/>
								<portRef name="ADDRA[9]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRA[10]">
								<portRef name="ADDRA[10]"/>
								<portRef name="ADDRA[10]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="DIB[1]">
								<portRef name="DIB[1]"/>
								<portRef name="DIB[1]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="DOB[1]">
								<portRef name="DOB[1]"/>
								<portRef name="DOB[1]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRB[8]">
								<portRef name="ADDRB[8]"/>
								<portRef name="ADDRB[8]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRB[9]">
								<portRef name="ADDRB[9]"/>
								<portRef name="ADDRB[9]" instanceRef="ramb4_s2_s2"/>
							</net>
							<net name="ADDRB[10]">
								<portRef name="ADDRB[10]"/>
								<portRef name="ADDRB[10]" instanceRef="ramb4_s2_s2"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s2_s2,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s2_s2,PORTA_ATTR::2048X2)</op>
							<op>set_property (blockram_2{0}ramb4_s2_s2,PORTB_ATTR::2048X2)</op>
							<op>copy_property (ramb4_s2_s2,INIT_00,blockram_2{0}ramb4_s2_s2,INIT_00)</op>
							<op>copy_property (ramb4_s2_s2,INIT_01,blockram_2{0}ramb4_s2_s2,INIT_01)</op>
							<op>copy_property (ramb4_s2_s2,INIT_02,blockram_2{0}ramb4_s2_s2,INIT_02)</op>
							<op>copy_property (ramb4_s2_s2,INIT_03,blockram_2{0}ramb4_s2_s2,INIT_03)</op>
							<op>copy_property (ramb4_s2_s2,INIT_04,blockram_2{0}ramb4_s2_s2,INIT_04)</op>
							<op>copy_property (ramb4_s2_s2,INIT_05,blockram_2{0}ramb4_s2_s2,INIT_05)</op>
							<op>copy_property (ramb4_s2_s2,INIT_06,blockram_2{0}ramb4_s2_s2,INIT_06)</op>
							<op>copy_property (ramb4_s2_s2,INIT_07,blockram_2{0}ramb4_s2_s2,INIT_07)</op>
							<op>copy_property (ramb4_s2_s2,INIT_08,blockram_2{0}ramb4_s2_s2,INIT_08)</op>
							<op>copy_property (ramb4_s2_s2,INIT_09,blockram_2{0}ramb4_s2_s2,INIT_09)</op>
							<op>copy_property (ramb4_s2_s2,INIT_0A,blockram_2{0}ramb4_s2_s2,INIT_0A)</op>
							<op>copy_property (ramb4_s2_s2,INIT_0B,blockram_2{0}ramb4_s2_s2,INIT_0B)</op>
							<op>copy_property (ramb4_s2_s2,INIT_0C,blockram_2{0}ramb4_s2_s2,INIT_0C)</op>
							<op>copy_property (ramb4_s2_s2,INIT_0D,blockram_2{0}ramb4_s2_s2,INIT_0D)</op>
							<op>copy_property (ramb4_s2_s2,INIT_0E,blockram_2{0}ramb4_s2_s2,INIT_0E)</op>
							<op>copy_property (ramb4_s2_s2,INIT_0F,blockram_2{0}ramb4_s2_s2,INIT_0F)</op>
							<op>reconnect (ramb4_s2_s2.RSTA,blockram_2{0}ramb4_s2_s2.RSTA)</op>
							<op>reconnect (ramb4_s2_s2.ENA,blockram_2{0}ramb4_s2_s2.ENA)</op>
							<op>reconnect (ramb4_s2_s2.WEA,blockram_2{0}ramb4_s2_s2.WEA)</op>
							<op>reconnect (ramb4_s2_s2.CLKA,blockram_2{0}ramb4_s2_s2.CLKA)</op>
							<op>reconnect (ramb4_s2_s2.RSTB,blockram_2{0}ramb4_s2_s2.RSTB)</op>
							<op>reconnect (ramb4_s2_s2.ENB,blockram_2{0}ramb4_s2_s2.ENB)</op>
							<op>reconnect (ramb4_s2_s2.WEB,blockram_2{0}ramb4_s2_s2.WEB)</op>
							<op>reconnect (ramb4_s2_s2.CLKB,blockram_2{0}ramb4_s2_s2.CLKB)</op>
							<op>reconnect (ramb4_s2_s2.DIA[0],blockram_2{0}ramb4_s2_s2.DIA0)</op>
							<op>reconnect (ramb4_s2_s2.DIA[1],blockram_2{0}ramb4_s2_s2.DIA1)</op>
							<op>reconnect (ramb4_s2_s2.DOA[0],blockram_2{0}ramb4_s2_s2.DOA0)</op>
							<op>reconnect (ramb4_s2_s2.DOA[1],blockram_2{0}ramb4_s2_s2.DOA1)</op>
							<op>reconnect (ramb4_s2_s2.ADDRA[0],blockram_2{0}ramb4_s2_s2.ADDRA1)</op>
							<op>reconnect (ramb4_s2_s2.ADDRA[1],blockram_2{0}ramb4_s2_s2.ADDRA2)</op>
							<op>reconnect (ramb4_s2_s2.ADDRA[2],blockram_2{0}ramb4_s2_s2.ADDRA3)</op>
							<op>reconnect (ramb4_s2_s2.ADDRA[3],blockram_2{0}ramb4_s2_s2.ADDRA4)</op>
							<op>reconnect (ramb4_s2_s2.ADDRA[4],blockram_2{0}ramb4_s2_s2.ADDRA5)</op>
							<op>reconnect (ramb4_s2_s2.ADDRA[5],blockram_2{0}ramb4_s2_s2.ADDRA6)</op>
							<op>reconnect (ramb4_s2_s2.ADDRA[6],blockram_2{0}ramb4_s2_s2.ADDRA7)</op>
							<op>reconnect (ramb4_s2_s2.ADDRA[7],blockram_2{0}ramb4_s2_s2.ADDRA8)</op>
							<op>reconnect (ramb4_s2_s2.ADDRA[8],blockram_2{0}ramb4_s2_s2.ADDRA9)</op>
							<op>reconnect (ramb4_s2_s2.ADDRA[9],blockram_2{0}ramb4_s2_s2.ADDRA10)</op>
							<op>reconnect (ramb4_s2_s2.ADDRA[10],blockram_2{0}ramb4_s2_s2.ADDRA11)</op>
							<op>reconnect (ramb4_s2_s2.DIB[0],blockram_2{0}ramb4_s2_s2.DIB0)</op>
							<op>reconnect (ramb4_s2_s2.DIB[1],blockram_2{0}ramb4_s2_s2.DIB1)</op>
							<op>reconnect (ramb4_s2_s2.DOB[0],blockram_2{0}ramb4_s2_s2.DOB0)</op>
							<op>reconnect (ramb4_s2_s2.DOB[1],blockram_2{0}ramb4_s2_s2.DOB1)</op>
							<op>reconnect (ramb4_s2_s2.ADDRB[0],blockram_2{0}ramb4_s2_s2.ADDRB1)</op>
							<op>reconnect (ramb4_s2_s2.ADDRB[1],blockram_2{0}ramb4_s2_s2.ADDRB2)</op>
							<op>reconnect (ramb4_s2_s2.ADDRB[2],blockram_2{0}ramb4_s2_s2.ADDRB3)</op>
							<op>reconnect (ramb4_s2_s2.ADDRB[3],blockram_2{0}ramb4_s2_s2.ADDRB4)</op>
							<op>reconnect (ramb4_s2_s2.ADDRB[4],blockram_2{0}ramb4_s2_s2.ADDRB5)</op>
							<op>reconnect (ramb4_s2_s2.ADDRB[5],blockram_2{0}ramb4_s2_s2.ADDRB6)</op>
							<op>reconnect (ramb4_s2_s2.ADDRB[6],blockram_2{0}ramb4_s2_s2.ADDRB7)</op>
							<op>reconnect (ramb4_s2_s2.ADDRB[7],blockram_2{0}ramb4_s2_s2.ADDRB8)</op>
							<op>reconnect (ramb4_s2_s2.ADDRB[8],blockram_2{0}ramb4_s2_s2.ADDRB9)</op>
							<op>reconnect (ramb4_s2_s2.ADDRB[9],blockram_2{0}ramb4_s2_s2.ADDRB10)</op>
							<op>reconnect (ramb4_s2_s2.ADDRB[10],blockram_2{0}ramb4_s2_s2.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S2_S4">
				<left>
					<cell name="RAMB4_S2_S4">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DIA[1]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="DOA[1]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[9]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[10]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DIB[1]" direction="input" bus_ignore="true"/>
						<port name="DIB[2]" direction="input" bus_ignore="true"/>
						<port name="DIB[3]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="DOB[1]" direction="output" bus_ignore="true"/>
						<port name="DOB[2]" direction="output" bus_ignore="true"/>
						<port name="DOB[3]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[9]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s2_s4" cellRef="RAMB4_S2_S4" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="DIA[1]">
								<portRef name="DIA[1]"/>
								<portRef name="DIA[1]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="DOA[1]">
								<portRef name="DOA[1]"/>
								<portRef name="DOA[1]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRA[8]">
								<portRef name="ADDRA[8]"/>
								<portRef name="ADDRA[8]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRA[9]">
								<portRef name="ADDRA[9]"/>
								<portRef name="ADDRA[9]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRA[10]">
								<portRef name="ADDRA[10]"/>
								<portRef name="ADDRA[10]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="DIB[1]">
								<portRef name="DIB[1]"/>
								<portRef name="DIB[1]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="DIB[2]">
								<portRef name="DIB[2]"/>
								<portRef name="DIB[2]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="DIB[3]">
								<portRef name="DIB[3]"/>
								<portRef name="DIB[3]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="DOB[1]">
								<portRef name="DOB[1]"/>
								<portRef name="DOB[1]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="DOB[2]">
								<portRef name="DOB[2]"/>
								<portRef name="DOB[2]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="DOB[3]">
								<portRef name="DOB[3]"/>
								<portRef name="DOB[3]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRB[8]">
								<portRef name="ADDRB[8]"/>
								<portRef name="ADDRB[8]" instanceRef="ramb4_s2_s4"/>
							</net>
							<net name="ADDRB[9]">
								<portRef name="ADDRB[9]"/>
								<portRef name="ADDRB[9]" instanceRef="ramb4_s2_s4"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s2_s4,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s2_s4,PORTA_ATTR::2048X2)</op>
							<op>set_property (blockram_2{0}ramb4_s2_s4,PORTB_ATTR::1024X4)</op>
							<op>copy_property (ramb4_s2_s4,INIT_00,blockram_2{0}ramb4_s2_s4,INIT_00)</op>
							<op>copy_property (ramb4_s2_s4,INIT_01,blockram_2{0}ramb4_s2_s4,INIT_01)</op>
							<op>copy_property (ramb4_s2_s4,INIT_02,blockram_2{0}ramb4_s2_s4,INIT_02)</op>
							<op>copy_property (ramb4_s2_s4,INIT_03,blockram_2{0}ramb4_s2_s4,INIT_03)</op>
							<op>copy_property (ramb4_s2_s4,INIT_04,blockram_2{0}ramb4_s2_s4,INIT_04)</op>
							<op>copy_property (ramb4_s2_s4,INIT_05,blockram_2{0}ramb4_s2_s4,INIT_05)</op>
							<op>copy_property (ramb4_s2_s4,INIT_06,blockram_2{0}ramb4_s2_s4,INIT_06)</op>
							<op>copy_property (ramb4_s2_s4,INIT_07,blockram_2{0}ramb4_s2_s4,INIT_07)</op>
							<op>copy_property (ramb4_s2_s4,INIT_08,blockram_2{0}ramb4_s2_s4,INIT_08)</op>
							<op>copy_property (ramb4_s2_s4,INIT_09,blockram_2{0}ramb4_s2_s4,INIT_09)</op>
							<op>copy_property (ramb4_s2_s4,INIT_0A,blockram_2{0}ramb4_s2_s4,INIT_0A)</op>
							<op>copy_property (ramb4_s2_s4,INIT_0B,blockram_2{0}ramb4_s2_s4,INIT_0B)</op>
							<op>copy_property (ramb4_s2_s4,INIT_0C,blockram_2{0}ramb4_s2_s4,INIT_0C)</op>
							<op>copy_property (ramb4_s2_s4,INIT_0D,blockram_2{0}ramb4_s2_s4,INIT_0D)</op>
							<op>copy_property (ramb4_s2_s4,INIT_0E,blockram_2{0}ramb4_s2_s4,INIT_0E)</op>
							<op>copy_property (ramb4_s2_s4,INIT_0F,blockram_2{0}ramb4_s2_s4,INIT_0F)</op>
							<op>reconnect (ramb4_s2_s4.RSTA,blockram_2{0}ramb4_s2_s4.RSTA)</op>
							<op>reconnect (ramb4_s2_s4.ENA,blockram_2{0}ramb4_s2_s4.ENA)</op>
							<op>reconnect (ramb4_s2_s4.WEA,blockram_2{0}ramb4_s2_s4.WEA)</op>
							<op>reconnect (ramb4_s2_s4.CLKA,blockram_2{0}ramb4_s2_s4.CLKA)</op>
							<op>reconnect (ramb4_s2_s4.RSTB,blockram_2{0}ramb4_s2_s4.RSTB)</op>
							<op>reconnect (ramb4_s2_s4.ENB,blockram_2{0}ramb4_s2_s4.ENB)</op>
							<op>reconnect (ramb4_s2_s4.WEB,blockram_2{0}ramb4_s2_s4.WEB)</op>
							<op>reconnect (ramb4_s2_s4.CLKB,blockram_2{0}ramb4_s2_s4.CLKB)</op>
							<op>reconnect (ramb4_s2_s4.DIA[0],blockram_2{0}ramb4_s2_s4.DIA0)</op>
							<op>reconnect (ramb4_s2_s4.DIA[1],blockram_2{0}ramb4_s2_s4.DIA1)</op>
							<op>reconnect (ramb4_s2_s4.DOA[0],blockram_2{0}ramb4_s2_s4.DOA0)</op>
							<op>reconnect (ramb4_s2_s4.DOA[1],blockram_2{0}ramb4_s2_s4.DOA1)</op>
							<op>reconnect (ramb4_s2_s4.ADDRA[0],blockram_2{0}ramb4_s2_s4.ADDRA1)</op>
							<op>reconnect (ramb4_s2_s4.ADDRA[1],blockram_2{0}ramb4_s2_s4.ADDRA2)</op>
							<op>reconnect (ramb4_s2_s4.ADDRA[2],blockram_2{0}ramb4_s2_s4.ADDRA3)</op>
							<op>reconnect (ramb4_s2_s4.ADDRA[3],blockram_2{0}ramb4_s2_s4.ADDRA4)</op>
							<op>reconnect (ramb4_s2_s4.ADDRA[4],blockram_2{0}ramb4_s2_s4.ADDRA5)</op>
							<op>reconnect (ramb4_s2_s4.ADDRA[5],blockram_2{0}ramb4_s2_s4.ADDRA6)</op>
							<op>reconnect (ramb4_s2_s4.ADDRA[6],blockram_2{0}ramb4_s2_s4.ADDRA7)</op>
							<op>reconnect (ramb4_s2_s4.ADDRA[7],blockram_2{0}ramb4_s2_s4.ADDRA8)</op>
							<op>reconnect (ramb4_s2_s4.ADDRA[8],blockram_2{0}ramb4_s2_s4.ADDRA9)</op>
							<op>reconnect (ramb4_s2_s4.ADDRA[9],blockram_2{0}ramb4_s2_s4.ADDRA10)</op>
							<op>reconnect (ramb4_s2_s4.ADDRA[10],blockram_2{0}ramb4_s2_s4.ADDRA11)</op>
							<op>reconnect (ramb4_s2_s4.DIB[0],blockram_2{0}ramb4_s2_s4.DIB0)</op>
							<op>reconnect (ramb4_s2_s4.DIB[1],blockram_2{0}ramb4_s2_s4.DIB1)</op>
							<op>reconnect (ramb4_s2_s4.DIB[2],blockram_2{0}ramb4_s2_s4.DIB2)</op>
							<op>reconnect (ramb4_s2_s4.DIB[3],blockram_2{0}ramb4_s2_s4.DIB3)</op>
							<op>reconnect (ramb4_s2_s4.DOB[0],blockram_2{0}ramb4_s2_s4.DOB0)</op>
							<op>reconnect (ramb4_s2_s4.DOB[1],blockram_2{0}ramb4_s2_s4.DOB1)</op>
							<op>reconnect (ramb4_s2_s4.DOB[2],blockram_2{0}ramb4_s2_s4.DOB2)</op>
							<op>reconnect (ramb4_s2_s4.DOB[3],blockram_2{0}ramb4_s2_s4.DOB3)</op>
							<op>reconnect (ramb4_s2_s4.ADDRB[0],blockram_2{0}ramb4_s2_s4.ADDRB2)</op>
							<op>reconnect (ramb4_s2_s4.ADDRB[1],blockram_2{0}ramb4_s2_s4.ADDRB3)</op>
							<op>reconnect (ramb4_s2_s4.ADDRB[2],blockram_2{0}ramb4_s2_s4.ADDRB4)</op>
							<op>reconnect (ramb4_s2_s4.ADDRB[3],blockram_2{0}ramb4_s2_s4.ADDRB5)</op>
							<op>reconnect (ramb4_s2_s4.ADDRB[4],blockram_2{0}ramb4_s2_s4.ADDRB6)</op>
							<op>reconnect (ramb4_s2_s4.ADDRB[5],blockram_2{0}ramb4_s2_s4.ADDRB7)</op>
							<op>reconnect (ramb4_s2_s4.ADDRB[6],blockram_2{0}ramb4_s2_s4.ADDRB8)</op>
							<op>reconnect (ramb4_s2_s4.ADDRB[7],blockram_2{0}ramb4_s2_s4.ADDRB9)</op>
							<op>reconnect (ramb4_s2_s4.ADDRB[8],blockram_2{0}ramb4_s2_s4.ADDRB10)</op>
							<op>reconnect (ramb4_s2_s4.ADDRB[9],blockram_2{0}ramb4_s2_s4.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S2_S8">
				<left>
					<cell name="RAMB4_S2_S8">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DIA[1]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="DOA[1]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[9]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[10]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DIB[1]" direction="input" bus_ignore="true"/>
						<port name="DIB[2]" direction="input" bus_ignore="true"/>
						<port name="DIB[3]" direction="input" bus_ignore="true"/>
						<port name="DIB[4]" direction="input" bus_ignore="true"/>
						<port name="DIB[5]" direction="input" bus_ignore="true"/>
						<port name="DIB[6]" direction="input" bus_ignore="true"/>
						<port name="DIB[7]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="DOB[1]" direction="output" bus_ignore="true"/>
						<port name="DOB[2]" direction="output" bus_ignore="true"/>
						<port name="DOB[3]" direction="output" bus_ignore="true"/>
						<port name="DOB[4]" direction="output" bus_ignore="true"/>
						<port name="DOB[5]" direction="output" bus_ignore="true"/>
						<port name="DOB[6]" direction="output" bus_ignore="true"/>
						<port name="DOB[7]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[8]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s2_s8" cellRef="RAMB4_S2_S8" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DIA[1]">
								<portRef name="DIA[1]"/>
								<portRef name="DIA[1]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DOA[1]">
								<portRef name="DOA[1]"/>
								<portRef name="DOA[1]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRA[8]">
								<portRef name="ADDRA[8]"/>
								<portRef name="ADDRA[8]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRA[9]">
								<portRef name="ADDRA[9]"/>
								<portRef name="ADDRA[9]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRA[10]">
								<portRef name="ADDRA[10]"/>
								<portRef name="ADDRA[10]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DIB[1]">
								<portRef name="DIB[1]"/>
								<portRef name="DIB[1]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DIB[2]">
								<portRef name="DIB[2]"/>
								<portRef name="DIB[2]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DIB[3]">
								<portRef name="DIB[3]"/>
								<portRef name="DIB[3]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DIB[4]">
								<portRef name="DIB[4]"/>
								<portRef name="DIB[4]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DIB[5]">
								<portRef name="DIB[5]"/>
								<portRef name="DIB[5]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DIB[6]">
								<portRef name="DIB[6]"/>
								<portRef name="DIB[6]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DIB[7]">
								<portRef name="DIB[7]"/>
								<portRef name="DIB[7]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DOB[1]">
								<portRef name="DOB[1]"/>
								<portRef name="DOB[1]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DOB[2]">
								<portRef name="DOB[2]"/>
								<portRef name="DOB[2]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DOB[3]">
								<portRef name="DOB[3]"/>
								<portRef name="DOB[3]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DOB[4]">
								<portRef name="DOB[4]"/>
								<portRef name="DOB[4]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DOB[5]">
								<portRef name="DOB[5]"/>
								<portRef name="DOB[5]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DOB[6]">
								<portRef name="DOB[6]"/>
								<portRef name="DOB[6]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="DOB[7]">
								<portRef name="DOB[7]"/>
								<portRef name="DOB[7]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s2_s8"/>
							</net>
							<net name="ADDRB[8]">
								<portRef name="ADDRB[8]"/>
								<portRef name="ADDRB[8]" instanceRef="ramb4_s2_s8"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s2_s8,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s2_s8,PORTA_ATTR::2048X2)</op>
							<op>set_property (blockram_2{0}ramb4_s2_s8,PORTB_ATTR::512X8)</op>
							<op>copy_property (ramb4_s2_s8,INIT_00,blockram_2{0}ramb4_s2_s8,INIT_00)</op>
							<op>copy_property (ramb4_s2_s8,INIT_01,blockram_2{0}ramb4_s2_s8,INIT_01)</op>
							<op>copy_property (ramb4_s2_s8,INIT_02,blockram_2{0}ramb4_s2_s8,INIT_02)</op>
							<op>copy_property (ramb4_s2_s8,INIT_03,blockram_2{0}ramb4_s2_s8,INIT_03)</op>
							<op>copy_property (ramb4_s2_s8,INIT_04,blockram_2{0}ramb4_s2_s8,INIT_04)</op>
							<op>copy_property (ramb4_s2_s8,INIT_05,blockram_2{0}ramb4_s2_s8,INIT_05)</op>
							<op>copy_property (ramb4_s2_s8,INIT_06,blockram_2{0}ramb4_s2_s8,INIT_06)</op>
							<op>copy_property (ramb4_s2_s8,INIT_07,blockram_2{0}ramb4_s2_s8,INIT_07)</op>
							<op>copy_property (ramb4_s2_s8,INIT_08,blockram_2{0}ramb4_s2_s8,INIT_08)</op>
							<op>copy_property (ramb4_s2_s8,INIT_09,blockram_2{0}ramb4_s2_s8,INIT_09)</op>
							<op>copy_property (ramb4_s2_s8,INIT_0A,blockram_2{0}ramb4_s2_s8,INIT_0A)</op>
							<op>copy_property (ramb4_s2_s8,INIT_0B,blockram_2{0}ramb4_s2_s8,INIT_0B)</op>
							<op>copy_property (ramb4_s2_s8,INIT_0C,blockram_2{0}ramb4_s2_s8,INIT_0C)</op>
							<op>copy_property (ramb4_s2_s8,INIT_0D,blockram_2{0}ramb4_s2_s8,INIT_0D)</op>
							<op>copy_property (ramb4_s2_s8,INIT_0E,blockram_2{0}ramb4_s2_s8,INIT_0E)</op>
							<op>copy_property (ramb4_s2_s8,INIT_0F,blockram_2{0}ramb4_s2_s8,INIT_0F)</op>
							<op>reconnect (ramb4_s2_s8.RSTA,blockram_2{0}ramb4_s2_s8.RSTA)</op>
							<op>reconnect (ramb4_s2_s8.ENA,blockram_2{0}ramb4_s2_s8.ENA)</op>
							<op>reconnect (ramb4_s2_s8.WEA,blockram_2{0}ramb4_s2_s8.WEA)</op>
							<op>reconnect (ramb4_s2_s8.CLKA,blockram_2{0}ramb4_s2_s8.CLKA)</op>
							<op>reconnect (ramb4_s2_s8.RSTB,blockram_2{0}ramb4_s2_s8.RSTB)</op>
							<op>reconnect (ramb4_s2_s8.ENB,blockram_2{0}ramb4_s2_s8.ENB)</op>
							<op>reconnect (ramb4_s2_s8.WEB,blockram_2{0}ramb4_s2_s8.WEB)</op>
							<op>reconnect (ramb4_s2_s8.CLKB,blockram_2{0}ramb4_s2_s8.CLKB)</op>
							<op>reconnect (ramb4_s2_s8.DIA[0],blockram_2{0}ramb4_s2_s8.DIA0)</op>
							<op>reconnect (ramb4_s2_s8.DIA[1],blockram_2{0}ramb4_s2_s8.DIA1)</op>
							<op>reconnect (ramb4_s2_s8.DOA[0],blockram_2{0}ramb4_s2_s8.DOA0)</op>
							<op>reconnect (ramb4_s2_s8.DOA[1],blockram_2{0}ramb4_s2_s8.DOA1)</op>
							<op>reconnect (ramb4_s2_s8.ADDRA[0],blockram_2{0}ramb4_s2_s8.ADDRA1)</op>
							<op>reconnect (ramb4_s2_s8.ADDRA[1],blockram_2{0}ramb4_s2_s8.ADDRA2)</op>
							<op>reconnect (ramb4_s2_s8.ADDRA[2],blockram_2{0}ramb4_s2_s8.ADDRA3)</op>
							<op>reconnect (ramb4_s2_s8.ADDRA[3],blockram_2{0}ramb4_s2_s8.ADDRA4)</op>
							<op>reconnect (ramb4_s2_s8.ADDRA[4],blockram_2{0}ramb4_s2_s8.ADDRA5)</op>
							<op>reconnect (ramb4_s2_s8.ADDRA[5],blockram_2{0}ramb4_s2_s8.ADDRA6)</op>
							<op>reconnect (ramb4_s2_s8.ADDRA[6],blockram_2{0}ramb4_s2_s8.ADDRA7)</op>
							<op>reconnect (ramb4_s2_s8.ADDRA[7],blockram_2{0}ramb4_s2_s8.ADDRA8)</op>
							<op>reconnect (ramb4_s2_s8.ADDRA[8],blockram_2{0}ramb4_s2_s8.ADDRA9)</op>
							<op>reconnect (ramb4_s2_s8.ADDRA[9],blockram_2{0}ramb4_s2_s8.ADDRA10)</op>
							<op>reconnect (ramb4_s2_s8.ADDRA[10],blockram_2{0}ramb4_s2_s8.ADDRA11)</op>
							<op>reconnect (ramb4_s2_s8.DIB[0],blockram_2{0}ramb4_s2_s8.DIB0)</op>
							<op>reconnect (ramb4_s2_s8.DIB[1],blockram_2{0}ramb4_s2_s8.DIB1)</op>
							<op>reconnect (ramb4_s2_s8.DIB[2],blockram_2{0}ramb4_s2_s8.DIB2)</op>
							<op>reconnect (ramb4_s2_s8.DIB[3],blockram_2{0}ramb4_s2_s8.DIB3)</op>
							<op>reconnect (ramb4_s2_s8.DIB[4],blockram_2{0}ramb4_s2_s8.DIB4)</op>
							<op>reconnect (ramb4_s2_s8.DIB[5],blockram_2{0}ramb4_s2_s8.DIB5)</op>
							<op>reconnect (ramb4_s2_s8.DIB[6],blockram_2{0}ramb4_s2_s8.DIB6)</op>
							<op>reconnect (ramb4_s2_s8.DIB[7],blockram_2{0}ramb4_s2_s8.DIB7)</op>
							<op>reconnect (ramb4_s2_s8.DOB[0],blockram_2{0}ramb4_s2_s8.DOB0)</op>
							<op>reconnect (ramb4_s2_s8.DOB[1],blockram_2{0}ramb4_s2_s8.DOB1)</op>
							<op>reconnect (ramb4_s2_s8.DOB[2],blockram_2{0}ramb4_s2_s8.DOB2)</op>
							<op>reconnect (ramb4_s2_s8.DOB[3],blockram_2{0}ramb4_s2_s8.DOB3)</op>
							<op>reconnect (ramb4_s2_s8.DOB[4],blockram_2{0}ramb4_s2_s8.DOB4)</op>
							<op>reconnect (ramb4_s2_s8.DOB[5],blockram_2{0}ramb4_s2_s8.DOB5)</op>
							<op>reconnect (ramb4_s2_s8.DOB[6],blockram_2{0}ramb4_s2_s8.DOB6)</op>
							<op>reconnect (ramb4_s2_s8.DOB[7],blockram_2{0}ramb4_s2_s8.DOB7)</op>
							<op>reconnect (ramb4_s2_s8.ADDRB[0],blockram_2{0}ramb4_s2_s8.ADDRB3)</op>
							<op>reconnect (ramb4_s2_s8.ADDRB[1],blockram_2{0}ramb4_s2_s8.ADDRB4)</op>
							<op>reconnect (ramb4_s2_s8.ADDRB[2],blockram_2{0}ramb4_s2_s8.ADDRB5)</op>
							<op>reconnect (ramb4_s2_s8.ADDRB[3],blockram_2{0}ramb4_s2_s8.ADDRB6)</op>
							<op>reconnect (ramb4_s2_s8.ADDRB[4],blockram_2{0}ramb4_s2_s8.ADDRB7)</op>
							<op>reconnect (ramb4_s2_s8.ADDRB[5],blockram_2{0}ramb4_s2_s8.ADDRB8)</op>
							<op>reconnect (ramb4_s2_s8.ADDRB[6],blockram_2{0}ramb4_s2_s8.ADDRB9)</op>
							<op>reconnect (ramb4_s2_s8.ADDRB[7],blockram_2{0}ramb4_s2_s8.ADDRB10)</op>
							<op>reconnect (ramb4_s2_s8.ADDRB[8],blockram_2{0}ramb4_s2_s8.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S2_S16">
				<left>
					<cell name="RAMB4_S2_S16">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DIA[1]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="DOA[1]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[9]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[10]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DIB[1]" direction="input" bus_ignore="true"/>
						<port name="DIB[2]" direction="input" bus_ignore="true"/>
						<port name="DIB[3]" direction="input" bus_ignore="true"/>
						<port name="DIB[4]" direction="input" bus_ignore="true"/>
						<port name="DIB[5]" direction="input" bus_ignore="true"/>
						<port name="DIB[6]" direction="input" bus_ignore="true"/>
						<port name="DIB[7]" direction="input" bus_ignore="true"/>
						<port name="DIB[8]" direction="input" bus_ignore="true"/>
						<port name="DIB[9]" direction="input" bus_ignore="true"/>
						<port name="DIB[10]" direction="input" bus_ignore="true"/>
						<port name="DIB[11]" direction="input" bus_ignore="true"/>
						<port name="DIB[12]" direction="input" bus_ignore="true"/>
						<port name="DIB[13]" direction="input" bus_ignore="true"/>
						<port name="DIB[14]" direction="input" bus_ignore="true"/>
						<port name="DIB[15]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="DOB[1]" direction="output" bus_ignore="true"/>
						<port name="DOB[2]" direction="output" bus_ignore="true"/>
						<port name="DOB[3]" direction="output" bus_ignore="true"/>
						<port name="DOB[4]" direction="output" bus_ignore="true"/>
						<port name="DOB[5]" direction="output" bus_ignore="true"/>
						<port name="DOB[6]" direction="output" bus_ignore="true"/>
						<port name="DOB[7]" direction="output" bus_ignore="true"/>
						<port name="DOB[8]" direction="output" bus_ignore="true"/>
						<port name="DOB[9]" direction="output" bus_ignore="true"/>
						<port name="DOB[10]" direction="output" bus_ignore="true"/>
						<port name="DOB[11]" direction="output" bus_ignore="true"/>
						<port name="DOB[12]" direction="output" bus_ignore="true"/>
						<port name="DOB[13]" direction="output" bus_ignore="true"/>
						<port name="DOB[14]" direction="output" bus_ignore="true"/>
						<port name="DOB[15]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s2_s16" cellRef="RAMB4_S2_S16" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIA[1]">
								<portRef name="DIA[1]"/>
								<portRef name="DIA[1]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOA[1]">
								<portRef name="DOA[1]"/>
								<portRef name="DOA[1]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRA[8]">
								<portRef name="ADDRA[8]"/>
								<portRef name="ADDRA[8]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRA[9]">
								<portRef name="ADDRA[9]"/>
								<portRef name="ADDRA[9]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRA[10]">
								<portRef name="ADDRA[10]"/>
								<portRef name="ADDRA[10]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[1]">
								<portRef name="DIB[1]"/>
								<portRef name="DIB[1]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[2]">
								<portRef name="DIB[2]"/>
								<portRef name="DIB[2]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[3]">
								<portRef name="DIB[3]"/>
								<portRef name="DIB[3]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[4]">
								<portRef name="DIB[4]"/>
								<portRef name="DIB[4]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[5]">
								<portRef name="DIB[5]"/>
								<portRef name="DIB[5]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[6]">
								<portRef name="DIB[6]"/>
								<portRef name="DIB[6]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[7]">
								<portRef name="DIB[7]"/>
								<portRef name="DIB[7]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[8]">
								<portRef name="DIB[8]"/>
								<portRef name="DIB[8]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[9]">
								<portRef name="DIB[9]"/>
								<portRef name="DIB[9]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[10]">
								<portRef name="DIB[10]"/>
								<portRef name="DIB[10]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[11]">
								<portRef name="DIB[11]"/>
								<portRef name="DIB[11]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[12]">
								<portRef name="DIB[12]"/>
								<portRef name="DIB[12]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[13]">
								<portRef name="DIB[13]"/>
								<portRef name="DIB[13]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[14]">
								<portRef name="DIB[14]"/>
								<portRef name="DIB[14]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DIB[15]">
								<portRef name="DIB[15]"/>
								<portRef name="DIB[15]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[1]">
								<portRef name="DOB[1]"/>
								<portRef name="DOB[1]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[2]">
								<portRef name="DOB[2]"/>
								<portRef name="DOB[2]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[3]">
								<portRef name="DOB[3]"/>
								<portRef name="DOB[3]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[4]">
								<portRef name="DOB[4]"/>
								<portRef name="DOB[4]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[5]">
								<portRef name="DOB[5]"/>
								<portRef name="DOB[5]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[6]">
								<portRef name="DOB[6]"/>
								<portRef name="DOB[6]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[7]">
								<portRef name="DOB[7]"/>
								<portRef name="DOB[7]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[8]">
								<portRef name="DOB[8]"/>
								<portRef name="DOB[8]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[9]">
								<portRef name="DOB[9]"/>
								<portRef name="DOB[9]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[10]">
								<portRef name="DOB[10]"/>
								<portRef name="DOB[10]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[11]">
								<portRef name="DOB[11]"/>
								<portRef name="DOB[11]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[12]">
								<portRef name="DOB[12]"/>
								<portRef name="DOB[12]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[13]">
								<portRef name="DOB[13]"/>
								<portRef name="DOB[13]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[14]">
								<portRef name="DOB[14]"/>
								<portRef name="DOB[14]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="DOB[15]">
								<portRef name="DOB[15]"/>
								<portRef name="DOB[15]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s2_s16"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s2_s16"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s2_s16,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s2_s16,PORTA_ATTR::2048X2)</op>
							<op>set_property (blockram_2{0}ramb4_s2_s16,PORTB_ATTR::256X16)</op>
							<op>copy_property (ramb4_s2_s16,INIT_00,blockram_2{0}ramb4_s2_s16,INIT_00)</op>
							<op>copy_property (ramb4_s2_s16,INIT_01,blockram_2{0}ramb4_s2_s16,INIT_01)</op>
							<op>copy_property (ramb4_s2_s16,INIT_02,blockram_2{0}ramb4_s2_s16,INIT_02)</op>
							<op>copy_property (ramb4_s2_s16,INIT_03,blockram_2{0}ramb4_s2_s16,INIT_03)</op>
							<op>copy_property (ramb4_s2_s16,INIT_04,blockram_2{0}ramb4_s2_s16,INIT_04)</op>
							<op>copy_property (ramb4_s2_s16,INIT_05,blockram_2{0}ramb4_s2_s16,INIT_05)</op>
							<op>copy_property (ramb4_s2_s16,INIT_06,blockram_2{0}ramb4_s2_s16,INIT_06)</op>
							<op>copy_property (ramb4_s2_s16,INIT_07,blockram_2{0}ramb4_s2_s16,INIT_07)</op>
							<op>copy_property (ramb4_s2_s16,INIT_08,blockram_2{0}ramb4_s2_s16,INIT_08)</op>
							<op>copy_property (ramb4_s2_s16,INIT_09,blockram_2{0}ramb4_s2_s16,INIT_09)</op>
							<op>copy_property (ramb4_s2_s16,INIT_0A,blockram_2{0}ramb4_s2_s16,INIT_0A)</op>
							<op>copy_property (ramb4_s2_s16,INIT_0B,blockram_2{0}ramb4_s2_s16,INIT_0B)</op>
							<op>copy_property (ramb4_s2_s16,INIT_0C,blockram_2{0}ramb4_s2_s16,INIT_0C)</op>
							<op>copy_property (ramb4_s2_s16,INIT_0D,blockram_2{0}ramb4_s2_s16,INIT_0D)</op>
							<op>copy_property (ramb4_s2_s16,INIT_0E,blockram_2{0}ramb4_s2_s16,INIT_0E)</op>
							<op>copy_property (ramb4_s2_s16,INIT_0F,blockram_2{0}ramb4_s2_s16,INIT_0F)</op>
							<op>reconnect (ramb4_s2_s16.RSTA,blockram_2{0}ramb4_s2_s16.RSTA)</op>
							<op>reconnect (ramb4_s2_s16.ENA,blockram_2{0}ramb4_s2_s16.ENA)</op>
							<op>reconnect (ramb4_s2_s16.WEA,blockram_2{0}ramb4_s2_s16.WEA)</op>
							<op>reconnect (ramb4_s2_s16.CLKA,blockram_2{0}ramb4_s2_s16.CLKA)</op>
							<op>reconnect (ramb4_s2_s16.RSTB,blockram_2{0}ramb4_s2_s16.RSTB)</op>
							<op>reconnect (ramb4_s2_s16.ENB,blockram_2{0}ramb4_s2_s16.ENB)</op>
							<op>reconnect (ramb4_s2_s16.WEB,blockram_2{0}ramb4_s2_s16.WEB)</op>
							<op>reconnect (ramb4_s2_s16.CLKB,blockram_2{0}ramb4_s2_s16.CLKB)</op>
							<op>reconnect (ramb4_s2_s16.DIA[0],blockram_2{0}ramb4_s2_s16.DIA0)</op>
							<op>reconnect (ramb4_s2_s16.DIA[1],blockram_2{0}ramb4_s2_s16.DIA1)</op>
							<op>reconnect (ramb4_s2_s16.DOA[0],blockram_2{0}ramb4_s2_s16.DOA0)</op>
							<op>reconnect (ramb4_s2_s16.DOA[1],blockram_2{0}ramb4_s2_s16.DOA1)</op>
							<op>reconnect (ramb4_s2_s16.ADDRA[0],blockram_2{0}ramb4_s2_s16.ADDRA1)</op>
							<op>reconnect (ramb4_s2_s16.ADDRA[1],blockram_2{0}ramb4_s2_s16.ADDRA2)</op>
							<op>reconnect (ramb4_s2_s16.ADDRA[2],blockram_2{0}ramb4_s2_s16.ADDRA3)</op>
							<op>reconnect (ramb4_s2_s16.ADDRA[3],blockram_2{0}ramb4_s2_s16.ADDRA4)</op>
							<op>reconnect (ramb4_s2_s16.ADDRA[4],blockram_2{0}ramb4_s2_s16.ADDRA5)</op>
							<op>reconnect (ramb4_s2_s16.ADDRA[5],blockram_2{0}ramb4_s2_s16.ADDRA6)</op>
							<op>reconnect (ramb4_s2_s16.ADDRA[6],blockram_2{0}ramb4_s2_s16.ADDRA7)</op>
							<op>reconnect (ramb4_s2_s16.ADDRA[7],blockram_2{0}ramb4_s2_s16.ADDRA8)</op>
							<op>reconnect (ramb4_s2_s16.ADDRA[8],blockram_2{0}ramb4_s2_s16.ADDRA9)</op>
							<op>reconnect (ramb4_s2_s16.ADDRA[9],blockram_2{0}ramb4_s2_s16.ADDRA10)</op>
							<op>reconnect (ramb4_s2_s16.ADDRA[10],blockram_2{0}ramb4_s2_s16.ADDRA11)</op>
							<op>reconnect (ramb4_s2_s16.DIB[0],blockram_2{0}ramb4_s2_s16.DIB0)</op>
							<op>reconnect (ramb4_s2_s16.DIB[1],blockram_2{0}ramb4_s2_s16.DIB1)</op>
							<op>reconnect (ramb4_s2_s16.DIB[2],blockram_2{0}ramb4_s2_s16.DIB2)</op>
							<op>reconnect (ramb4_s2_s16.DIB[3],blockram_2{0}ramb4_s2_s16.DIB3)</op>
							<op>reconnect (ramb4_s2_s16.DIB[4],blockram_2{0}ramb4_s2_s16.DIB4)</op>
							<op>reconnect (ramb4_s2_s16.DIB[5],blockram_2{0}ramb4_s2_s16.DIB5)</op>
							<op>reconnect (ramb4_s2_s16.DIB[6],blockram_2{0}ramb4_s2_s16.DIB6)</op>
							<op>reconnect (ramb4_s2_s16.DIB[7],blockram_2{0}ramb4_s2_s16.DIB7)</op>
							<op>reconnect (ramb4_s2_s16.DIB[8],blockram_2{0}ramb4_s2_s16.DIB8)</op>
							<op>reconnect (ramb4_s2_s16.DIB[9],blockram_2{0}ramb4_s2_s16.DIB9)</op>
							<op>reconnect (ramb4_s2_s16.DIB[10],blockram_2{0}ramb4_s2_s16.DIB10)</op>
							<op>reconnect (ramb4_s2_s16.DIB[11],blockram_2{0}ramb4_s2_s16.DIB11)</op>
							<op>reconnect (ramb4_s2_s16.DIB[12],blockram_2{0}ramb4_s2_s16.DIB12)</op>
							<op>reconnect (ramb4_s2_s16.DIB[13],blockram_2{0}ramb4_s2_s16.DIB13)</op>
							<op>reconnect (ramb4_s2_s16.DIB[14],blockram_2{0}ramb4_s2_s16.DIB14)</op>
							<op>reconnect (ramb4_s2_s16.DIB[15],blockram_2{0}ramb4_s2_s16.DIB15)</op>
							<op>reconnect (ramb4_s2_s16.DOB[0],blockram_2{0}ramb4_s2_s16.DOB0)</op>
							<op>reconnect (ramb4_s2_s16.DOB[1],blockram_2{0}ramb4_s2_s16.DOB1)</op>
							<op>reconnect (ramb4_s2_s16.DOB[2],blockram_2{0}ramb4_s2_s16.DOB2)</op>
							<op>reconnect (ramb4_s2_s16.DOB[3],blockram_2{0}ramb4_s2_s16.DOB3)</op>
							<op>reconnect (ramb4_s2_s16.DOB[4],blockram_2{0}ramb4_s2_s16.DOB4)</op>
							<op>reconnect (ramb4_s2_s16.DOB[5],blockram_2{0}ramb4_s2_s16.DOB5)</op>
							<op>reconnect (ramb4_s2_s16.DOB[6],blockram_2{0}ramb4_s2_s16.DOB6)</op>
							<op>reconnect (ramb4_s2_s16.DOB[7],blockram_2{0}ramb4_s2_s16.DOB7)</op>
							<op>reconnect (ramb4_s2_s16.DOB[8],blockram_2{0}ramb4_s2_s16.DOB8)</op>
							<op>reconnect (ramb4_s2_s16.DOB[9],blockram_2{0}ramb4_s2_s16.DOB9)</op>
							<op>reconnect (ramb4_s2_s16.DOB[10],blockram_2{0}ramb4_s2_s16.DOB10)</op>
							<op>reconnect (ramb4_s2_s16.DOB[11],blockram_2{0}ramb4_s2_s16.DOB11)</op>
							<op>reconnect (ramb4_s2_s16.DOB[12],blockram_2{0}ramb4_s2_s16.DOB12)</op>
							<op>reconnect (ramb4_s2_s16.DOB[13],blockram_2{0}ramb4_s2_s16.DOB13)</op>
							<op>reconnect (ramb4_s2_s16.DOB[14],blockram_2{0}ramb4_s2_s16.DOB14)</op>
							<op>reconnect (ramb4_s2_s16.DOB[15],blockram_2{0}ramb4_s2_s16.DOB15)</op>
							<op>reconnect (ramb4_s2_s16.ADDRB[0],blockram_2{0}ramb4_s2_s16.ADDRB4)</op>
							<op>reconnect (ramb4_s2_s16.ADDRB[1],blockram_2{0}ramb4_s2_s16.ADDRB5)</op>
							<op>reconnect (ramb4_s2_s16.ADDRB[2],blockram_2{0}ramb4_s2_s16.ADDRB6)</op>
							<op>reconnect (ramb4_s2_s16.ADDRB[3],blockram_2{0}ramb4_s2_s16.ADDRB7)</op>
							<op>reconnect (ramb4_s2_s16.ADDRB[4],blockram_2{0}ramb4_s2_s16.ADDRB8)</op>
							<op>reconnect (ramb4_s2_s16.ADDRB[5],blockram_2{0}ramb4_s2_s16.ADDRB9)</op>
							<op>reconnect (ramb4_s2_s16.ADDRB[6],blockram_2{0}ramb4_s2_s16.ADDRB10)</op>
							<op>reconnect (ramb4_s2_s16.ADDRB[7],blockram_2{0}ramb4_s2_s16.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S4">
				<left>
					<cell name="RAMB4_S4">
						<port name="CLK" direction="input"/>
						<port name="WE" direction="input"/>
						<port name="RST" direction="input"/>
						<port name="EN" direction="input"/>
						<port name="DI[0]" direction="input" bus_ignore="true"/>
						<port name="DI[1]" direction="input" bus_ignore="true"/>
						<port name="DI[2]" direction="input" bus_ignore="true"/>
						<port name="DI[3]" direction="input" bus_ignore="true"/>
						<port name="DO[0]" direction="output" bus_ignore="true"/>
						<port name="DO[1]" direction="output" bus_ignore="true"/>
						<port name="DO[2]" direction="output" bus_ignore="true"/>
						<port name="DO[3]" direction="output" bus_ignore="true"/>
						<port name="ADDR[0]" direction="input" bus_ignore="true"/>
						<port name="ADDR[1]" direction="input" bus_ignore="true"/>
						<port name="ADDR[2]" direction="input" bus_ignore="true"/>
						<port name="ADDR[3]" direction="input" bus_ignore="true"/>
						<port name="ADDR[4]" direction="input" bus_ignore="true"/>
						<port name="ADDR[5]" direction="input" bus_ignore="true"/>
						<port name="ADDR[6]" direction="input" bus_ignore="true"/>
						<port name="ADDR[7]" direction="input" bus_ignore="true"/>
						<port name="ADDR[8]" direction="input" bus_ignore="true"/>
						<port name="ADDR[9]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s4" cellRef="RAMB4_S4" libraryRef="cell_lib"/>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CLK" instanceRef="ramb4_s4"/>
							</net>
							<net name="WE">
								<portRef name="WE"/>
								<portRef name="WE" instanceRef="ramb4_s4"/>
							</net>
							<net name="RST">
								<portRef name="RST"/>
								<portRef name="RST" instanceRef="ramb4_s4"/>
							</net>
							<net name="EN">
								<portRef name="EN"/>
								<portRef name="EN" instanceRef="ramb4_s4"/>
							</net>
							<net name="DI[0]">
								<portRef name="DI[0]"/>
								<portRef name="DI[0]" instanceRef="ramb4_s4"/>
							</net>
							<net name="DI[1]">
								<portRef name="DI[1]"/>
								<portRef name="DI[1]" instanceRef="ramb4_s4"/>
							</net>
							<net name="DI[2]">
								<portRef name="DI[2]"/>
								<portRef name="DI[2]" instanceRef="ramb4_s4"/>
							</net>
							<net name="DI[3]">
								<portRef name="DI[3]"/>
								<portRef name="DI[3]" instanceRef="ramb4_s4"/>
							</net>
							<net name="DO[0]">
								<portRef name="DO[0]"/>
								<portRef name="DO[0]" instanceRef="ramb4_s4"/>
							</net>
							<net name="DO[1]">
								<portRef name="DO[1]"/>
								<portRef name="DO[1]" instanceRef="ramb4_s4"/>
							</net>
							<net name="DO[2]">
								<portRef name="DO[2]"/>
								<portRef name="DO[2]" instanceRef="ramb4_s4"/>
							</net>
							<net name="DO[3]">
								<portRef name="DO[3]"/>
								<portRef name="DO[3]" instanceRef="ramb4_s4"/>
							</net>
							<net name="ADDR[0]">
								<portRef name="ADDR[0]"/>
								<portRef name="ADDR[0]" instanceRef="ramb4_s4"/>
							</net>
							<net name="ADDR[1]">
								<portRef name="ADDR[1]"/>
								<portRef name="ADDR[1]" instanceRef="ramb4_s4"/>
							</net>
							<net name="ADDR[2]">
								<portRef name="ADDR[2]"/>
								<portRef name="ADDR[2]" instanceRef="ramb4_s4"/>
							</net>
							<net name="ADDR[3]">
								<portRef name="ADDR[3]"/>
								<portRef name="ADDR[3]" instanceRef="ramb4_s4"/>
							</net>
							<net name="ADDR[4]">
								<portRef name="ADDR[4]"/>
								<portRef name="ADDR[4]" instanceRef="ramb4_s4"/>
							</net>
							<net name="ADDR[5]">
								<portRef name="ADDR[5]"/>
								<portRef name="ADDR[5]" instanceRef="ramb4_s4"/>
							</net>
							<net name="ADDR[6]">
								<portRef name="ADDR[6]"/>
								<portRef name="ADDR[6]" instanceRef="ramb4_s4"/>
							</net>
							<net name="ADDR[7]">
								<portRef name="ADDR[7]"/>
								<portRef name="ADDR[7]" instanceRef="ramb4_s4"/>
							</net>
							<net name="ADDR[8]">
								<portRef name="ADDR[8]"/>
								<portRef name="ADDR[8]" instanceRef="ramb4_s4"/>
							</net>
							<net name="ADDR[9]">
								<portRef name="ADDR[9]"/>
								<portRef name="ADDR[9]" instanceRef="ramb4_s4"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_1{0}ramb4_s4,BLOCKRAM_1,cell_lib)</op>
							<op>set_property (blockram_1{0}ramb4_s4,PORT_ATTR::1024X4)</op>
							<op>copy_property (ramb4_s4,INIT_00,blockram_1{0}ramb4_s4,INIT_00)</op>
							<op>copy_property (ramb4_s4,INIT_01,blockram_1{0}ramb4_s4,INIT_01)</op>
							<op>copy_property (ramb4_s4,INIT_02,blockram_1{0}ramb4_s4,INIT_02)</op>
							<op>copy_property (ramb4_s4,INIT_03,blockram_1{0}ramb4_s4,INIT_03)</op>
							<op>copy_property (ramb4_s4,INIT_04,blockram_1{0}ramb4_s4,INIT_04)</op>
							<op>copy_property (ramb4_s4,INIT_05,blockram_1{0}ramb4_s4,INIT_05)</op>
							<op>copy_property (ramb4_s4,INIT_06,blockram_1{0}ramb4_s4,INIT_06)</op>
							<op>copy_property (ramb4_s4,INIT_07,blockram_1{0}ramb4_s4,INIT_07)</op>
							<op>copy_property (ramb4_s4,INIT_08,blockram_1{0}ramb4_s4,INIT_08)</op>
							<op>copy_property (ramb4_s4,INIT_09,blockram_1{0}ramb4_s4,INIT_09)</op>
							<op>copy_property (ramb4_s4,INIT_0A,blockram_1{0}ramb4_s4,INIT_0A)</op>
							<op>copy_property (ramb4_s4,INIT_0B,blockram_1{0}ramb4_s4,INIT_0B)</op>
							<op>copy_property (ramb4_s4,INIT_0C,blockram_1{0}ramb4_s4,INIT_0C)</op>
							<op>copy_property (ramb4_s4,INIT_0D,blockram_1{0}ramb4_s4,INIT_0D)</op>
							<op>copy_property (ramb4_s4,INIT_0E,blockram_1{0}ramb4_s4,INIT_0E)</op>
							<op>copy_property (ramb4_s4,INIT_0F,blockram_1{0}ramb4_s4,INIT_0F)</op>
							<op>reconnect (ramb4_s4.RST,blockram_1{0}ramb4_s4.RST)</op>
							<op>reconnect (ramb4_s4.EN,blockram_1{0}ramb4_s4.EN)</op>
							<op>reconnect (ramb4_s4.WE,blockram_1{0}ramb4_s4.WE)</op>
							<op>reconnect (ramb4_s4.CLK,blockram_1{0}ramb4_s4.CLK)</op>
							<op>reconnect (ramb4_s4.DI[0],blockram_1{0}ramb4_s4.DI0)</op>
							<op>reconnect (ramb4_s4.DI[1],blockram_1{0}ramb4_s4.DI1)</op>
							<op>reconnect (ramb4_s4.DI[2],blockram_1{0}ramb4_s4.DI2)</op>
							<op>reconnect (ramb4_s4.DI[3],blockram_1{0}ramb4_s4.DI3)</op>
							<op>reconnect (ramb4_s4.DO[0],blockram_1{0}ramb4_s4.DO0)</op>
							<op>reconnect (ramb4_s4.DO[1],blockram_1{0}ramb4_s4.DO1)</op>
							<op>reconnect (ramb4_s4.DO[2],blockram_1{0}ramb4_s4.DO2)</op>
							<op>reconnect (ramb4_s4.DO[3],blockram_1{0}ramb4_s4.DO3)</op>
							<op>reconnect (ramb4_s4.ADDR[0],blockram_1{0}ramb4_s4.ADDR2)</op>
							<op>reconnect (ramb4_s4.ADDR[1],blockram_1{0}ramb4_s4.ADDR3)</op>
							<op>reconnect (ramb4_s4.ADDR[2],blockram_1{0}ramb4_s4.ADDR4)</op>
							<op>reconnect (ramb4_s4.ADDR[3],blockram_1{0}ramb4_s4.ADDR5)</op>
							<op>reconnect (ramb4_s4.ADDR[4],blockram_1{0}ramb4_s4.ADDR6)</op>
							<op>reconnect (ramb4_s4.ADDR[5],blockram_1{0}ramb4_s4.ADDR7)</op>
							<op>reconnect (ramb4_s4.ADDR[6],blockram_1{0}ramb4_s4.ADDR8)</op>
							<op>reconnect (ramb4_s4.ADDR[7],blockram_1{0}ramb4_s4.ADDR9)</op>
							<op>reconnect (ramb4_s4.ADDR[8],blockram_1{0}ramb4_s4.ADDR10)</op>
							<op>reconnect (ramb4_s4.ADDR[9],blockram_1{0}ramb4_s4.ADDR11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S4_S4">
				<left>
					<cell name="RAMB4_S4_S4">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DIA[1]" direction="input" bus_ignore="true"/>
						<port name="DIA[2]" direction="input" bus_ignore="true"/>
						<port name="DIA[3]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="DOA[1]" direction="output" bus_ignore="true"/>
						<port name="DOA[2]" direction="output" bus_ignore="true"/>
						<port name="DOA[3]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[9]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DIB[1]" direction="input" bus_ignore="true"/>
						<port name="DIB[2]" direction="input" bus_ignore="true"/>
						<port name="DIB[3]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="DOB[1]" direction="output" bus_ignore="true"/>
						<port name="DOB[2]" direction="output" bus_ignore="true"/>
						<port name="DOB[3]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[9]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s4_s4" cellRef="RAMB4_S4_S4" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DIA[1]">
								<portRef name="DIA[1]"/>
								<portRef name="DIA[1]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DIA[2]">
								<portRef name="DIA[2]"/>
								<portRef name="DIA[2]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DIA[3]">
								<portRef name="DIA[3]"/>
								<portRef name="DIA[3]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DOA[1]">
								<portRef name="DOA[1]"/>
								<portRef name="DOA[1]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DOA[2]">
								<portRef name="DOA[2]"/>
								<portRef name="DOA[2]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DOA[3]">
								<portRef name="DOA[3]"/>
								<portRef name="DOA[3]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRA[8]">
								<portRef name="ADDRA[8]"/>
								<portRef name="ADDRA[8]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRA[9]">
								<portRef name="ADDRA[9]"/>
								<portRef name="ADDRA[9]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DIB[1]">
								<portRef name="DIB[1]"/>
								<portRef name="DIB[1]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DIB[2]">
								<portRef name="DIB[2]"/>
								<portRef name="DIB[2]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DIB[3]">
								<portRef name="DIB[3]"/>
								<portRef name="DIB[3]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DOB[1]">
								<portRef name="DOB[1]"/>
								<portRef name="DOB[1]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DOB[2]">
								<portRef name="DOB[2]"/>
								<portRef name="DOB[2]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="DOB[3]">
								<portRef name="DOB[3]"/>
								<portRef name="DOB[3]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRB[8]">
								<portRef name="ADDRB[8]"/>
								<portRef name="ADDRB[8]" instanceRef="ramb4_s4_s4"/>
							</net>
							<net name="ADDRB[9]">
								<portRef name="ADDRB[9]"/>
								<portRef name="ADDRB[9]" instanceRef="ramb4_s4_s4"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s4_s4,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s4_s4,PORTA_ATTR::1024X4)</op>
							<op>set_property (blockram_2{0}ramb4_s4_s4,PORTB_ATTR::1024X4)</op>
							<op>copy_property (ramb4_s4_s4,INIT_00,blockram_2{0}ramb4_s4_s4,INIT_00)</op>
							<op>copy_property (ramb4_s4_s4,INIT_01,blockram_2{0}ramb4_s4_s4,INIT_01)</op>
							<op>copy_property (ramb4_s4_s4,INIT_02,blockram_2{0}ramb4_s4_s4,INIT_02)</op>
							<op>copy_property (ramb4_s4_s4,INIT_03,blockram_2{0}ramb4_s4_s4,INIT_03)</op>
							<op>copy_property (ramb4_s4_s4,INIT_04,blockram_2{0}ramb4_s4_s4,INIT_04)</op>
							<op>copy_property (ramb4_s4_s4,INIT_05,blockram_2{0}ramb4_s4_s4,INIT_05)</op>
							<op>copy_property (ramb4_s4_s4,INIT_06,blockram_2{0}ramb4_s4_s4,INIT_06)</op>
							<op>copy_property (ramb4_s4_s4,INIT_07,blockram_2{0}ramb4_s4_s4,INIT_07)</op>
							<op>copy_property (ramb4_s4_s4,INIT_08,blockram_2{0}ramb4_s4_s4,INIT_08)</op>
							<op>copy_property (ramb4_s4_s4,INIT_09,blockram_2{0}ramb4_s4_s4,INIT_09)</op>
							<op>copy_property (ramb4_s4_s4,INIT_0A,blockram_2{0}ramb4_s4_s4,INIT_0A)</op>
							<op>copy_property (ramb4_s4_s4,INIT_0B,blockram_2{0}ramb4_s4_s4,INIT_0B)</op>
							<op>copy_property (ramb4_s4_s4,INIT_0C,blockram_2{0}ramb4_s4_s4,INIT_0C)</op>
							<op>copy_property (ramb4_s4_s4,INIT_0D,blockram_2{0}ramb4_s4_s4,INIT_0D)</op>
							<op>copy_property (ramb4_s4_s4,INIT_0E,blockram_2{0}ramb4_s4_s4,INIT_0E)</op>
							<op>copy_property (ramb4_s4_s4,INIT_0F,blockram_2{0}ramb4_s4_s4,INIT_0F)</op>
							<op>reconnect (ramb4_s4_s4.RSTA,blockram_2{0}ramb4_s4_s4.RSTA)</op>
							<op>reconnect (ramb4_s4_s4.ENA,blockram_2{0}ramb4_s4_s4.ENA)</op>
							<op>reconnect (ramb4_s4_s4.WEA,blockram_2{0}ramb4_s4_s4.WEA)</op>
							<op>reconnect (ramb4_s4_s4.CLKA,blockram_2{0}ramb4_s4_s4.CLKA)</op>
							<op>reconnect (ramb4_s4_s4.RSTB,blockram_2{0}ramb4_s4_s4.RSTB)</op>
							<op>reconnect (ramb4_s4_s4.ENB,blockram_2{0}ramb4_s4_s4.ENB)</op>
							<op>reconnect (ramb4_s4_s4.WEB,blockram_2{0}ramb4_s4_s4.WEB)</op>
							<op>reconnect (ramb4_s4_s4.CLKB,blockram_2{0}ramb4_s4_s4.CLKB)</op>
							<op>reconnect (ramb4_s4_s4.DIA[0],blockram_2{0}ramb4_s4_s4.DIA0)</op>
							<op>reconnect (ramb4_s4_s4.DIA[1],blockram_2{0}ramb4_s4_s4.DIA1)</op>
							<op>reconnect (ramb4_s4_s4.DIA[2],blockram_2{0}ramb4_s4_s4.DIA2)</op>
							<op>reconnect (ramb4_s4_s4.DIA[3],blockram_2{0}ramb4_s4_s4.DIA3)</op>
							<op>reconnect (ramb4_s4_s4.DOA[0],blockram_2{0}ramb4_s4_s4.DOA0)</op>
							<op>reconnect (ramb4_s4_s4.DOA[1],blockram_2{0}ramb4_s4_s4.DOA1)</op>
							<op>reconnect (ramb4_s4_s4.DOA[2],blockram_2{0}ramb4_s4_s4.DOA2)</op>
							<op>reconnect (ramb4_s4_s4.DOA[3],blockram_2{0}ramb4_s4_s4.DOA3)</op>
							<op>reconnect (ramb4_s4_s4.ADDRA[0],blockram_2{0}ramb4_s4_s4.ADDRA2)</op>
							<op>reconnect (ramb4_s4_s4.ADDRA[1],blockram_2{0}ramb4_s4_s4.ADDRA3)</op>
							<op>reconnect (ramb4_s4_s4.ADDRA[2],blockram_2{0}ramb4_s4_s4.ADDRA4)</op>
							<op>reconnect (ramb4_s4_s4.ADDRA[3],blockram_2{0}ramb4_s4_s4.ADDRA5)</op>
							<op>reconnect (ramb4_s4_s4.ADDRA[4],blockram_2{0}ramb4_s4_s4.ADDRA6)</op>
							<op>reconnect (ramb4_s4_s4.ADDRA[5],blockram_2{0}ramb4_s4_s4.ADDRA7)</op>
							<op>reconnect (ramb4_s4_s4.ADDRA[6],blockram_2{0}ramb4_s4_s4.ADDRA8)</op>
							<op>reconnect (ramb4_s4_s4.ADDRA[7],blockram_2{0}ramb4_s4_s4.ADDRA9)</op>
							<op>reconnect (ramb4_s4_s4.ADDRA[8],blockram_2{0}ramb4_s4_s4.ADDRA10)</op>
							<op>reconnect (ramb4_s4_s4.ADDRA[9],blockram_2{0}ramb4_s4_s4.ADDRA11)</op>
							<op>reconnect (ramb4_s4_s4.DIB[0],blockram_2{0}ramb4_s4_s4.DIB0)</op>
							<op>reconnect (ramb4_s4_s4.DIB[1],blockram_2{0}ramb4_s4_s4.DIB1)</op>
							<op>reconnect (ramb4_s4_s4.DIB[2],blockram_2{0}ramb4_s4_s4.DIB2)</op>
							<op>reconnect (ramb4_s4_s4.DIB[3],blockram_2{0}ramb4_s4_s4.DIB3)</op>
							<op>reconnect (ramb4_s4_s4.DOB[0],blockram_2{0}ramb4_s4_s4.DOB0)</op>
							<op>reconnect (ramb4_s4_s4.DOB[1],blockram_2{0}ramb4_s4_s4.DOB1)</op>
							<op>reconnect (ramb4_s4_s4.DOB[2],blockram_2{0}ramb4_s4_s4.DOB2)</op>
							<op>reconnect (ramb4_s4_s4.DOB[3],blockram_2{0}ramb4_s4_s4.DOB3)</op>
							<op>reconnect (ramb4_s4_s4.ADDRB[0],blockram_2{0}ramb4_s4_s4.ADDRB2)</op>
							<op>reconnect (ramb4_s4_s4.ADDRB[1],blockram_2{0}ramb4_s4_s4.ADDRB3)</op>
							<op>reconnect (ramb4_s4_s4.ADDRB[2],blockram_2{0}ramb4_s4_s4.ADDRB4)</op>
							<op>reconnect (ramb4_s4_s4.ADDRB[3],blockram_2{0}ramb4_s4_s4.ADDRB5)</op>
							<op>reconnect (ramb4_s4_s4.ADDRB[4],blockram_2{0}ramb4_s4_s4.ADDRB6)</op>
							<op>reconnect (ramb4_s4_s4.ADDRB[5],blockram_2{0}ramb4_s4_s4.ADDRB7)</op>
							<op>reconnect (ramb4_s4_s4.ADDRB[6],blockram_2{0}ramb4_s4_s4.ADDRB8)</op>
							<op>reconnect (ramb4_s4_s4.ADDRB[7],blockram_2{0}ramb4_s4_s4.ADDRB9)</op>
							<op>reconnect (ramb4_s4_s4.ADDRB[8],blockram_2{0}ramb4_s4_s4.ADDRB10)</op>
							<op>reconnect (ramb4_s4_s4.ADDRB[9],blockram_2{0}ramb4_s4_s4.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S4_S8">
				<left>
					<cell name="RAMB4_S4_S8">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DIA[1]" direction="input" bus_ignore="true"/>
						<port name="DIA[2]" direction="input" bus_ignore="true"/>
						<port name="DIA[3]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="DOA[1]" direction="output" bus_ignore="true"/>
						<port name="DOA[2]" direction="output" bus_ignore="true"/>
						<port name="DOA[3]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[9]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DIB[1]" direction="input" bus_ignore="true"/>
						<port name="DIB[2]" direction="input" bus_ignore="true"/>
						<port name="DIB[3]" direction="input" bus_ignore="true"/>
						<port name="DIB[4]" direction="input" bus_ignore="true"/>
						<port name="DIB[5]" direction="input" bus_ignore="true"/>
						<port name="DIB[6]" direction="input" bus_ignore="true"/>
						<port name="DIB[7]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="DOB[1]" direction="output" bus_ignore="true"/>
						<port name="DOB[2]" direction="output" bus_ignore="true"/>
						<port name="DOB[3]" direction="output" bus_ignore="true"/>
						<port name="DOB[4]" direction="output" bus_ignore="true"/>
						<port name="DOB[5]" direction="output" bus_ignore="true"/>
						<port name="DOB[6]" direction="output" bus_ignore="true"/>
						<port name="DOB[7]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[8]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s4_s8" cellRef="RAMB4_S4_S8" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DIA[1]">
								<portRef name="DIA[1]"/>
								<portRef name="DIA[1]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DIA[2]">
								<portRef name="DIA[2]"/>
								<portRef name="DIA[2]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DIA[3]">
								<portRef name="DIA[3]"/>
								<portRef name="DIA[3]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DOA[1]">
								<portRef name="DOA[1]"/>
								<portRef name="DOA[1]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DOA[2]">
								<portRef name="DOA[2]"/>
								<portRef name="DOA[2]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DOA[3]">
								<portRef name="DOA[3]"/>
								<portRef name="DOA[3]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRA[8]">
								<portRef name="ADDRA[8]"/>
								<portRef name="ADDRA[8]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRA[9]">
								<portRef name="ADDRA[9]"/>
								<portRef name="ADDRA[9]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DIB[1]">
								<portRef name="DIB[1]"/>
								<portRef name="DIB[1]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DIB[2]">
								<portRef name="DIB[2]"/>
								<portRef name="DIB[2]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DIB[3]">
								<portRef name="DIB[3]"/>
								<portRef name="DIB[3]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DIB[4]">
								<portRef name="DIB[4]"/>
								<portRef name="DIB[4]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DIB[5]">
								<portRef name="DIB[5]"/>
								<portRef name="DIB[5]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DIB[6]">
								<portRef name="DIB[6]"/>
								<portRef name="DIB[6]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DIB[7]">
								<portRef name="DIB[7]"/>
								<portRef name="DIB[7]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DOB[1]">
								<portRef name="DOB[1]"/>
								<portRef name="DOB[1]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DOB[2]">
								<portRef name="DOB[2]"/>
								<portRef name="DOB[2]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DOB[3]">
								<portRef name="DOB[3]"/>
								<portRef name="DOB[3]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DOB[4]">
								<portRef name="DOB[4]"/>
								<portRef name="DOB[4]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DOB[5]">
								<portRef name="DOB[5]"/>
								<portRef name="DOB[5]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DOB[6]">
								<portRef name="DOB[6]"/>
								<portRef name="DOB[6]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="DOB[7]">
								<portRef name="DOB[7]"/>
								<portRef name="DOB[7]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s4_s8"/>
							</net>
							<net name="ADDRB[8]">
								<portRef name="ADDRB[8]"/>
								<portRef name="ADDRB[8]" instanceRef="ramb4_s4_s8"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s4_s8,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s4_s8,PORTA_ATTR::1024X4)</op>
							<op>set_property (blockram_2{0}ramb4_s4_s8,PORTB_ATTR::512X8)</op>
							<op>copy_property (ramb4_s4_s8,INIT_00,blockram_2{0}ramb4_s4_s8,INIT_00)</op>
							<op>copy_property (ramb4_s4_s8,INIT_01,blockram_2{0}ramb4_s4_s8,INIT_01)</op>
							<op>copy_property (ramb4_s4_s8,INIT_02,blockram_2{0}ramb4_s4_s8,INIT_02)</op>
							<op>copy_property (ramb4_s4_s8,INIT_03,blockram_2{0}ramb4_s4_s8,INIT_03)</op>
							<op>copy_property (ramb4_s4_s8,INIT_04,blockram_2{0}ramb4_s4_s8,INIT_04)</op>
							<op>copy_property (ramb4_s4_s8,INIT_05,blockram_2{0}ramb4_s4_s8,INIT_05)</op>
							<op>copy_property (ramb4_s4_s8,INIT_06,blockram_2{0}ramb4_s4_s8,INIT_06)</op>
							<op>copy_property (ramb4_s4_s8,INIT_07,blockram_2{0}ramb4_s4_s8,INIT_07)</op>
							<op>copy_property (ramb4_s4_s8,INIT_08,blockram_2{0}ramb4_s4_s8,INIT_08)</op>
							<op>copy_property (ramb4_s4_s8,INIT_09,blockram_2{0}ramb4_s4_s8,INIT_09)</op>
							<op>copy_property (ramb4_s4_s8,INIT_0A,blockram_2{0}ramb4_s4_s8,INIT_0A)</op>
							<op>copy_property (ramb4_s4_s8,INIT_0B,blockram_2{0}ramb4_s4_s8,INIT_0B)</op>
							<op>copy_property (ramb4_s4_s8,INIT_0C,blockram_2{0}ramb4_s4_s8,INIT_0C)</op>
							<op>copy_property (ramb4_s4_s8,INIT_0D,blockram_2{0}ramb4_s4_s8,INIT_0D)</op>
							<op>copy_property (ramb4_s4_s8,INIT_0E,blockram_2{0}ramb4_s4_s8,INIT_0E)</op>
							<op>copy_property (ramb4_s4_s8,INIT_0F,blockram_2{0}ramb4_s4_s8,INIT_0F)</op>
							<op>reconnect (ramb4_s4_s8.RSTA,blockram_2{0}ramb4_s4_s8.RSTA)</op>
							<op>reconnect (ramb4_s4_s8.ENA,blockram_2{0}ramb4_s4_s8.ENA)</op>
							<op>reconnect (ramb4_s4_s8.WEA,blockram_2{0}ramb4_s4_s8.WEA)</op>
							<op>reconnect (ramb4_s4_s8.CLKA,blockram_2{0}ramb4_s4_s8.CLKA)</op>
							<op>reconnect (ramb4_s4_s8.RSTB,blockram_2{0}ramb4_s4_s8.RSTB)</op>
							<op>reconnect (ramb4_s4_s8.ENB,blockram_2{0}ramb4_s4_s8.ENB)</op>
							<op>reconnect (ramb4_s4_s8.WEB,blockram_2{0}ramb4_s4_s8.WEB)</op>
							<op>reconnect (ramb4_s4_s8.CLKB,blockram_2{0}ramb4_s4_s8.CLKB)</op>
							<op>reconnect (ramb4_s4_s8.DIA[0],blockram_2{0}ramb4_s4_s8.DIA0)</op>
							<op>reconnect (ramb4_s4_s8.DIA[1],blockram_2{0}ramb4_s4_s8.DIA1)</op>
							<op>reconnect (ramb4_s4_s8.DIA[2],blockram_2{0}ramb4_s4_s8.DIA2)</op>
							<op>reconnect (ramb4_s4_s8.DIA[3],blockram_2{0}ramb4_s4_s8.DIA3)</op>
							<op>reconnect (ramb4_s4_s8.DOA[0],blockram_2{0}ramb4_s4_s8.DOA0)</op>
							<op>reconnect (ramb4_s4_s8.DOA[1],blockram_2{0}ramb4_s4_s8.DOA1)</op>
							<op>reconnect (ramb4_s4_s8.DOA[2],blockram_2{0}ramb4_s4_s8.DOA2)</op>
							<op>reconnect (ramb4_s4_s8.DOA[3],blockram_2{0}ramb4_s4_s8.DOA3)</op>
							<op>reconnect (ramb4_s4_s8.ADDRA[0],blockram_2{0}ramb4_s4_s8.ADDRA2)</op>
							<op>reconnect (ramb4_s4_s8.ADDRA[1],blockram_2{0}ramb4_s4_s8.ADDRA3)</op>
							<op>reconnect (ramb4_s4_s8.ADDRA[2],blockram_2{0}ramb4_s4_s8.ADDRA4)</op>
							<op>reconnect (ramb4_s4_s8.ADDRA[3],blockram_2{0}ramb4_s4_s8.ADDRA5)</op>
							<op>reconnect (ramb4_s4_s8.ADDRA[4],blockram_2{0}ramb4_s4_s8.ADDRA6)</op>
							<op>reconnect (ramb4_s4_s8.ADDRA[5],blockram_2{0}ramb4_s4_s8.ADDRA7)</op>
							<op>reconnect (ramb4_s4_s8.ADDRA[6],blockram_2{0}ramb4_s4_s8.ADDRA8)</op>
							<op>reconnect (ramb4_s4_s8.ADDRA[7],blockram_2{0}ramb4_s4_s8.ADDRA9)</op>
							<op>reconnect (ramb4_s4_s8.ADDRA[8],blockram_2{0}ramb4_s4_s8.ADDRA10)</op>
							<op>reconnect (ramb4_s4_s8.ADDRA[9],blockram_2{0}ramb4_s4_s8.ADDRA11)</op>
							<op>reconnect (ramb4_s4_s8.DIB[0],blockram_2{0}ramb4_s4_s8.DIB0)</op>
							<op>reconnect (ramb4_s4_s8.DIB[1],blockram_2{0}ramb4_s4_s8.DIB1)</op>
							<op>reconnect (ramb4_s4_s8.DIB[2],blockram_2{0}ramb4_s4_s8.DIB2)</op>
							<op>reconnect (ramb4_s4_s8.DIB[3],blockram_2{0}ramb4_s4_s8.DIB3)</op>
							<op>reconnect (ramb4_s4_s8.DIB[4],blockram_2{0}ramb4_s4_s8.DIB4)</op>
							<op>reconnect (ramb4_s4_s8.DIB[5],blockram_2{0}ramb4_s4_s8.DIB5)</op>
							<op>reconnect (ramb4_s4_s8.DIB[6],blockram_2{0}ramb4_s4_s8.DIB6)</op>
							<op>reconnect (ramb4_s4_s8.DIB[7],blockram_2{0}ramb4_s4_s8.DIB7)</op>
							<op>reconnect (ramb4_s4_s8.DOB[0],blockram_2{0}ramb4_s4_s8.DOB0)</op>
							<op>reconnect (ramb4_s4_s8.DOB[1],blockram_2{0}ramb4_s4_s8.DOB1)</op>
							<op>reconnect (ramb4_s4_s8.DOB[2],blockram_2{0}ramb4_s4_s8.DOB2)</op>
							<op>reconnect (ramb4_s4_s8.DOB[3],blockram_2{0}ramb4_s4_s8.DOB3)</op>
							<op>reconnect (ramb4_s4_s8.DOB[4],blockram_2{0}ramb4_s4_s8.DOB4)</op>
							<op>reconnect (ramb4_s4_s8.DOB[5],blockram_2{0}ramb4_s4_s8.DOB5)</op>
							<op>reconnect (ramb4_s4_s8.DOB[6],blockram_2{0}ramb4_s4_s8.DOB6)</op>
							<op>reconnect (ramb4_s4_s8.DOB[7],blockram_2{0}ramb4_s4_s8.DOB7)</op>
							<op>reconnect (ramb4_s4_s8.ADDRB[0],blockram_2{0}ramb4_s4_s8.ADDRB3)</op>
							<op>reconnect (ramb4_s4_s8.ADDRB[1],blockram_2{0}ramb4_s4_s8.ADDRB4)</op>
							<op>reconnect (ramb4_s4_s8.ADDRB[2],blockram_2{0}ramb4_s4_s8.ADDRB5)</op>
							<op>reconnect (ramb4_s4_s8.ADDRB[3],blockram_2{0}ramb4_s4_s8.ADDRB6)</op>
							<op>reconnect (ramb4_s4_s8.ADDRB[4],blockram_2{0}ramb4_s4_s8.ADDRB7)</op>
							<op>reconnect (ramb4_s4_s8.ADDRB[5],blockram_2{0}ramb4_s4_s8.ADDRB8)</op>
							<op>reconnect (ramb4_s4_s8.ADDRB[6],blockram_2{0}ramb4_s4_s8.ADDRB9)</op>
							<op>reconnect (ramb4_s4_s8.ADDRB[7],blockram_2{0}ramb4_s4_s8.ADDRB10)</op>
							<op>reconnect (ramb4_s4_s8.ADDRB[8],blockram_2{0}ramb4_s4_s8.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S4_S16">
				<left>
					<cell name="RAMB4_S4_S16">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DIA[1]" direction="input" bus_ignore="true"/>
						<port name="DIA[2]" direction="input" bus_ignore="true"/>
						<port name="DIA[3]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="DOA[1]" direction="output" bus_ignore="true"/>
						<port name="DOA[2]" direction="output" bus_ignore="true"/>
						<port name="DOA[3]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[8]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[9]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DIB[1]" direction="input" bus_ignore="true"/>
						<port name="DIB[2]" direction="input" bus_ignore="true"/>
						<port name="DIB[3]" direction="input" bus_ignore="true"/>
						<port name="DIB[4]" direction="input" bus_ignore="true"/>
						<port name="DIB[5]" direction="input" bus_ignore="true"/>
						<port name="DIB[6]" direction="input" bus_ignore="true"/>
						<port name="DIB[7]" direction="input" bus_ignore="true"/>
						<port name="DIB[8]" direction="input" bus_ignore="true"/>
						<port name="DIB[9]" direction="input" bus_ignore="true"/>
						<port name="DIB[10]" direction="input" bus_ignore="true"/>
						<port name="DIB[11]" direction="input" bus_ignore="true"/>
						<port name="DIB[12]" direction="input" bus_ignore="true"/>
						<port name="DIB[13]" direction="input" bus_ignore="true"/>
						<port name="DIB[14]" direction="input" bus_ignore="true"/>
						<port name="DIB[15]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="DOB[1]" direction="output" bus_ignore="true"/>
						<port name="DOB[2]" direction="output" bus_ignore="true"/>
						<port name="DOB[3]" direction="output" bus_ignore="true"/>
						<port name="DOB[4]" direction="output" bus_ignore="true"/>
						<port name="DOB[5]" direction="output" bus_ignore="true"/>
						<port name="DOB[6]" direction="output" bus_ignore="true"/>
						<port name="DOB[7]" direction="output" bus_ignore="true"/>
						<port name="DOB[8]" direction="output" bus_ignore="true"/>
						<port name="DOB[9]" direction="output" bus_ignore="true"/>
						<port name="DOB[10]" direction="output" bus_ignore="true"/>
						<port name="DOB[11]" direction="output" bus_ignore="true"/>
						<port name="DOB[12]" direction="output" bus_ignore="true"/>
						<port name="DOB[13]" direction="output" bus_ignore="true"/>
						<port name="DOB[14]" direction="output" bus_ignore="true"/>
						<port name="DOB[15]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s4_s16" cellRef="RAMB4_S4_S16" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIA[1]">
								<portRef name="DIA[1]"/>
								<portRef name="DIA[1]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIA[2]">
								<portRef name="DIA[2]"/>
								<portRef name="DIA[2]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIA[3]">
								<portRef name="DIA[3]"/>
								<portRef name="DIA[3]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOA[1]">
								<portRef name="DOA[1]"/>
								<portRef name="DOA[1]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOA[2]">
								<portRef name="DOA[2]"/>
								<portRef name="DOA[2]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOA[3]">
								<portRef name="DOA[3]"/>
								<portRef name="DOA[3]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRA[8]">
								<portRef name="ADDRA[8]"/>
								<portRef name="ADDRA[8]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRA[9]">
								<portRef name="ADDRA[9]"/>
								<portRef name="ADDRA[9]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[1]">
								<portRef name="DIB[1]"/>
								<portRef name="DIB[1]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[2]">
								<portRef name="DIB[2]"/>
								<portRef name="DIB[2]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[3]">
								<portRef name="DIB[3]"/>
								<portRef name="DIB[3]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[4]">
								<portRef name="DIB[4]"/>
								<portRef name="DIB[4]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[5]">
								<portRef name="DIB[5]"/>
								<portRef name="DIB[5]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[6]">
								<portRef name="DIB[6]"/>
								<portRef name="DIB[6]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[7]">
								<portRef name="DIB[7]"/>
								<portRef name="DIB[7]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[8]">
								<portRef name="DIB[8]"/>
								<portRef name="DIB[8]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[9]">
								<portRef name="DIB[9]"/>
								<portRef name="DIB[9]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[10]">
								<portRef name="DIB[10]"/>
								<portRef name="DIB[10]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[11]">
								<portRef name="DIB[11]"/>
								<portRef name="DIB[11]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[12]">
								<portRef name="DIB[12]"/>
								<portRef name="DIB[12]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[13]">
								<portRef name="DIB[13]"/>
								<portRef name="DIB[13]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[14]">
								<portRef name="DIB[14]"/>
								<portRef name="DIB[14]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DIB[15]">
								<portRef name="DIB[15]"/>
								<portRef name="DIB[15]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[1]">
								<portRef name="DOB[1]"/>
								<portRef name="DOB[1]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[2]">
								<portRef name="DOB[2]"/>
								<portRef name="DOB[2]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[3]">
								<portRef name="DOB[3]"/>
								<portRef name="DOB[3]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[4]">
								<portRef name="DOB[4]"/>
								<portRef name="DOB[4]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[5]">
								<portRef name="DOB[5]"/>
								<portRef name="DOB[5]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[6]">
								<portRef name="DOB[6]"/>
								<portRef name="DOB[6]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[7]">
								<portRef name="DOB[7]"/>
								<portRef name="DOB[7]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[8]">
								<portRef name="DOB[8]"/>
								<portRef name="DOB[8]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[9]">
								<portRef name="DOB[9]"/>
								<portRef name="DOB[9]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[10]">
								<portRef name="DOB[10]"/>
								<portRef name="DOB[10]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[11]">
								<portRef name="DOB[11]"/>
								<portRef name="DOB[11]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[12]">
								<portRef name="DOB[12]"/>
								<portRef name="DOB[12]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[13]">
								<portRef name="DOB[13]"/>
								<portRef name="DOB[13]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[14]">
								<portRef name="DOB[14]"/>
								<portRef name="DOB[14]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="DOB[15]">
								<portRef name="DOB[15]"/>
								<portRef name="DOB[15]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s4_s16"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s4_s16"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s4_s16,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s4_s16,PORTA_ATTR::1024X4)</op>
							<op>set_property (blockram_2{0}ramb4_s4_s16,PORTB_ATTR::256X16)</op>
							<op>copy_property (ramb4_s4_s16,INIT_00,blockram_2{0}ramb4_s4_s16,INIT_00)</op>
							<op>copy_property (ramb4_s4_s16,INIT_01,blockram_2{0}ramb4_s4_s16,INIT_01)</op>
							<op>copy_property (ramb4_s4_s16,INIT_02,blockram_2{0}ramb4_s4_s16,INIT_02)</op>
							<op>copy_property (ramb4_s4_s16,INIT_03,blockram_2{0}ramb4_s4_s16,INIT_03)</op>
							<op>copy_property (ramb4_s4_s16,INIT_04,blockram_2{0}ramb4_s4_s16,INIT_04)</op>
							<op>copy_property (ramb4_s4_s16,INIT_05,blockram_2{0}ramb4_s4_s16,INIT_05)</op>
							<op>copy_property (ramb4_s4_s16,INIT_06,blockram_2{0}ramb4_s4_s16,INIT_06)</op>
							<op>copy_property (ramb4_s4_s16,INIT_07,blockram_2{0}ramb4_s4_s16,INIT_07)</op>
							<op>copy_property (ramb4_s4_s16,INIT_08,blockram_2{0}ramb4_s4_s16,INIT_08)</op>
							<op>copy_property (ramb4_s4_s16,INIT_09,blockram_2{0}ramb4_s4_s16,INIT_09)</op>
							<op>copy_property (ramb4_s4_s16,INIT_0A,blockram_2{0}ramb4_s4_s16,INIT_0A)</op>
							<op>copy_property (ramb4_s4_s16,INIT_0B,blockram_2{0}ramb4_s4_s16,INIT_0B)</op>
							<op>copy_property (ramb4_s4_s16,INIT_0C,blockram_2{0}ramb4_s4_s16,INIT_0C)</op>
							<op>copy_property (ramb4_s4_s16,INIT_0D,blockram_2{0}ramb4_s4_s16,INIT_0D)</op>
							<op>copy_property (ramb4_s4_s16,INIT_0E,blockram_2{0}ramb4_s4_s16,INIT_0E)</op>
							<op>copy_property (ramb4_s4_s16,INIT_0F,blockram_2{0}ramb4_s4_s16,INIT_0F)</op>
							<op>reconnect (ramb4_s4_s16.RSTA,blockram_2{0}ramb4_s4_s16.RSTA)</op>
							<op>reconnect (ramb4_s4_s16.ENA,blockram_2{0}ramb4_s4_s16.ENA)</op>
							<op>reconnect (ramb4_s4_s16.WEA,blockram_2{0}ramb4_s4_s16.WEA)</op>
							<op>reconnect (ramb4_s4_s16.CLKA,blockram_2{0}ramb4_s4_s16.CLKA)</op>
							<op>reconnect (ramb4_s4_s16.RSTB,blockram_2{0}ramb4_s4_s16.RSTB)</op>
							<op>reconnect (ramb4_s4_s16.ENB,blockram_2{0}ramb4_s4_s16.ENB)</op>
							<op>reconnect (ramb4_s4_s16.WEB,blockram_2{0}ramb4_s4_s16.WEB)</op>
							<op>reconnect (ramb4_s4_s16.CLKB,blockram_2{0}ramb4_s4_s16.CLKB)</op>
							<op>reconnect (ramb4_s4_s16.DIA[0],blockram_2{0}ramb4_s4_s16.DIA0)</op>
							<op>reconnect (ramb4_s4_s16.DIA[1],blockram_2{0}ramb4_s4_s16.DIA1)</op>
							<op>reconnect (ramb4_s4_s16.DIA[2],blockram_2{0}ramb4_s4_s16.DIA2)</op>
							<op>reconnect (ramb4_s4_s16.DIA[3],blockram_2{0}ramb4_s4_s16.DIA3)</op>
							<op>reconnect (ramb4_s4_s16.DOA[0],blockram_2{0}ramb4_s4_s16.DOA0)</op>
							<op>reconnect (ramb4_s4_s16.DOA[1],blockram_2{0}ramb4_s4_s16.DOA1)</op>
							<op>reconnect (ramb4_s4_s16.DOA[2],blockram_2{0}ramb4_s4_s16.DOA2)</op>
							<op>reconnect (ramb4_s4_s16.DOA[3],blockram_2{0}ramb4_s4_s16.DOA3)</op>
							<op>reconnect (ramb4_s4_s16.ADDRA[0],blockram_2{0}ramb4_s4_s16.ADDRA2)</op>
							<op>reconnect (ramb4_s4_s16.ADDRA[1],blockram_2{0}ramb4_s4_s16.ADDRA3)</op>
							<op>reconnect (ramb4_s4_s16.ADDRA[2],blockram_2{0}ramb4_s4_s16.ADDRA4)</op>
							<op>reconnect (ramb4_s4_s16.ADDRA[3],blockram_2{0}ramb4_s4_s16.ADDRA5)</op>
							<op>reconnect (ramb4_s4_s16.ADDRA[4],blockram_2{0}ramb4_s4_s16.ADDRA6)</op>
							<op>reconnect (ramb4_s4_s16.ADDRA[5],blockram_2{0}ramb4_s4_s16.ADDRA7)</op>
							<op>reconnect (ramb4_s4_s16.ADDRA[6],blockram_2{0}ramb4_s4_s16.ADDRA8)</op>
							<op>reconnect (ramb4_s4_s16.ADDRA[7],blockram_2{0}ramb4_s4_s16.ADDRA9)</op>
							<op>reconnect (ramb4_s4_s16.ADDRA[8],blockram_2{0}ramb4_s4_s16.ADDRA10)</op>
							<op>reconnect (ramb4_s4_s16.ADDRA[9],blockram_2{0}ramb4_s4_s16.ADDRA11)</op>
							<op>reconnect (ramb4_s4_s16.DIB[0],blockram_2{0}ramb4_s4_s16.DIB0)</op>
							<op>reconnect (ramb4_s4_s16.DIB[1],blockram_2{0}ramb4_s4_s16.DIB1)</op>
							<op>reconnect (ramb4_s4_s16.DIB[2],blockram_2{0}ramb4_s4_s16.DIB2)</op>
							<op>reconnect (ramb4_s4_s16.DIB[3],blockram_2{0}ramb4_s4_s16.DIB3)</op>
							<op>reconnect (ramb4_s4_s16.DIB[4],blockram_2{0}ramb4_s4_s16.DIB4)</op>
							<op>reconnect (ramb4_s4_s16.DIB[5],blockram_2{0}ramb4_s4_s16.DIB5)</op>
							<op>reconnect (ramb4_s4_s16.DIB[6],blockram_2{0}ramb4_s4_s16.DIB6)</op>
							<op>reconnect (ramb4_s4_s16.DIB[7],blockram_2{0}ramb4_s4_s16.DIB7)</op>
							<op>reconnect (ramb4_s4_s16.DIB[8],blockram_2{0}ramb4_s4_s16.DIB8)</op>
							<op>reconnect (ramb4_s4_s16.DIB[9],blockram_2{0}ramb4_s4_s16.DIB9)</op>
							<op>reconnect (ramb4_s4_s16.DIB[10],blockram_2{0}ramb4_s4_s16.DIB10)</op>
							<op>reconnect (ramb4_s4_s16.DIB[11],blockram_2{0}ramb4_s4_s16.DIB11)</op>
							<op>reconnect (ramb4_s4_s16.DIB[12],blockram_2{0}ramb4_s4_s16.DIB12)</op>
							<op>reconnect (ramb4_s4_s16.DIB[13],blockram_2{0}ramb4_s4_s16.DIB13)</op>
							<op>reconnect (ramb4_s4_s16.DIB[14],blockram_2{0}ramb4_s4_s16.DIB14)</op>
							<op>reconnect (ramb4_s4_s16.DIB[15],blockram_2{0}ramb4_s4_s16.DIB15)</op>
							<op>reconnect (ramb4_s4_s16.DOB[0],blockram_2{0}ramb4_s4_s16.DOB0)</op>
							<op>reconnect (ramb4_s4_s16.DOB[1],blockram_2{0}ramb4_s4_s16.DOB1)</op>
							<op>reconnect (ramb4_s4_s16.DOB[2],blockram_2{0}ramb4_s4_s16.DOB2)</op>
							<op>reconnect (ramb4_s4_s16.DOB[3],blockram_2{0}ramb4_s4_s16.DOB3)</op>
							<op>reconnect (ramb4_s4_s16.DOB[4],blockram_2{0}ramb4_s4_s16.DOB4)</op>
							<op>reconnect (ramb4_s4_s16.DOB[5],blockram_2{0}ramb4_s4_s16.DOB5)</op>
							<op>reconnect (ramb4_s4_s16.DOB[6],blockram_2{0}ramb4_s4_s16.DOB6)</op>
							<op>reconnect (ramb4_s4_s16.DOB[7],blockram_2{0}ramb4_s4_s16.DOB7)</op>
							<op>reconnect (ramb4_s4_s16.DOB[8],blockram_2{0}ramb4_s4_s16.DOB8)</op>
							<op>reconnect (ramb4_s4_s16.DOB[9],blockram_2{0}ramb4_s4_s16.DOB9)</op>
							<op>reconnect (ramb4_s4_s16.DOB[10],blockram_2{0}ramb4_s4_s16.DOB10)</op>
							<op>reconnect (ramb4_s4_s16.DOB[11],blockram_2{0}ramb4_s4_s16.DOB11)</op>
							<op>reconnect (ramb4_s4_s16.DOB[12],blockram_2{0}ramb4_s4_s16.DOB12)</op>
							<op>reconnect (ramb4_s4_s16.DOB[13],blockram_2{0}ramb4_s4_s16.DOB13)</op>
							<op>reconnect (ramb4_s4_s16.DOB[14],blockram_2{0}ramb4_s4_s16.DOB14)</op>
							<op>reconnect (ramb4_s4_s16.DOB[15],blockram_2{0}ramb4_s4_s16.DOB15)</op>
							<op>reconnect (ramb4_s4_s16.ADDRB[0],blockram_2{0}ramb4_s4_s16.ADDRB4)</op>
							<op>reconnect (ramb4_s4_s16.ADDRB[1],blockram_2{0}ramb4_s4_s16.ADDRB5)</op>
							<op>reconnect (ramb4_s4_s16.ADDRB[2],blockram_2{0}ramb4_s4_s16.ADDRB6)</op>
							<op>reconnect (ramb4_s4_s16.ADDRB[3],blockram_2{0}ramb4_s4_s16.ADDRB7)</op>
							<op>reconnect (ramb4_s4_s16.ADDRB[4],blockram_2{0}ramb4_s4_s16.ADDRB8)</op>
							<op>reconnect (ramb4_s4_s16.ADDRB[5],blockram_2{0}ramb4_s4_s16.ADDRB9)</op>
							<op>reconnect (ramb4_s4_s16.ADDRB[6],blockram_2{0}ramb4_s4_s16.ADDRB10)</op>
							<op>reconnect (ramb4_s4_s16.ADDRB[7],blockram_2{0}ramb4_s4_s16.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S8">
				<left>
					<cell name="RAMB4_S8">
						<port name="CLK" direction="input"/>
						<port name="WE" direction="input"/>
						<port name="RST" direction="input"/>
						<port name="EN" direction="input"/>
						<port name="DI[0]" direction="input" bus_ignore="true"/>
						<port name="DI[1]" direction="input" bus_ignore="true"/>
						<port name="DI[2]" direction="input" bus_ignore="true"/>
						<port name="DI[3]" direction="input" bus_ignore="true"/>
						<port name="DI[4]" direction="input" bus_ignore="true"/>
						<port name="DI[5]" direction="input" bus_ignore="true"/>
						<port name="DI[6]" direction="input" bus_ignore="true"/>
						<port name="DI[7]" direction="input" bus_ignore="true"/>
						<port name="DO[0]" direction="output" bus_ignore="true"/>
						<port name="DO[1]" direction="output" bus_ignore="true"/>
						<port name="DO[2]" direction="output" bus_ignore="true"/>
						<port name="DO[3]" direction="output" bus_ignore="true"/>
						<port name="DO[4]" direction="output" bus_ignore="true"/>
						<port name="DO[5]" direction="output" bus_ignore="true"/>
						<port name="DO[6]" direction="output" bus_ignore="true"/>
						<port name="DO[7]" direction="output" bus_ignore="true"/>
						<port name="ADDR[0]" direction="input" bus_ignore="true"/>
						<port name="ADDR[1]" direction="input" bus_ignore="true"/>
						<port name="ADDR[2]" direction="input" bus_ignore="true"/>
						<port name="ADDR[3]" direction="input" bus_ignore="true"/>
						<port name="ADDR[4]" direction="input" bus_ignore="true"/>
						<port name="ADDR[5]" direction="input" bus_ignore="true"/>
						<port name="ADDR[6]" direction="input" bus_ignore="true"/>
						<port name="ADDR[7]" direction="input" bus_ignore="true"/>
						<port name="ADDR[8]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s8" cellRef="RAMB4_S8" libraryRef="cell_lib"/>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CLK" instanceRef="ramb4_s8"/>
							</net>
							<net name="WE">
								<portRef name="WE"/>
								<portRef name="WE" instanceRef="ramb4_s8"/>
							</net>
							<net name="RST">
								<portRef name="RST"/>
								<portRef name="RST" instanceRef="ramb4_s8"/>
							</net>
							<net name="EN">
								<portRef name="EN"/>
								<portRef name="EN" instanceRef="ramb4_s8"/>
							</net>
							<net name="DI[0]">
								<portRef name="DI[0]"/>
								<portRef name="DI[0]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DI[1]">
								<portRef name="DI[1]"/>
								<portRef name="DI[1]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DI[2]">
								<portRef name="DI[2]"/>
								<portRef name="DI[2]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DI[3]">
								<portRef name="DI[3]"/>
								<portRef name="DI[3]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DI[4]">
								<portRef name="DI[4]"/>
								<portRef name="DI[4]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DI[5]">
								<portRef name="DI[5]"/>
								<portRef name="DI[5]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DI[6]">
								<portRef name="DI[6]"/>
								<portRef name="DI[6]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DI[7]">
								<portRef name="DI[7]"/>
								<portRef name="DI[7]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DO[0]">
								<portRef name="DO[0]"/>
								<portRef name="DO[0]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DO[1]">
								<portRef name="DO[1]"/>
								<portRef name="DO[1]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DO[2]">
								<portRef name="DO[2]"/>
								<portRef name="DO[2]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DO[3]">
								<portRef name="DO[3]"/>
								<portRef name="DO[3]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DO[4]">
								<portRef name="DO[4]"/>
								<portRef name="DO[4]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DO[5]">
								<portRef name="DO[5]"/>
								<portRef name="DO[5]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DO[6]">
								<portRef name="DO[6]"/>
								<portRef name="DO[6]" instanceRef="ramb4_s8"/>
							</net>
							<net name="DO[7]">
								<portRef name="DO[7]"/>
								<portRef name="DO[7]" instanceRef="ramb4_s8"/>
							</net>
							<net name="ADDR[0]">
								<portRef name="ADDR[0]"/>
								<portRef name="ADDR[0]" instanceRef="ramb4_s8"/>
							</net>
							<net name="ADDR[1]">
								<portRef name="ADDR[1]"/>
								<portRef name="ADDR[1]" instanceRef="ramb4_s8"/>
							</net>
							<net name="ADDR[2]">
								<portRef name="ADDR[2]"/>
								<portRef name="ADDR[2]" instanceRef="ramb4_s8"/>
							</net>
							<net name="ADDR[3]">
								<portRef name="ADDR[3]"/>
								<portRef name="ADDR[3]" instanceRef="ramb4_s8"/>
							</net>
							<net name="ADDR[4]">
								<portRef name="ADDR[4]"/>
								<portRef name="ADDR[4]" instanceRef="ramb4_s8"/>
							</net>
							<net name="ADDR[5]">
								<portRef name="ADDR[5]"/>
								<portRef name="ADDR[5]" instanceRef="ramb4_s8"/>
							</net>
							<net name="ADDR[6]">
								<portRef name="ADDR[6]"/>
								<portRef name="ADDR[6]" instanceRef="ramb4_s8"/>
							</net>
							<net name="ADDR[7]">
								<portRef name="ADDR[7]"/>
								<portRef name="ADDR[7]" instanceRef="ramb4_s8"/>
							</net>
							<net name="ADDR[8]">
								<portRef name="ADDR[8]"/>
								<portRef name="ADDR[8]" instanceRef="ramb4_s8"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_1{0}ramb4_s8,BLOCKRAM_1,cell_lib)</op>
							<op>set_property (blockram_1{0}ramb4_s8,PORT_ATTR::512X8)</op>
							<op>copy_property (ramb4_s8,INIT_00,blockram_1{0}ramb4_s8,INIT_00)</op>
							<op>copy_property (ramb4_s8,INIT_01,blockram_1{0}ramb4_s8,INIT_01)</op>
							<op>copy_property (ramb4_s8,INIT_02,blockram_1{0}ramb4_s8,INIT_02)</op>
							<op>copy_property (ramb4_s8,INIT_03,blockram_1{0}ramb4_s8,INIT_03)</op>
							<op>copy_property (ramb4_s8,INIT_04,blockram_1{0}ramb4_s8,INIT_04)</op>
							<op>copy_property (ramb4_s8,INIT_05,blockram_1{0}ramb4_s8,INIT_05)</op>
							<op>copy_property (ramb4_s8,INIT_06,blockram_1{0}ramb4_s8,INIT_06)</op>
							<op>copy_property (ramb4_s8,INIT_07,blockram_1{0}ramb4_s8,INIT_07)</op>
							<op>copy_property (ramb4_s8,INIT_08,blockram_1{0}ramb4_s8,INIT_08)</op>
							<op>copy_property (ramb4_s8,INIT_09,blockram_1{0}ramb4_s8,INIT_09)</op>
							<op>copy_property (ramb4_s8,INIT_0A,blockram_1{0}ramb4_s8,INIT_0A)</op>
							<op>copy_property (ramb4_s8,INIT_0B,blockram_1{0}ramb4_s8,INIT_0B)</op>
							<op>copy_property (ramb4_s8,INIT_0C,blockram_1{0}ramb4_s8,INIT_0C)</op>
							<op>copy_property (ramb4_s8,INIT_0D,blockram_1{0}ramb4_s8,INIT_0D)</op>
							<op>copy_property (ramb4_s8,INIT_0E,blockram_1{0}ramb4_s8,INIT_0E)</op>
							<op>copy_property (ramb4_s8,INIT_0F,blockram_1{0}ramb4_s8,INIT_0F)</op>
							<op>reconnect (ramb4_s8.RST,blockram_1{0}ramb4_s8.RST)</op>
							<op>reconnect (ramb4_s8.EN,blockram_1{0}ramb4_s8.EN)</op>
							<op>reconnect (ramb4_s8.WE,blockram_1{0}ramb4_s8.WE)</op>
							<op>reconnect (ramb4_s8.CLK,blockram_1{0}ramb4_s8.CLK)</op>
							<op>reconnect (ramb4_s8.DI[0],blockram_1{0}ramb4_s8.DI0)</op>
							<op>reconnect (ramb4_s8.DI[1],blockram_1{0}ramb4_s8.DI1)</op>
							<op>reconnect (ramb4_s8.DI[2],blockram_1{0}ramb4_s8.DI2)</op>
							<op>reconnect (ramb4_s8.DI[3],blockram_1{0}ramb4_s8.DI3)</op>
							<op>reconnect (ramb4_s8.DI[4],blockram_1{0}ramb4_s8.DI4)</op>
							<op>reconnect (ramb4_s8.DI[5],blockram_1{0}ramb4_s8.DI5)</op>
							<op>reconnect (ramb4_s8.DI[6],blockram_1{0}ramb4_s8.DI6)</op>
							<op>reconnect (ramb4_s8.DI[7],blockram_1{0}ramb4_s8.DI7)</op>
							<op>reconnect (ramb4_s8.DO[0],blockram_1{0}ramb4_s8.DO0)</op>
							<op>reconnect (ramb4_s8.DO[1],blockram_1{0}ramb4_s8.DO1)</op>
							<op>reconnect (ramb4_s8.DO[2],blockram_1{0}ramb4_s8.DO2)</op>
							<op>reconnect (ramb4_s8.DO[3],blockram_1{0}ramb4_s8.DO3)</op>
							<op>reconnect (ramb4_s8.DO[4],blockram_1{0}ramb4_s8.DO4)</op>
							<op>reconnect (ramb4_s8.DO[5],blockram_1{0}ramb4_s8.DO5)</op>
							<op>reconnect (ramb4_s8.DO[6],blockram_1{0}ramb4_s8.DO6)</op>
							<op>reconnect (ramb4_s8.DO[7],blockram_1{0}ramb4_s8.DO7)</op>
							<op>reconnect (ramb4_s8.ADDR[0],blockram_1{0}ramb4_s8.ADDR3)</op>
							<op>reconnect (ramb4_s8.ADDR[1],blockram_1{0}ramb4_s8.ADDR4)</op>
							<op>reconnect (ramb4_s8.ADDR[2],blockram_1{0}ramb4_s8.ADDR5)</op>
							<op>reconnect (ramb4_s8.ADDR[3],blockram_1{0}ramb4_s8.ADDR6)</op>
							<op>reconnect (ramb4_s8.ADDR[4],blockram_1{0}ramb4_s8.ADDR7)</op>
							<op>reconnect (ramb4_s8.ADDR[5],blockram_1{0}ramb4_s8.ADDR8)</op>
							<op>reconnect (ramb4_s8.ADDR[6],blockram_1{0}ramb4_s8.ADDR9)</op>
							<op>reconnect (ramb4_s8.ADDR[7],blockram_1{0}ramb4_s8.ADDR10)</op>
							<op>reconnect (ramb4_s8.ADDR[8],blockram_1{0}ramb4_s8.ADDR11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S8_S8">
				<left>
					<cell name="RAMB4_S8_S8">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DIA[1]" direction="input" bus_ignore="true"/>
						<port name="DIA[2]" direction="input" bus_ignore="true"/>
						<port name="DIA[3]" direction="input" bus_ignore="true"/>
						<port name="DIA[4]" direction="input" bus_ignore="true"/>
						<port name="DIA[5]" direction="input" bus_ignore="true"/>
						<port name="DIA[6]" direction="input" bus_ignore="true"/>
						<port name="DIA[7]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="DOA[1]" direction="output" bus_ignore="true"/>
						<port name="DOA[2]" direction="output" bus_ignore="true"/>
						<port name="DOA[3]" direction="output" bus_ignore="true"/>
						<port name="DOA[4]" direction="output" bus_ignore="true"/>
						<port name="DOA[5]" direction="output" bus_ignore="true"/>
						<port name="DOA[6]" direction="output" bus_ignore="true"/>
						<port name="DOA[7]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[8]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DIB[1]" direction="input" bus_ignore="true"/>
						<port name="DIB[2]" direction="input" bus_ignore="true"/>
						<port name="DIB[3]" direction="input" bus_ignore="true"/>
						<port name="DIB[4]" direction="input" bus_ignore="true"/>
						<port name="DIB[5]" direction="input" bus_ignore="true"/>
						<port name="DIB[6]" direction="input" bus_ignore="true"/>
						<port name="DIB[7]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="DOB[1]" direction="output" bus_ignore="true"/>
						<port name="DOB[2]" direction="output" bus_ignore="true"/>
						<port name="DOB[3]" direction="output" bus_ignore="true"/>
						<port name="DOB[4]" direction="output" bus_ignore="true"/>
						<port name="DOB[5]" direction="output" bus_ignore="true"/>
						<port name="DOB[6]" direction="output" bus_ignore="true"/>
						<port name="DOB[7]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[8]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s8_s8" cellRef="RAMB4_S8_S8" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIA[1]">
								<portRef name="DIA[1]"/>
								<portRef name="DIA[1]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIA[2]">
								<portRef name="DIA[2]"/>
								<portRef name="DIA[2]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIA[3]">
								<portRef name="DIA[3]"/>
								<portRef name="DIA[3]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIA[4]">
								<portRef name="DIA[4]"/>
								<portRef name="DIA[4]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIA[5]">
								<portRef name="DIA[5]"/>
								<portRef name="DIA[5]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIA[6]">
								<portRef name="DIA[6]"/>
								<portRef name="DIA[6]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIA[7]">
								<portRef name="DIA[7]"/>
								<portRef name="DIA[7]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOA[1]">
								<portRef name="DOA[1]"/>
								<portRef name="DOA[1]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOA[2]">
								<portRef name="DOA[2]"/>
								<portRef name="DOA[2]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOA[3]">
								<portRef name="DOA[3]"/>
								<portRef name="DOA[3]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOA[4]">
								<portRef name="DOA[4]"/>
								<portRef name="DOA[4]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOA[5]">
								<portRef name="DOA[5]"/>
								<portRef name="DOA[5]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOA[6]">
								<portRef name="DOA[6]"/>
								<portRef name="DOA[6]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOA[7]">
								<portRef name="DOA[7]"/>
								<portRef name="DOA[7]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRA[8]">
								<portRef name="ADDRA[8]"/>
								<portRef name="ADDRA[8]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIB[1]">
								<portRef name="DIB[1]"/>
								<portRef name="DIB[1]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIB[2]">
								<portRef name="DIB[2]"/>
								<portRef name="DIB[2]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIB[3]">
								<portRef name="DIB[3]"/>
								<portRef name="DIB[3]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIB[4]">
								<portRef name="DIB[4]"/>
								<portRef name="DIB[4]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIB[5]">
								<portRef name="DIB[5]"/>
								<portRef name="DIB[5]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIB[6]">
								<portRef name="DIB[6]"/>
								<portRef name="DIB[6]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DIB[7]">
								<portRef name="DIB[7]"/>
								<portRef name="DIB[7]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOB[1]">
								<portRef name="DOB[1]"/>
								<portRef name="DOB[1]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOB[2]">
								<portRef name="DOB[2]"/>
								<portRef name="DOB[2]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOB[3]">
								<portRef name="DOB[3]"/>
								<portRef name="DOB[3]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOB[4]">
								<portRef name="DOB[4]"/>
								<portRef name="DOB[4]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOB[5]">
								<portRef name="DOB[5]"/>
								<portRef name="DOB[5]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOB[6]">
								<portRef name="DOB[6]"/>
								<portRef name="DOB[6]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="DOB[7]">
								<portRef name="DOB[7]"/>
								<portRef name="DOB[7]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s8_s8"/>
							</net>
							<net name="ADDRB[8]">
								<portRef name="ADDRB[8]"/>
								<portRef name="ADDRB[8]" instanceRef="ramb4_s8_s8"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s8_s8,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s8_s8,PORTA_ATTR::512X8)</op>
							<op>set_property (blockram_2{0}ramb4_s8_s8,PORTB_ATTR::512X8)</op>
							<op>copy_property (ramb4_s8_s8,INIT_00,blockram_2{0}ramb4_s8_s8,INIT_00)</op>
							<op>copy_property (ramb4_s8_s8,INIT_01,blockram_2{0}ramb4_s8_s8,INIT_01)</op>
							<op>copy_property (ramb4_s8_s8,INIT_02,blockram_2{0}ramb4_s8_s8,INIT_02)</op>
							<op>copy_property (ramb4_s8_s8,INIT_03,blockram_2{0}ramb4_s8_s8,INIT_03)</op>
							<op>copy_property (ramb4_s8_s8,INIT_04,blockram_2{0}ramb4_s8_s8,INIT_04)</op>
							<op>copy_property (ramb4_s8_s8,INIT_05,blockram_2{0}ramb4_s8_s8,INIT_05)</op>
							<op>copy_property (ramb4_s8_s8,INIT_06,blockram_2{0}ramb4_s8_s8,INIT_06)</op>
							<op>copy_property (ramb4_s8_s8,INIT_07,blockram_2{0}ramb4_s8_s8,INIT_07)</op>
							<op>copy_property (ramb4_s8_s8,INIT_08,blockram_2{0}ramb4_s8_s8,INIT_08)</op>
							<op>copy_property (ramb4_s8_s8,INIT_09,blockram_2{0}ramb4_s8_s8,INIT_09)</op>
							<op>copy_property (ramb4_s8_s8,INIT_0A,blockram_2{0}ramb4_s8_s8,INIT_0A)</op>
							<op>copy_property (ramb4_s8_s8,INIT_0B,blockram_2{0}ramb4_s8_s8,INIT_0B)</op>
							<op>copy_property (ramb4_s8_s8,INIT_0C,blockram_2{0}ramb4_s8_s8,INIT_0C)</op>
							<op>copy_property (ramb4_s8_s8,INIT_0D,blockram_2{0}ramb4_s8_s8,INIT_0D)</op>
							<op>copy_property (ramb4_s8_s8,INIT_0E,blockram_2{0}ramb4_s8_s8,INIT_0E)</op>
							<op>copy_property (ramb4_s8_s8,INIT_0F,blockram_2{0}ramb4_s8_s8,INIT_0F)</op>
							<op>reconnect (ramb4_s8_s8.RSTA,blockram_2{0}ramb4_s8_s8.RSTA)</op>
							<op>reconnect (ramb4_s8_s8.ENA,blockram_2{0}ramb4_s8_s8.ENA)</op>
							<op>reconnect (ramb4_s8_s8.WEA,blockram_2{0}ramb4_s8_s8.WEA)</op>
							<op>reconnect (ramb4_s8_s8.CLKA,blockram_2{0}ramb4_s8_s8.CLKA)</op>
							<op>reconnect (ramb4_s8_s8.RSTB,blockram_2{0}ramb4_s8_s8.RSTB)</op>
							<op>reconnect (ramb4_s8_s8.ENB,blockram_2{0}ramb4_s8_s8.ENB)</op>
							<op>reconnect (ramb4_s8_s8.WEB,blockram_2{0}ramb4_s8_s8.WEB)</op>
							<op>reconnect (ramb4_s8_s8.CLKB,blockram_2{0}ramb4_s8_s8.CLKB)</op>
							<op>reconnect (ramb4_s8_s8.DIA[0],blockram_2{0}ramb4_s8_s8.DIA0)</op>
							<op>reconnect (ramb4_s8_s8.DIA[1],blockram_2{0}ramb4_s8_s8.DIA1)</op>
							<op>reconnect (ramb4_s8_s8.DIA[2],blockram_2{0}ramb4_s8_s8.DIA2)</op>
							<op>reconnect (ramb4_s8_s8.DIA[3],blockram_2{0}ramb4_s8_s8.DIA3)</op>
							<op>reconnect (ramb4_s8_s8.DIA[4],blockram_2{0}ramb4_s8_s8.DIA4)</op>
							<op>reconnect (ramb4_s8_s8.DIA[5],blockram_2{0}ramb4_s8_s8.DIA5)</op>
							<op>reconnect (ramb4_s8_s8.DIA[6],blockram_2{0}ramb4_s8_s8.DIA6)</op>
							<op>reconnect (ramb4_s8_s8.DIA[7],blockram_2{0}ramb4_s8_s8.DIA7)</op>
							<op>reconnect (ramb4_s8_s8.DOA[0],blockram_2{0}ramb4_s8_s8.DOA0)</op>
							<op>reconnect (ramb4_s8_s8.DOA[1],blockram_2{0}ramb4_s8_s8.DOA1)</op>
							<op>reconnect (ramb4_s8_s8.DOA[2],blockram_2{0}ramb4_s8_s8.DOA2)</op>
							<op>reconnect (ramb4_s8_s8.DOA[3],blockram_2{0}ramb4_s8_s8.DOA3)</op>
							<op>reconnect (ramb4_s8_s8.DOA[4],blockram_2{0}ramb4_s8_s8.DOA4)</op>
							<op>reconnect (ramb4_s8_s8.DOA[5],blockram_2{0}ramb4_s8_s8.DOA5)</op>
							<op>reconnect (ramb4_s8_s8.DOA[6],blockram_2{0}ramb4_s8_s8.DOA6)</op>
							<op>reconnect (ramb4_s8_s8.DOA[7],blockram_2{0}ramb4_s8_s8.DOA7)</op>
							<op>reconnect (ramb4_s8_s8.ADDRA[0],blockram_2{0}ramb4_s8_s8.ADDRA3)</op>
							<op>reconnect (ramb4_s8_s8.ADDRA[1],blockram_2{0}ramb4_s8_s8.ADDRA4)</op>
							<op>reconnect (ramb4_s8_s8.ADDRA[2],blockram_2{0}ramb4_s8_s8.ADDRA5)</op>
							<op>reconnect (ramb4_s8_s8.ADDRA[3],blockram_2{0}ramb4_s8_s8.ADDRA6)</op>
							<op>reconnect (ramb4_s8_s8.ADDRA[4],blockram_2{0}ramb4_s8_s8.ADDRA7)</op>
							<op>reconnect (ramb4_s8_s8.ADDRA[5],blockram_2{0}ramb4_s8_s8.ADDRA8)</op>
							<op>reconnect (ramb4_s8_s8.ADDRA[6],blockram_2{0}ramb4_s8_s8.ADDRA9)</op>
							<op>reconnect (ramb4_s8_s8.ADDRA[7],blockram_2{0}ramb4_s8_s8.ADDRA10)</op>
							<op>reconnect (ramb4_s8_s8.ADDRA[8],blockram_2{0}ramb4_s8_s8.ADDRA11)</op>
							<op>reconnect (ramb4_s8_s8.DIB[0],blockram_2{0}ramb4_s8_s8.DIB0)</op>
							<op>reconnect (ramb4_s8_s8.DIB[1],blockram_2{0}ramb4_s8_s8.DIB1)</op>
							<op>reconnect (ramb4_s8_s8.DIB[2],blockram_2{0}ramb4_s8_s8.DIB2)</op>
							<op>reconnect (ramb4_s8_s8.DIB[3],blockram_2{0}ramb4_s8_s8.DIB3)</op>
							<op>reconnect (ramb4_s8_s8.DIB[4],blockram_2{0}ramb4_s8_s8.DIB4)</op>
							<op>reconnect (ramb4_s8_s8.DIB[5],blockram_2{0}ramb4_s8_s8.DIB5)</op>
							<op>reconnect (ramb4_s8_s8.DIB[6],blockram_2{0}ramb4_s8_s8.DIB6)</op>
							<op>reconnect (ramb4_s8_s8.DIB[7],blockram_2{0}ramb4_s8_s8.DIB7)</op>
							<op>reconnect (ramb4_s8_s8.DOB[0],blockram_2{0}ramb4_s8_s8.DOB0)</op>
							<op>reconnect (ramb4_s8_s8.DOB[1],blockram_2{0}ramb4_s8_s8.DOB1)</op>
							<op>reconnect (ramb4_s8_s8.DOB[2],blockram_2{0}ramb4_s8_s8.DOB2)</op>
							<op>reconnect (ramb4_s8_s8.DOB[3],blockram_2{0}ramb4_s8_s8.DOB3)</op>
							<op>reconnect (ramb4_s8_s8.DOB[4],blockram_2{0}ramb4_s8_s8.DOB4)</op>
							<op>reconnect (ramb4_s8_s8.DOB[5],blockram_2{0}ramb4_s8_s8.DOB5)</op>
							<op>reconnect (ramb4_s8_s8.DOB[6],blockram_2{0}ramb4_s8_s8.DOB6)</op>
							<op>reconnect (ramb4_s8_s8.DOB[7],blockram_2{0}ramb4_s8_s8.DOB7)</op>
							<op>reconnect (ramb4_s8_s8.ADDRB[0],blockram_2{0}ramb4_s8_s8.ADDRB3)</op>
							<op>reconnect (ramb4_s8_s8.ADDRB[1],blockram_2{0}ramb4_s8_s8.ADDRB4)</op>
							<op>reconnect (ramb4_s8_s8.ADDRB[2],blockram_2{0}ramb4_s8_s8.ADDRB5)</op>
							<op>reconnect (ramb4_s8_s8.ADDRB[3],blockram_2{0}ramb4_s8_s8.ADDRB6)</op>
							<op>reconnect (ramb4_s8_s8.ADDRB[4],blockram_2{0}ramb4_s8_s8.ADDRB7)</op>
							<op>reconnect (ramb4_s8_s8.ADDRB[5],blockram_2{0}ramb4_s8_s8.ADDRB8)</op>
							<op>reconnect (ramb4_s8_s8.ADDRB[6],blockram_2{0}ramb4_s8_s8.ADDRB9)</op>
							<op>reconnect (ramb4_s8_s8.ADDRB[7],blockram_2{0}ramb4_s8_s8.ADDRB10)</op>
							<op>reconnect (ramb4_s8_s8.ADDRB[8],blockram_2{0}ramb4_s8_s8.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S8_S16">
				<left>
					<cell name="RAMB4_S8_S16">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DIA[1]" direction="input" bus_ignore="true"/>
						<port name="DIA[2]" direction="input" bus_ignore="true"/>
						<port name="DIA[3]" direction="input" bus_ignore="true"/>
						<port name="DIA[4]" direction="input" bus_ignore="true"/>
						<port name="DIA[5]" direction="input" bus_ignore="true"/>
						<port name="DIA[6]" direction="input" bus_ignore="true"/>
						<port name="DIA[7]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="DOA[1]" direction="output" bus_ignore="true"/>
						<port name="DOA[2]" direction="output" bus_ignore="true"/>
						<port name="DOA[3]" direction="output" bus_ignore="true"/>
						<port name="DOA[4]" direction="output" bus_ignore="true"/>
						<port name="DOA[5]" direction="output" bus_ignore="true"/>
						<port name="DOA[6]" direction="output" bus_ignore="true"/>
						<port name="DOA[7]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[8]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DIB[1]" direction="input" bus_ignore="true"/>
						<port name="DIB[2]" direction="input" bus_ignore="true"/>
						<port name="DIB[3]" direction="input" bus_ignore="true"/>
						<port name="DIB[4]" direction="input" bus_ignore="true"/>
						<port name="DIB[5]" direction="input" bus_ignore="true"/>
						<port name="DIB[6]" direction="input" bus_ignore="true"/>
						<port name="DIB[7]" direction="input" bus_ignore="true"/>
						<port name="DIB[8]" direction="input" bus_ignore="true"/>
						<port name="DIB[9]" direction="input" bus_ignore="true"/>
						<port name="DIB[10]" direction="input" bus_ignore="true"/>
						<port name="DIB[11]" direction="input" bus_ignore="true"/>
						<port name="DIB[12]" direction="input" bus_ignore="true"/>
						<port name="DIB[13]" direction="input" bus_ignore="true"/>
						<port name="DIB[14]" direction="input" bus_ignore="true"/>
						<port name="DIB[15]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="DOB[1]" direction="output" bus_ignore="true"/>
						<port name="DOB[2]" direction="output" bus_ignore="true"/>
						<port name="DOB[3]" direction="output" bus_ignore="true"/>
						<port name="DOB[4]" direction="output" bus_ignore="true"/>
						<port name="DOB[5]" direction="output" bus_ignore="true"/>
						<port name="DOB[6]" direction="output" bus_ignore="true"/>
						<port name="DOB[7]" direction="output" bus_ignore="true"/>
						<port name="DOB[8]" direction="output" bus_ignore="true"/>
						<port name="DOB[9]" direction="output" bus_ignore="true"/>
						<port name="DOB[10]" direction="output" bus_ignore="true"/>
						<port name="DOB[11]" direction="output" bus_ignore="true"/>
						<port name="DOB[12]" direction="output" bus_ignore="true"/>
						<port name="DOB[13]" direction="output" bus_ignore="true"/>
						<port name="DOB[14]" direction="output" bus_ignore="true"/>
						<port name="DOB[15]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s8_s16" cellRef="RAMB4_S8_S16" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIA[1]">
								<portRef name="DIA[1]"/>
								<portRef name="DIA[1]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIA[2]">
								<portRef name="DIA[2]"/>
								<portRef name="DIA[2]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIA[3]">
								<portRef name="DIA[3]"/>
								<portRef name="DIA[3]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIA[4]">
								<portRef name="DIA[4]"/>
								<portRef name="DIA[4]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIA[5]">
								<portRef name="DIA[5]"/>
								<portRef name="DIA[5]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIA[6]">
								<portRef name="DIA[6]"/>
								<portRef name="DIA[6]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIA[7]">
								<portRef name="DIA[7]"/>
								<portRef name="DIA[7]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOA[1]">
								<portRef name="DOA[1]"/>
								<portRef name="DOA[1]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOA[2]">
								<portRef name="DOA[2]"/>
								<portRef name="DOA[2]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOA[3]">
								<portRef name="DOA[3]"/>
								<portRef name="DOA[3]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOA[4]">
								<portRef name="DOA[4]"/>
								<portRef name="DOA[4]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOA[5]">
								<portRef name="DOA[5]"/>
								<portRef name="DOA[5]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOA[6]">
								<portRef name="DOA[6]"/>
								<portRef name="DOA[6]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOA[7]">
								<portRef name="DOA[7]"/>
								<portRef name="DOA[7]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRA[8]">
								<portRef name="ADDRA[8]"/>
								<portRef name="ADDRA[8]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[1]">
								<portRef name="DIB[1]"/>
								<portRef name="DIB[1]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[2]">
								<portRef name="DIB[2]"/>
								<portRef name="DIB[2]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[3]">
								<portRef name="DIB[3]"/>
								<portRef name="DIB[3]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[4]">
								<portRef name="DIB[4]"/>
								<portRef name="DIB[4]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[5]">
								<portRef name="DIB[5]"/>
								<portRef name="DIB[5]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[6]">
								<portRef name="DIB[6]"/>
								<portRef name="DIB[6]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[7]">
								<portRef name="DIB[7]"/>
								<portRef name="DIB[7]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[8]">
								<portRef name="DIB[8]"/>
								<portRef name="DIB[8]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[9]">
								<portRef name="DIB[9]"/>
								<portRef name="DIB[9]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[10]">
								<portRef name="DIB[10]"/>
								<portRef name="DIB[10]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[11]">
								<portRef name="DIB[11]"/>
								<portRef name="DIB[11]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[12]">
								<portRef name="DIB[12]"/>
								<portRef name="DIB[12]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[13]">
								<portRef name="DIB[13]"/>
								<portRef name="DIB[13]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[14]">
								<portRef name="DIB[14]"/>
								<portRef name="DIB[14]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DIB[15]">
								<portRef name="DIB[15]"/>
								<portRef name="DIB[15]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[1]">
								<portRef name="DOB[1]"/>
								<portRef name="DOB[1]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[2]">
								<portRef name="DOB[2]"/>
								<portRef name="DOB[2]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[3]">
								<portRef name="DOB[3]"/>
								<portRef name="DOB[3]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[4]">
								<portRef name="DOB[4]"/>
								<portRef name="DOB[4]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[5]">
								<portRef name="DOB[5]"/>
								<portRef name="DOB[5]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[6]">
								<portRef name="DOB[6]"/>
								<portRef name="DOB[6]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[7]">
								<portRef name="DOB[7]"/>
								<portRef name="DOB[7]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[8]">
								<portRef name="DOB[8]"/>
								<portRef name="DOB[8]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[9]">
								<portRef name="DOB[9]"/>
								<portRef name="DOB[9]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[10]">
								<portRef name="DOB[10]"/>
								<portRef name="DOB[10]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[11]">
								<portRef name="DOB[11]"/>
								<portRef name="DOB[11]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[12]">
								<portRef name="DOB[12]"/>
								<portRef name="DOB[12]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[13]">
								<portRef name="DOB[13]"/>
								<portRef name="DOB[13]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[14]">
								<portRef name="DOB[14]"/>
								<portRef name="DOB[14]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="DOB[15]">
								<portRef name="DOB[15]"/>
								<portRef name="DOB[15]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s8_s16"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s8_s16"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s8_s16,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s8_s16,PORTA_ATTR::512X8)</op>
							<op>set_property (blockram_2{0}ramb4_s8_s16,PORTB_ATTR::256X16)</op>
							<op>copy_property (ramb4_s8_s16,INIT_00,blockram_2{0}ramb4_s8_s16,INIT_00)</op>
							<op>copy_property (ramb4_s8_s16,INIT_01,blockram_2{0}ramb4_s8_s16,INIT_01)</op>
							<op>copy_property (ramb4_s8_s16,INIT_02,blockram_2{0}ramb4_s8_s16,INIT_02)</op>
							<op>copy_property (ramb4_s8_s16,INIT_03,blockram_2{0}ramb4_s8_s16,INIT_03)</op>
							<op>copy_property (ramb4_s8_s16,INIT_04,blockram_2{0}ramb4_s8_s16,INIT_04)</op>
							<op>copy_property (ramb4_s8_s16,INIT_05,blockram_2{0}ramb4_s8_s16,INIT_05)</op>
							<op>copy_property (ramb4_s8_s16,INIT_06,blockram_2{0}ramb4_s8_s16,INIT_06)</op>
							<op>copy_property (ramb4_s8_s16,INIT_07,blockram_2{0}ramb4_s8_s16,INIT_07)</op>
							<op>copy_property (ramb4_s8_s16,INIT_08,blockram_2{0}ramb4_s8_s16,INIT_08)</op>
							<op>copy_property (ramb4_s8_s16,INIT_09,blockram_2{0}ramb4_s8_s16,INIT_09)</op>
							<op>copy_property (ramb4_s8_s16,INIT_0A,blockram_2{0}ramb4_s8_s16,INIT_0A)</op>
							<op>copy_property (ramb4_s8_s16,INIT_0B,blockram_2{0}ramb4_s8_s16,INIT_0B)</op>
							<op>copy_property (ramb4_s8_s16,INIT_0C,blockram_2{0}ramb4_s8_s16,INIT_0C)</op>
							<op>copy_property (ramb4_s8_s16,INIT_0D,blockram_2{0}ramb4_s8_s16,INIT_0D)</op>
							<op>copy_property (ramb4_s8_s16,INIT_0E,blockram_2{0}ramb4_s8_s16,INIT_0E)</op>
							<op>copy_property (ramb4_s8_s16,INIT_0F,blockram_2{0}ramb4_s8_s16,INIT_0F)</op>
							<op>reconnect (ramb4_s8_s16.RSTA,blockram_2{0}ramb4_s8_s16.RSTA)</op>
							<op>reconnect (ramb4_s8_s16.ENA,blockram_2{0}ramb4_s8_s16.ENA)</op>
							<op>reconnect (ramb4_s8_s16.WEA,blockram_2{0}ramb4_s8_s16.WEA)</op>
							<op>reconnect (ramb4_s8_s16.CLKA,blockram_2{0}ramb4_s8_s16.CLKA)</op>
							<op>reconnect (ramb4_s8_s16.RSTB,blockram_2{0}ramb4_s8_s16.RSTB)</op>
							<op>reconnect (ramb4_s8_s16.ENB,blockram_2{0}ramb4_s8_s16.ENB)</op>
							<op>reconnect (ramb4_s8_s16.WEB,blockram_2{0}ramb4_s8_s16.WEB)</op>
							<op>reconnect (ramb4_s8_s16.CLKB,blockram_2{0}ramb4_s8_s16.CLKB)</op>
							<op>reconnect (ramb4_s8_s16.DIA[0],blockram_2{0}ramb4_s8_s16.DIA0)</op>
							<op>reconnect (ramb4_s8_s16.DIA[1],blockram_2{0}ramb4_s8_s16.DIA1)</op>
							<op>reconnect (ramb4_s8_s16.DIA[2],blockram_2{0}ramb4_s8_s16.DIA2)</op>
							<op>reconnect (ramb4_s8_s16.DIA[3],blockram_2{0}ramb4_s8_s16.DIA3)</op>
							<op>reconnect (ramb4_s8_s16.DIA[4],blockram_2{0}ramb4_s8_s16.DIA4)</op>
							<op>reconnect (ramb4_s8_s16.DIA[5],blockram_2{0}ramb4_s8_s16.DIA5)</op>
							<op>reconnect (ramb4_s8_s16.DIA[6],blockram_2{0}ramb4_s8_s16.DIA6)</op>
							<op>reconnect (ramb4_s8_s16.DIA[7],blockram_2{0}ramb4_s8_s16.DIA7)</op>
							<op>reconnect (ramb4_s8_s16.DOA[0],blockram_2{0}ramb4_s8_s16.DOA0)</op>
							<op>reconnect (ramb4_s8_s16.DOA[1],blockram_2{0}ramb4_s8_s16.DOA1)</op>
							<op>reconnect (ramb4_s8_s16.DOA[2],blockram_2{0}ramb4_s8_s16.DOA2)</op>
							<op>reconnect (ramb4_s8_s16.DOA[3],blockram_2{0}ramb4_s8_s16.DOA3)</op>
							<op>reconnect (ramb4_s8_s16.DOA[4],blockram_2{0}ramb4_s8_s16.DOA4)</op>
							<op>reconnect (ramb4_s8_s16.DOA[5],blockram_2{0}ramb4_s8_s16.DOA5)</op>
							<op>reconnect (ramb4_s8_s16.DOA[6],blockram_2{0}ramb4_s8_s16.DOA6)</op>
							<op>reconnect (ramb4_s8_s16.DOA[7],blockram_2{0}ramb4_s8_s16.DOA7)</op>
							<op>reconnect (ramb4_s8_s16.ADDRA[0],blockram_2{0}ramb4_s8_s16.ADDRA3)</op>
							<op>reconnect (ramb4_s8_s16.ADDRA[1],blockram_2{0}ramb4_s8_s16.ADDRA4)</op>
							<op>reconnect (ramb4_s8_s16.ADDRA[2],blockram_2{0}ramb4_s8_s16.ADDRA5)</op>
							<op>reconnect (ramb4_s8_s16.ADDRA[3],blockram_2{0}ramb4_s8_s16.ADDRA6)</op>
							<op>reconnect (ramb4_s8_s16.ADDRA[4],blockram_2{0}ramb4_s8_s16.ADDRA7)</op>
							<op>reconnect (ramb4_s8_s16.ADDRA[5],blockram_2{0}ramb4_s8_s16.ADDRA8)</op>
							<op>reconnect (ramb4_s8_s16.ADDRA[6],blockram_2{0}ramb4_s8_s16.ADDRA9)</op>
							<op>reconnect (ramb4_s8_s16.ADDRA[7],blockram_2{0}ramb4_s8_s16.ADDRA10)</op>
							<op>reconnect (ramb4_s8_s16.ADDRA[8],blockram_2{0}ramb4_s8_s16.ADDRA11)</op>
							<op>reconnect (ramb4_s8_s16.DIB[0],blockram_2{0}ramb4_s8_s16.DIB0)</op>
							<op>reconnect (ramb4_s8_s16.DIB[1],blockram_2{0}ramb4_s8_s16.DIB1)</op>
							<op>reconnect (ramb4_s8_s16.DIB[2],blockram_2{0}ramb4_s8_s16.DIB2)</op>
							<op>reconnect (ramb4_s8_s16.DIB[3],blockram_2{0}ramb4_s8_s16.DIB3)</op>
							<op>reconnect (ramb4_s8_s16.DIB[4],blockram_2{0}ramb4_s8_s16.DIB4)</op>
							<op>reconnect (ramb4_s8_s16.DIB[5],blockram_2{0}ramb4_s8_s16.DIB5)</op>
							<op>reconnect (ramb4_s8_s16.DIB[6],blockram_2{0}ramb4_s8_s16.DIB6)</op>
							<op>reconnect (ramb4_s8_s16.DIB[7],blockram_2{0}ramb4_s8_s16.DIB7)</op>
							<op>reconnect (ramb4_s8_s16.DIB[8],blockram_2{0}ramb4_s8_s16.DIB8)</op>
							<op>reconnect (ramb4_s8_s16.DIB[9],blockram_2{0}ramb4_s8_s16.DIB9)</op>
							<op>reconnect (ramb4_s8_s16.DIB[10],blockram_2{0}ramb4_s8_s16.DIB10)</op>
							<op>reconnect (ramb4_s8_s16.DIB[11],blockram_2{0}ramb4_s8_s16.DIB11)</op>
							<op>reconnect (ramb4_s8_s16.DIB[12],blockram_2{0}ramb4_s8_s16.DIB12)</op>
							<op>reconnect (ramb4_s8_s16.DIB[13],blockram_2{0}ramb4_s8_s16.DIB13)</op>
							<op>reconnect (ramb4_s8_s16.DIB[14],blockram_2{0}ramb4_s8_s16.DIB14)</op>
							<op>reconnect (ramb4_s8_s16.DIB[15],blockram_2{0}ramb4_s8_s16.DIB15)</op>
							<op>reconnect (ramb4_s8_s16.DOB[0],blockram_2{0}ramb4_s8_s16.DOB0)</op>
							<op>reconnect (ramb4_s8_s16.DOB[1],blockram_2{0}ramb4_s8_s16.DOB1)</op>
							<op>reconnect (ramb4_s8_s16.DOB[2],blockram_2{0}ramb4_s8_s16.DOB2)</op>
							<op>reconnect (ramb4_s8_s16.DOB[3],blockram_2{0}ramb4_s8_s16.DOB3)</op>
							<op>reconnect (ramb4_s8_s16.DOB[4],blockram_2{0}ramb4_s8_s16.DOB4)</op>
							<op>reconnect (ramb4_s8_s16.DOB[5],blockram_2{0}ramb4_s8_s16.DOB5)</op>
							<op>reconnect (ramb4_s8_s16.DOB[6],blockram_2{0}ramb4_s8_s16.DOB6)</op>
							<op>reconnect (ramb4_s8_s16.DOB[7],blockram_2{0}ramb4_s8_s16.DOB7)</op>
							<op>reconnect (ramb4_s8_s16.DOB[8],blockram_2{0}ramb4_s8_s16.DOB8)</op>
							<op>reconnect (ramb4_s8_s16.DOB[9],blockram_2{0}ramb4_s8_s16.DOB9)</op>
							<op>reconnect (ramb4_s8_s16.DOB[10],blockram_2{0}ramb4_s8_s16.DOB10)</op>
							<op>reconnect (ramb4_s8_s16.DOB[11],blockram_2{0}ramb4_s8_s16.DOB11)</op>
							<op>reconnect (ramb4_s8_s16.DOB[12],blockram_2{0}ramb4_s8_s16.DOB12)</op>
							<op>reconnect (ramb4_s8_s16.DOB[13],blockram_2{0}ramb4_s8_s16.DOB13)</op>
							<op>reconnect (ramb4_s8_s16.DOB[14],blockram_2{0}ramb4_s8_s16.DOB14)</op>
							<op>reconnect (ramb4_s8_s16.DOB[15],blockram_2{0}ramb4_s8_s16.DOB15)</op>
							<op>reconnect (ramb4_s8_s16.ADDRB[0],blockram_2{0}ramb4_s8_s16.ADDRB4)</op>
							<op>reconnect (ramb4_s8_s16.ADDRB[1],blockram_2{0}ramb4_s8_s16.ADDRB5)</op>
							<op>reconnect (ramb4_s8_s16.ADDRB[2],blockram_2{0}ramb4_s8_s16.ADDRB6)</op>
							<op>reconnect (ramb4_s8_s16.ADDRB[3],blockram_2{0}ramb4_s8_s16.ADDRB7)</op>
							<op>reconnect (ramb4_s8_s16.ADDRB[4],blockram_2{0}ramb4_s8_s16.ADDRB8)</op>
							<op>reconnect (ramb4_s8_s16.ADDRB[5],blockram_2{0}ramb4_s8_s16.ADDRB9)</op>
							<op>reconnect (ramb4_s8_s16.ADDRB[6],blockram_2{0}ramb4_s8_s16.ADDRB10)</op>
							<op>reconnect (ramb4_s8_s16.ADDRB[7],blockram_2{0}ramb4_s8_s16.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S16">
				<left>
					<cell name="RAMB4_S16">
						<port name="CLK" direction="input"/>
						<port name="WE" direction="input"/>
						<port name="RST" direction="input"/>
						<port name="EN" direction="input"/>
						<port name="DI[0]" direction="input" bus_ignore="true"/>
						<port name="DI[1]" direction="input" bus_ignore="true"/>
						<port name="DI[2]" direction="input" bus_ignore="true"/>
						<port name="DI[3]" direction="input" bus_ignore="true"/>
						<port name="DI[4]" direction="input" bus_ignore="true"/>
						<port name="DI[5]" direction="input" bus_ignore="true"/>
						<port name="DI[6]" direction="input" bus_ignore="true"/>
						<port name="DI[7]" direction="input" bus_ignore="true"/>
						<port name="DI[8]" direction="input" bus_ignore="true"/>
						<port name="DI[9]" direction="input" bus_ignore="true"/>
						<port name="DI[10]" direction="input" bus_ignore="true"/>
						<port name="DI[11]" direction="input" bus_ignore="true"/>
						<port name="DI[12]" direction="input" bus_ignore="true"/>
						<port name="DI[13]" direction="input" bus_ignore="true"/>
						<port name="DI[14]" direction="input" bus_ignore="true"/>
						<port name="DI[15]" direction="input" bus_ignore="true"/>
						<port name="DO[0]" direction="output" bus_ignore="true"/>
						<port name="DO[1]" direction="output" bus_ignore="true"/>
						<port name="DO[2]" direction="output" bus_ignore="true"/>
						<port name="DO[3]" direction="output" bus_ignore="true"/>
						<port name="DO[4]" direction="output" bus_ignore="true"/>
						<port name="DO[5]" direction="output" bus_ignore="true"/>
						<port name="DO[6]" direction="output" bus_ignore="true"/>
						<port name="DO[7]" direction="output" bus_ignore="true"/>
						<port name="DO[8]" direction="output" bus_ignore="true"/>
						<port name="DO[9]" direction="output" bus_ignore="true"/>
						<port name="DO[10]" direction="output" bus_ignore="true"/>
						<port name="DO[11]" direction="output" bus_ignore="true"/>
						<port name="DO[12]" direction="output" bus_ignore="true"/>
						<port name="DO[13]" direction="output" bus_ignore="true"/>
						<port name="DO[14]" direction="output" bus_ignore="true"/>
						<port name="DO[15]" direction="output" bus_ignore="true"/>
						<port name="ADDR[0]" direction="input" bus_ignore="true"/>
						<port name="ADDR[1]" direction="input" bus_ignore="true"/>
						<port name="ADDR[2]" direction="input" bus_ignore="true"/>
						<port name="ADDR[3]" direction="input" bus_ignore="true"/>
						<port name="ADDR[4]" direction="input" bus_ignore="true"/>
						<port name="ADDR[5]" direction="input" bus_ignore="true"/>
						<port name="ADDR[6]" direction="input" bus_ignore="true"/>
						<port name="ADDR[7]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s16" cellRef="RAMB4_S16" libraryRef="cell_lib"/>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CLK" instanceRef="ramb4_s16"/>
							</net>
							<net name="WE">
								<portRef name="WE"/>
								<portRef name="WE" instanceRef="ramb4_s16"/>
							</net>
							<net name="RST">
								<portRef name="RST"/>
								<portRef name="RST" instanceRef="ramb4_s16"/>
							</net>
							<net name="EN">
								<portRef name="EN"/>
								<portRef name="EN" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[0]">
								<portRef name="DI[0]"/>
								<portRef name="DI[0]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[1]">
								<portRef name="DI[1]"/>
								<portRef name="DI[1]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[2]">
								<portRef name="DI[2]"/>
								<portRef name="DI[2]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[3]">
								<portRef name="DI[3]"/>
								<portRef name="DI[3]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[4]">
								<portRef name="DI[4]"/>
								<portRef name="DI[4]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[5]">
								<portRef name="DI[5]"/>
								<portRef name="DI[5]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[6]">
								<portRef name="DI[6]"/>
								<portRef name="DI[6]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[7]">
								<portRef name="DI[7]"/>
								<portRef name="DI[7]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[8]">
								<portRef name="DI[8]"/>
								<portRef name="DI[8]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[9]">
								<portRef name="DI[9]"/>
								<portRef name="DI[9]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[10]">
								<portRef name="DI[10]"/>
								<portRef name="DI[10]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[11]">
								<portRef name="DI[11]"/>
								<portRef name="DI[11]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[12]">
								<portRef name="DI[12]"/>
								<portRef name="DI[12]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[13]">
								<portRef name="DI[13]"/>
								<portRef name="DI[13]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[14]">
								<portRef name="DI[14]"/>
								<portRef name="DI[14]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DI[15]">
								<portRef name="DI[15]"/>
								<portRef name="DI[15]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[0]">
								<portRef name="DO[0]"/>
								<portRef name="DO[0]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[1]">
								<portRef name="DO[1]"/>
								<portRef name="DO[1]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[2]">
								<portRef name="DO[2]"/>
								<portRef name="DO[2]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[3]">
								<portRef name="DO[3]"/>
								<portRef name="DO[3]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[4]">
								<portRef name="DO[4]"/>
								<portRef name="DO[4]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[5]">
								<portRef name="DO[5]"/>
								<portRef name="DO[5]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[6]">
								<portRef name="DO[6]"/>
								<portRef name="DO[6]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[7]">
								<portRef name="DO[7]"/>
								<portRef name="DO[7]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[8]">
								<portRef name="DO[8]"/>
								<portRef name="DO[8]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[9]">
								<portRef name="DO[9]"/>
								<portRef name="DO[9]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[10]">
								<portRef name="DO[10]"/>
								<portRef name="DO[10]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[11]">
								<portRef name="DO[11]"/>
								<portRef name="DO[11]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[12]">
								<portRef name="DO[12]"/>
								<portRef name="DO[12]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[13]">
								<portRef name="DO[13]"/>
								<portRef name="DO[13]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[14]">
								<portRef name="DO[14]"/>
								<portRef name="DO[14]" instanceRef="ramb4_s16"/>
							</net>
							<net name="DO[15]">
								<portRef name="DO[15]"/>
								<portRef name="DO[15]" instanceRef="ramb4_s16"/>
							</net>
							<net name="ADDR[0]">
								<portRef name="ADDR[0]"/>
								<portRef name="ADDR[0]" instanceRef="ramb4_s16"/>
							</net>
							<net name="ADDR[1]">
								<portRef name="ADDR[1]"/>
								<portRef name="ADDR[1]" instanceRef="ramb4_s16"/>
							</net>
							<net name="ADDR[2]">
								<portRef name="ADDR[2]"/>
								<portRef name="ADDR[2]" instanceRef="ramb4_s16"/>
							</net>
							<net name="ADDR[3]">
								<portRef name="ADDR[3]"/>
								<portRef name="ADDR[3]" instanceRef="ramb4_s16"/>
							</net>
							<net name="ADDR[4]">
								<portRef name="ADDR[4]"/>
								<portRef name="ADDR[4]" instanceRef="ramb4_s16"/>
							</net>
							<net name="ADDR[5]">
								<portRef name="ADDR[5]"/>
								<portRef name="ADDR[5]" instanceRef="ramb4_s16"/>
							</net>
							<net name="ADDR[6]">
								<portRef name="ADDR[6]"/>
								<portRef name="ADDR[6]" instanceRef="ramb4_s16"/>
							</net>
							<net name="ADDR[7]">
								<portRef name="ADDR[7]"/>
								<portRef name="ADDR[7]" instanceRef="ramb4_s16"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_1{0}ramb4_s16,BLOCKRAM_1,cell_lib)</op>
							<op>set_property (blockram_1{0}ramb4_s16,PORT_ATTR::256X16)</op>
							<op>copy_property (ramb4_s16,INIT_00,blockram_1{0}ramb4_s16,INIT_00)</op>
							<op>copy_property (ramb4_s16,INIT_01,blockram_1{0}ramb4_s16,INIT_01)</op>
							<op>copy_property (ramb4_s16,INIT_02,blockram_1{0}ramb4_s16,INIT_02)</op>
							<op>copy_property (ramb4_s16,INIT_03,blockram_1{0}ramb4_s16,INIT_03)</op>
							<op>copy_property (ramb4_s16,INIT_04,blockram_1{0}ramb4_s16,INIT_04)</op>
							<op>copy_property (ramb4_s16,INIT_05,blockram_1{0}ramb4_s16,INIT_05)</op>
							<op>copy_property (ramb4_s16,INIT_06,blockram_1{0}ramb4_s16,INIT_06)</op>
							<op>copy_property (ramb4_s16,INIT_07,blockram_1{0}ramb4_s16,INIT_07)</op>
							<op>copy_property (ramb4_s16,INIT_08,blockram_1{0}ramb4_s16,INIT_08)</op>
							<op>copy_property (ramb4_s16,INIT_09,blockram_1{0}ramb4_s16,INIT_09)</op>
							<op>copy_property (ramb4_s16,INIT_0A,blockram_1{0}ramb4_s16,INIT_0A)</op>
							<op>copy_property (ramb4_s16,INIT_0B,blockram_1{0}ramb4_s16,INIT_0B)</op>
							<op>copy_property (ramb4_s16,INIT_0C,blockram_1{0}ramb4_s16,INIT_0C)</op>
							<op>copy_property (ramb4_s16,INIT_0D,blockram_1{0}ramb4_s16,INIT_0D)</op>
							<op>copy_property (ramb4_s16,INIT_0E,blockram_1{0}ramb4_s16,INIT_0E)</op>
							<op>copy_property (ramb4_s16,INIT_0F,blockram_1{0}ramb4_s16,INIT_0F)</op>
							<op>reconnect (ramb4_s16.RST,blockram_1{0}ramb4_s16.RST)</op>
							<op>reconnect (ramb4_s16.EN,blockram_1{0}ramb4_s16.EN)</op>
							<op>reconnect (ramb4_s16.WE,blockram_1{0}ramb4_s16.WE)</op>
							<op>reconnect (ramb4_s16.CLK,blockram_1{0}ramb4_s16.CLK)</op>
							<op>reconnect (ramb4_s16.DI[0],blockram_1{0}ramb4_s16.DI0)</op>
							<op>reconnect (ramb4_s16.DI[1],blockram_1{0}ramb4_s16.DI1)</op>
							<op>reconnect (ramb4_s16.DI[2],blockram_1{0}ramb4_s16.DI2)</op>
							<op>reconnect (ramb4_s16.DI[3],blockram_1{0}ramb4_s16.DI3)</op>
							<op>reconnect (ramb4_s16.DI[4],blockram_1{0}ramb4_s16.DI4)</op>
							<op>reconnect (ramb4_s16.DI[5],blockram_1{0}ramb4_s16.DI5)</op>
							<op>reconnect (ramb4_s16.DI[6],blockram_1{0}ramb4_s16.DI6)</op>
							<op>reconnect (ramb4_s16.DI[7],blockram_1{0}ramb4_s16.DI7)</op>
							<op>reconnect (ramb4_s16.DI[8],blockram_1{0}ramb4_s16.DI8)</op>
							<op>reconnect (ramb4_s16.DI[9],blockram_1{0}ramb4_s16.DI9)</op>
							<op>reconnect (ramb4_s16.DI[10],blockram_1{0}ramb4_s16.DI10)</op>
							<op>reconnect (ramb4_s16.DI[11],blockram_1{0}ramb4_s16.DI11)</op>
							<op>reconnect (ramb4_s16.DI[12],blockram_1{0}ramb4_s16.DI12)</op>
							<op>reconnect (ramb4_s16.DI[13],blockram_1{0}ramb4_s16.DI13)</op>
							<op>reconnect (ramb4_s16.DI[14],blockram_1{0}ramb4_s16.DI14)</op>
							<op>reconnect (ramb4_s16.DI[15],blockram_1{0}ramb4_s16.DI15)</op>
							<op>reconnect (ramb4_s16.DO[0],blockram_1{0}ramb4_s16.DO0)</op>
							<op>reconnect (ramb4_s16.DO[1],blockram_1{0}ramb4_s16.DO1)</op>
							<op>reconnect (ramb4_s16.DO[2],blockram_1{0}ramb4_s16.DO2)</op>
							<op>reconnect (ramb4_s16.DO[3],blockram_1{0}ramb4_s16.DO3)</op>
							<op>reconnect (ramb4_s16.DO[4],blockram_1{0}ramb4_s16.DO4)</op>
							<op>reconnect (ramb4_s16.DO[5],blockram_1{0}ramb4_s16.DO5)</op>
							<op>reconnect (ramb4_s16.DO[6],blockram_1{0}ramb4_s16.DO6)</op>
							<op>reconnect (ramb4_s16.DO[7],blockram_1{0}ramb4_s16.DO7)</op>
							<op>reconnect (ramb4_s16.DO[8],blockram_1{0}ramb4_s16.DO8)</op>
							<op>reconnect (ramb4_s16.DO[9],blockram_1{0}ramb4_s16.DO9)</op>
							<op>reconnect (ramb4_s16.DO[10],blockram_1{0}ramb4_s16.DO10)</op>
							<op>reconnect (ramb4_s16.DO[11],blockram_1{0}ramb4_s16.DO11)</op>
							<op>reconnect (ramb4_s16.DO[12],blockram_1{0}ramb4_s16.DO12)</op>
							<op>reconnect (ramb4_s16.DO[13],blockram_1{0}ramb4_s16.DO13)</op>
							<op>reconnect (ramb4_s16.DO[14],blockram_1{0}ramb4_s16.DO14)</op>
							<op>reconnect (ramb4_s16.DO[15],blockram_1{0}ramb4_s16.DO15)</op>
							<op>reconnect (ramb4_s16.ADDR[0],blockram_1{0}ramb4_s16.ADDR4)</op>
							<op>reconnect (ramb4_s16.ADDR[1],blockram_1{0}ramb4_s16.ADDR5)</op>
							<op>reconnect (ramb4_s16.ADDR[2],blockram_1{0}ramb4_s16.ADDR6)</op>
							<op>reconnect (ramb4_s16.ADDR[3],blockram_1{0}ramb4_s16.ADDR7)</op>
							<op>reconnect (ramb4_s16.ADDR[4],blockram_1{0}ramb4_s16.ADDR8)</op>
							<op>reconnect (ramb4_s16.ADDR[5],blockram_1{0}ramb4_s16.ADDR9)</op>
							<op>reconnect (ramb4_s16.ADDR[6],blockram_1{0}ramb4_s16.ADDR10)</op>
							<op>reconnect (ramb4_s16.ADDR[7],blockram_1{0}ramb4_s16.ADDR11)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="RAMB4_S16_S16">
				<left>
					<cell name="RAMB4_S16_S16">
						<port name="CLKA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="DIA[0]" direction="input" bus_ignore="true"/>
						<port name="DIA[1]" direction="input" bus_ignore="true"/>
						<port name="DIA[2]" direction="input" bus_ignore="true"/>
						<port name="DIA[3]" direction="input" bus_ignore="true"/>
						<port name="DIA[4]" direction="input" bus_ignore="true"/>
						<port name="DIA[5]" direction="input" bus_ignore="true"/>
						<port name="DIA[6]" direction="input" bus_ignore="true"/>
						<port name="DIA[7]" direction="input" bus_ignore="true"/>
						<port name="DIA[8]" direction="input" bus_ignore="true"/>
						<port name="DIA[9]" direction="input" bus_ignore="true"/>
						<port name="DIA[10]" direction="input" bus_ignore="true"/>
						<port name="DIA[11]" direction="input" bus_ignore="true"/>
						<port name="DIA[12]" direction="input" bus_ignore="true"/>
						<port name="DIA[13]" direction="input" bus_ignore="true"/>
						<port name="DIA[14]" direction="input" bus_ignore="true"/>
						<port name="DIA[15]" direction="input" bus_ignore="true"/>
						<port name="DOA[0]" direction="output" bus_ignore="true"/>
						<port name="DOA[1]" direction="output" bus_ignore="true"/>
						<port name="DOA[2]" direction="output" bus_ignore="true"/>
						<port name="DOA[3]" direction="output" bus_ignore="true"/>
						<port name="DOA[4]" direction="output" bus_ignore="true"/>
						<port name="DOA[5]" direction="output" bus_ignore="true"/>
						<port name="DOA[6]" direction="output" bus_ignore="true"/>
						<port name="DOA[7]" direction="output" bus_ignore="true"/>
						<port name="DOA[8]" direction="output" bus_ignore="true"/>
						<port name="DOA[9]" direction="output" bus_ignore="true"/>
						<port name="DOA[10]" direction="output" bus_ignore="true"/>
						<port name="DOA[11]" direction="output" bus_ignore="true"/>
						<port name="DOA[12]" direction="output" bus_ignore="true"/>
						<port name="DOA[13]" direction="output" bus_ignore="true"/>
						<port name="DOA[14]" direction="output" bus_ignore="true"/>
						<port name="DOA[15]" direction="output" bus_ignore="true"/>
						<port name="ADDRA[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRA[7]" direction="input" bus_ignore="true"/>
						<port name="DIB[0]" direction="input" bus_ignore="true"/>
						<port name="DIB[1]" direction="input" bus_ignore="true"/>
						<port name="DIB[2]" direction="input" bus_ignore="true"/>
						<port name="DIB[3]" direction="input" bus_ignore="true"/>
						<port name="DIB[4]" direction="input" bus_ignore="true"/>
						<port name="DIB[5]" direction="input" bus_ignore="true"/>
						<port name="DIB[6]" direction="input" bus_ignore="true"/>
						<port name="DIB[7]" direction="input" bus_ignore="true"/>
						<port name="DIB[8]" direction="input" bus_ignore="true"/>
						<port name="DIB[9]" direction="input" bus_ignore="true"/>
						<port name="DIB[10]" direction="input" bus_ignore="true"/>
						<port name="DIB[11]" direction="input" bus_ignore="true"/>
						<port name="DIB[12]" direction="input" bus_ignore="true"/>
						<port name="DIB[13]" direction="input" bus_ignore="true"/>
						<port name="DIB[14]" direction="input" bus_ignore="true"/>
						<port name="DIB[15]" direction="input" bus_ignore="true"/>
						<port name="DOB[0]" direction="output" bus_ignore="true"/>
						<port name="DOB[1]" direction="output" bus_ignore="true"/>
						<port name="DOB[2]" direction="output" bus_ignore="true"/>
						<port name="DOB[3]" direction="output" bus_ignore="true"/>
						<port name="DOB[4]" direction="output" bus_ignore="true"/>
						<port name="DOB[5]" direction="output" bus_ignore="true"/>
						<port name="DOB[6]" direction="output" bus_ignore="true"/>
						<port name="DOB[7]" direction="output" bus_ignore="true"/>
						<port name="DOB[8]" direction="output" bus_ignore="true"/>
						<port name="DOB[9]" direction="output" bus_ignore="true"/>
						<port name="DOB[10]" direction="output" bus_ignore="true"/>
						<port name="DOB[11]" direction="output" bus_ignore="true"/>
						<port name="DOB[12]" direction="output" bus_ignore="true"/>
						<port name="DOB[13]" direction="output" bus_ignore="true"/>
						<port name="DOB[14]" direction="output" bus_ignore="true"/>
						<port name="DOB[15]" direction="output" bus_ignore="true"/>
						<port name="ADDRB[0]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[1]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[2]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[3]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[4]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[5]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[6]" direction="input" bus_ignore="true"/>
						<port name="ADDRB[7]" direction="input" bus_ignore="true"/>
						<contents>
							<instance name="ramb4_s16_s16" cellRef="RAMB4_S16_S16" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[0]">
								<portRef name="DIA[0]"/>
								<portRef name="DIA[0]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[1]">
								<portRef name="DIA[1]"/>
								<portRef name="DIA[1]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[2]">
								<portRef name="DIA[2]"/>
								<portRef name="DIA[2]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[3]">
								<portRef name="DIA[3]"/>
								<portRef name="DIA[3]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[4]">
								<portRef name="DIA[4]"/>
								<portRef name="DIA[4]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[5]">
								<portRef name="DIA[5]"/>
								<portRef name="DIA[5]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[6]">
								<portRef name="DIA[6]"/>
								<portRef name="DIA[6]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[7]">
								<portRef name="DIA[7]"/>
								<portRef name="DIA[7]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[8]">
								<portRef name="DIA[8]"/>
								<portRef name="DIA[8]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[9]">
								<portRef name="DIA[9]"/>
								<portRef name="DIA[9]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[10]">
								<portRef name="DIA[10]"/>
								<portRef name="DIA[10]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[11]">
								<portRef name="DIA[11]"/>
								<portRef name="DIA[11]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[12]">
								<portRef name="DIA[12]"/>
								<portRef name="DIA[12]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[13]">
								<portRef name="DIA[13]"/>
								<portRef name="DIA[13]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[14]">
								<portRef name="DIA[14]"/>
								<portRef name="DIA[14]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIA[15]">
								<portRef name="DIA[15]"/>
								<portRef name="DIA[15]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[0]">
								<portRef name="DOA[0]"/>
								<portRef name="DOA[0]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[1]">
								<portRef name="DOA[1]"/>
								<portRef name="DOA[1]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[2]">
								<portRef name="DOA[2]"/>
								<portRef name="DOA[2]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[3]">
								<portRef name="DOA[3]"/>
								<portRef name="DOA[3]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[4]">
								<portRef name="DOA[4]"/>
								<portRef name="DOA[4]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[5]">
								<portRef name="DOA[5]"/>
								<portRef name="DOA[5]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[6]">
								<portRef name="DOA[6]"/>
								<portRef name="DOA[6]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[7]">
								<portRef name="DOA[7]"/>
								<portRef name="DOA[7]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[8]">
								<portRef name="DOA[8]"/>
								<portRef name="DOA[8]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[9]">
								<portRef name="DOA[9]"/>
								<portRef name="DOA[9]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[10]">
								<portRef name="DOA[10]"/>
								<portRef name="DOA[10]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[11]">
								<portRef name="DOA[11]"/>
								<portRef name="DOA[11]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[12]">
								<portRef name="DOA[12]"/>
								<portRef name="DOA[12]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[13]">
								<portRef name="DOA[13]"/>
								<portRef name="DOA[13]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[14]">
								<portRef name="DOA[14]"/>
								<portRef name="DOA[14]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOA[15]">
								<portRef name="DOA[15]"/>
								<portRef name="DOA[15]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRA[0]">
								<portRef name="ADDRA[0]"/>
								<portRef name="ADDRA[0]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRA[1]">
								<portRef name="ADDRA[1]"/>
								<portRef name="ADDRA[1]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRA[2]">
								<portRef name="ADDRA[2]"/>
								<portRef name="ADDRA[2]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRA[3]">
								<portRef name="ADDRA[3]"/>
								<portRef name="ADDRA[3]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRA[4]">
								<portRef name="ADDRA[4]"/>
								<portRef name="ADDRA[4]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRA[5]">
								<portRef name="ADDRA[5]"/>
								<portRef name="ADDRA[5]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRA[6]">
								<portRef name="ADDRA[6]"/>
								<portRef name="ADDRA[6]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRA[7]">
								<portRef name="ADDRA[7]"/>
								<portRef name="ADDRA[7]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[0]">
								<portRef name="DIB[0]"/>
								<portRef name="DIB[0]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[1]">
								<portRef name="DIB[1]"/>
								<portRef name="DIB[1]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[2]">
								<portRef name="DIB[2]"/>
								<portRef name="DIB[2]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[3]">
								<portRef name="DIB[3]"/>
								<portRef name="DIB[3]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[4]">
								<portRef name="DIB[4]"/>
								<portRef name="DIB[4]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[5]">
								<portRef name="DIB[5]"/>
								<portRef name="DIB[5]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[6]">
								<portRef name="DIB[6]"/>
								<portRef name="DIB[6]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[7]">
								<portRef name="DIB[7]"/>
								<portRef name="DIB[7]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[8]">
								<portRef name="DIB[8]"/>
								<portRef name="DIB[8]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[9]">
								<portRef name="DIB[9]"/>
								<portRef name="DIB[9]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[10]">
								<portRef name="DIB[10]"/>
								<portRef name="DIB[10]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[11]">
								<portRef name="DIB[11]"/>
								<portRef name="DIB[11]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[12]">
								<portRef name="DIB[12]"/>
								<portRef name="DIB[12]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[13]">
								<portRef name="DIB[13]"/>
								<portRef name="DIB[13]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[14]">
								<portRef name="DIB[14]"/>
								<portRef name="DIB[14]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DIB[15]">
								<portRef name="DIB[15]"/>
								<portRef name="DIB[15]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[0]">
								<portRef name="DOB[0]"/>
								<portRef name="DOB[0]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[1]">
								<portRef name="DOB[1]"/>
								<portRef name="DOB[1]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[2]">
								<portRef name="DOB[2]"/>
								<portRef name="DOB[2]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[3]">
								<portRef name="DOB[3]"/>
								<portRef name="DOB[3]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[4]">
								<portRef name="DOB[4]"/>
								<portRef name="DOB[4]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[5]">
								<portRef name="DOB[5]"/>
								<portRef name="DOB[5]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[6]">
								<portRef name="DOB[6]"/>
								<portRef name="DOB[6]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[7]">
								<portRef name="DOB[7]"/>
								<portRef name="DOB[7]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[8]">
								<portRef name="DOB[8]"/>
								<portRef name="DOB[8]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[9]">
								<portRef name="DOB[9]"/>
								<portRef name="DOB[9]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[10]">
								<portRef name="DOB[10]"/>
								<portRef name="DOB[10]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[11]">
								<portRef name="DOB[11]"/>
								<portRef name="DOB[11]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[12]">
								<portRef name="DOB[12]"/>
								<portRef name="DOB[12]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[13]">
								<portRef name="DOB[13]"/>
								<portRef name="DOB[13]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[14]">
								<portRef name="DOB[14]"/>
								<portRef name="DOB[14]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="DOB[15]">
								<portRef name="DOB[15]"/>
								<portRef name="DOB[15]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRB[0]">
								<portRef name="ADDRB[0]"/>
								<portRef name="ADDRB[0]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRB[1]">
								<portRef name="ADDRB[1]"/>
								<portRef name="ADDRB[1]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRB[2]">
								<portRef name="ADDRB[2]"/>
								<portRef name="ADDRB[2]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRB[3]">
								<portRef name="ADDRB[3]"/>
								<portRef name="ADDRB[3]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRB[4]">
								<portRef name="ADDRB[4]"/>
								<portRef name="ADDRB[4]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRB[5]">
								<portRef name="ADDRB[5]"/>
								<portRef name="ADDRB[5]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRB[6]">
								<portRef name="ADDRB[6]"/>
								<portRef name="ADDRB[6]" instanceRef="ramb4_s16_s16"/>
							</net>
							<net name="ADDRB[7]">
								<portRef name="ADDRB[7]"/>
								<portRef name="ADDRB[7]" instanceRef="ramb4_s16_s16"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (blockram_2{0}ramb4_s16_s16,BLOCKRAM_2,cell_lib)</op>
							<op>set_property (blockram_2{0}ramb4_s16_s16,PORTA_ATTR::256X16)</op>
							<op>set_property (blockram_2{0}ramb4_s16_s16,PORTB_ATTR::256X16)</op>
							<op>copy_property (ramb4_s16_s16,INIT_00,blockram_2{0}ramb4_s16_s16,INIT_00)</op>
							<op>copy_property (ramb4_s16_s16,INIT_01,blockram_2{0}ramb4_s16_s16,INIT_01)</op>
							<op>copy_property (ramb4_s16_s16,INIT_02,blockram_2{0}ramb4_s16_s16,INIT_02)</op>
							<op>copy_property (ramb4_s16_s16,INIT_03,blockram_2{0}ramb4_s16_s16,INIT_03)</op>
							<op>copy_property (ramb4_s16_s16,INIT_04,blockram_2{0}ramb4_s16_s16,INIT_04)</op>
							<op>copy_property (ramb4_s16_s16,INIT_05,blockram_2{0}ramb4_s16_s16,INIT_05)</op>
							<op>copy_property (ramb4_s16_s16,INIT_06,blockram_2{0}ramb4_s16_s16,INIT_06)</op>
							<op>copy_property (ramb4_s16_s16,INIT_07,blockram_2{0}ramb4_s16_s16,INIT_07)</op>
							<op>copy_property (ramb4_s16_s16,INIT_08,blockram_2{0}ramb4_s16_s16,INIT_08)</op>
							<op>copy_property (ramb4_s16_s16,INIT_09,blockram_2{0}ramb4_s16_s16,INIT_09)</op>
							<op>copy_property (ramb4_s16_s16,INIT_0A,blockram_2{0}ramb4_s16_s16,INIT_0A)</op>
							<op>copy_property (ramb4_s16_s16,INIT_0B,blockram_2{0}ramb4_s16_s16,INIT_0B)</op>
							<op>copy_property (ramb4_s16_s16,INIT_0C,blockram_2{0}ramb4_s16_s16,INIT_0C)</op>
							<op>copy_property (ramb4_s16_s16,INIT_0D,blockram_2{0}ramb4_s16_s16,INIT_0D)</op>
							<op>copy_property (ramb4_s16_s16,INIT_0E,blockram_2{0}ramb4_s16_s16,INIT_0E)</op>
							<op>copy_property (ramb4_s16_s16,INIT_0F,blockram_2{0}ramb4_s16_s16,INIT_0F)</op>
							<op>reconnect (ramb4_s16_s16.RSTA,blockram_2{0}ramb4_s16_s16.RSTA)</op>
							<op>reconnect (ramb4_s16_s16.ENA,blockram_2{0}ramb4_s16_s16.ENA)</op>
							<op>reconnect (ramb4_s16_s16.WEA,blockram_2{0}ramb4_s16_s16.WEA)</op>
							<op>reconnect (ramb4_s16_s16.CLKA,blockram_2{0}ramb4_s16_s16.CLKA)</op>
							<op>reconnect (ramb4_s16_s16.RSTB,blockram_2{0}ramb4_s16_s16.RSTB)</op>
							<op>reconnect (ramb4_s16_s16.ENB,blockram_2{0}ramb4_s16_s16.ENB)</op>
							<op>reconnect (ramb4_s16_s16.WEB,blockram_2{0}ramb4_s16_s16.WEB)</op>
							<op>reconnect (ramb4_s16_s16.CLKB,blockram_2{0}ramb4_s16_s16.CLKB)</op>
							<op>reconnect (ramb4_s16_s16.DIA[0],blockram_2{0}ramb4_s16_s16.DIA0)</op>
							<op>reconnect (ramb4_s16_s16.DIA[1],blockram_2{0}ramb4_s16_s16.DIA1)</op>
							<op>reconnect (ramb4_s16_s16.DIA[2],blockram_2{0}ramb4_s16_s16.DIA2)</op>
							<op>reconnect (ramb4_s16_s16.DIA[3],blockram_2{0}ramb4_s16_s16.DIA3)</op>
							<op>reconnect (ramb4_s16_s16.DIA[4],blockram_2{0}ramb4_s16_s16.DIA4)</op>
							<op>reconnect (ramb4_s16_s16.DIA[5],blockram_2{0}ramb4_s16_s16.DIA5)</op>
							<op>reconnect (ramb4_s16_s16.DIA[6],blockram_2{0}ramb4_s16_s16.DIA6)</op>
							<op>reconnect (ramb4_s16_s16.DIA[7],blockram_2{0}ramb4_s16_s16.DIA7)</op>
							<op>reconnect (ramb4_s16_s16.DIA[8],blockram_2{0}ramb4_s16_s16.DIA8)</op>
							<op>reconnect (ramb4_s16_s16.DIA[9],blockram_2{0}ramb4_s16_s16.DIA9)</op>
							<op>reconnect (ramb4_s16_s16.DIA[10],blockram_2{0}ramb4_s16_s16.DIA10)</op>
							<op>reconnect (ramb4_s16_s16.DIA[11],blockram_2{0}ramb4_s16_s16.DIA11)</op>
							<op>reconnect (ramb4_s16_s16.DIA[12],blockram_2{0}ramb4_s16_s16.DIA12)</op>
							<op>reconnect (ramb4_s16_s16.DIA[13],blockram_2{0}ramb4_s16_s16.DIA13)</op>
							<op>reconnect (ramb4_s16_s16.DIA[14],blockram_2{0}ramb4_s16_s16.DIA14)</op>
							<op>reconnect (ramb4_s16_s16.DIA[15],blockram_2{0}ramb4_s16_s16.DIA15)</op>
							<op>reconnect (ramb4_s16_s16.DOA[0],blockram_2{0}ramb4_s16_s16.DOA0)</op>
							<op>reconnect (ramb4_s16_s16.DOA[1],blockram_2{0}ramb4_s16_s16.DOA1)</op>
							<op>reconnect (ramb4_s16_s16.DOA[2],blockram_2{0}ramb4_s16_s16.DOA2)</op>
							<op>reconnect (ramb4_s16_s16.DOA[3],blockram_2{0}ramb4_s16_s16.DOA3)</op>
							<op>reconnect (ramb4_s16_s16.DOA[4],blockram_2{0}ramb4_s16_s16.DOA4)</op>
							<op>reconnect (ramb4_s16_s16.DOA[5],blockram_2{0}ramb4_s16_s16.DOA5)</op>
							<op>reconnect (ramb4_s16_s16.DOA[6],blockram_2{0}ramb4_s16_s16.DOA6)</op>
							<op>reconnect (ramb4_s16_s16.DOA[7],blockram_2{0}ramb4_s16_s16.DOA7)</op>
							<op>reconnect (ramb4_s16_s16.DOA[8],blockram_2{0}ramb4_s16_s16.DOA8)</op>
							<op>reconnect (ramb4_s16_s16.DOA[9],blockram_2{0}ramb4_s16_s16.DOA9)</op>
							<op>reconnect (ramb4_s16_s16.DOA[10],blockram_2{0}ramb4_s16_s16.DOA10)</op>
							<op>reconnect (ramb4_s16_s16.DOA[11],blockram_2{0}ramb4_s16_s16.DOA11)</op>
							<op>reconnect (ramb4_s16_s16.DOA[12],blockram_2{0}ramb4_s16_s16.DOA12)</op>
							<op>reconnect (ramb4_s16_s16.DOA[13],blockram_2{0}ramb4_s16_s16.DOA13)</op>
							<op>reconnect (ramb4_s16_s16.DOA[14],blockram_2{0}ramb4_s16_s16.DOA14)</op>
							<op>reconnect (ramb4_s16_s16.DOA[15],blockram_2{0}ramb4_s16_s16.DOA15)</op>
							<op>reconnect (ramb4_s16_s16.ADDRA[0],blockram_2{0}ramb4_s16_s16.ADDRA4)</op>
							<op>reconnect (ramb4_s16_s16.ADDRA[1],blockram_2{0}ramb4_s16_s16.ADDRA5)</op>
							<op>reconnect (ramb4_s16_s16.ADDRA[2],blockram_2{0}ramb4_s16_s16.ADDRA6)</op>
							<op>reconnect (ramb4_s16_s16.ADDRA[3],blockram_2{0}ramb4_s16_s16.ADDRA7)</op>
							<op>reconnect (ramb4_s16_s16.ADDRA[4],blockram_2{0}ramb4_s16_s16.ADDRA8)</op>
							<op>reconnect (ramb4_s16_s16.ADDRA[5],blockram_2{0}ramb4_s16_s16.ADDRA9)</op>
							<op>reconnect (ramb4_s16_s16.ADDRA[6],blockram_2{0}ramb4_s16_s16.ADDRA10)</op>
							<op>reconnect (ramb4_s16_s16.ADDRA[7],blockram_2{0}ramb4_s16_s16.ADDRA11)</op>
							<op>reconnect (ramb4_s16_s16.DIB[0],blockram_2{0}ramb4_s16_s16.DIB0)</op>
							<op>reconnect (ramb4_s16_s16.DIB[1],blockram_2{0}ramb4_s16_s16.DIB1)</op>
							<op>reconnect (ramb4_s16_s16.DIB[2],blockram_2{0}ramb4_s16_s16.DIB2)</op>
							<op>reconnect (ramb4_s16_s16.DIB[3],blockram_2{0}ramb4_s16_s16.DIB3)</op>
							<op>reconnect (ramb4_s16_s16.DIB[4],blockram_2{0}ramb4_s16_s16.DIB4)</op>
							<op>reconnect (ramb4_s16_s16.DIB[5],blockram_2{0}ramb4_s16_s16.DIB5)</op>
							<op>reconnect (ramb4_s16_s16.DIB[6],blockram_2{0}ramb4_s16_s16.DIB6)</op>
							<op>reconnect (ramb4_s16_s16.DIB[7],blockram_2{0}ramb4_s16_s16.DIB7)</op>
							<op>reconnect (ramb4_s16_s16.DIB[8],blockram_2{0}ramb4_s16_s16.DIB8)</op>
							<op>reconnect (ramb4_s16_s16.DIB[9],blockram_2{0}ramb4_s16_s16.DIB9)</op>
							<op>reconnect (ramb4_s16_s16.DIB[10],blockram_2{0}ramb4_s16_s16.DIB10)</op>
							<op>reconnect (ramb4_s16_s16.DIB[11],blockram_2{0}ramb4_s16_s16.DIB11)</op>
							<op>reconnect (ramb4_s16_s16.DIB[12],blockram_2{0}ramb4_s16_s16.DIB12)</op>
							<op>reconnect (ramb4_s16_s16.DIB[13],blockram_2{0}ramb4_s16_s16.DIB13)</op>
							<op>reconnect (ramb4_s16_s16.DIB[14],blockram_2{0}ramb4_s16_s16.DIB14)</op>
							<op>reconnect (ramb4_s16_s16.DIB[15],blockram_2{0}ramb4_s16_s16.DIB15)</op>
							<op>reconnect (ramb4_s16_s16.DOB[0],blockram_2{0}ramb4_s16_s16.DOB0)</op>
							<op>reconnect (ramb4_s16_s16.DOB[1],blockram_2{0}ramb4_s16_s16.DOB1)</op>
							<op>reconnect (ramb4_s16_s16.DOB[2],blockram_2{0}ramb4_s16_s16.DOB2)</op>
							<op>reconnect (ramb4_s16_s16.DOB[3],blockram_2{0}ramb4_s16_s16.DOB3)</op>
							<op>reconnect (ramb4_s16_s16.DOB[4],blockram_2{0}ramb4_s16_s16.DOB4)</op>
							<op>reconnect (ramb4_s16_s16.DOB[5],blockram_2{0}ramb4_s16_s16.DOB5)</op>
							<op>reconnect (ramb4_s16_s16.DOB[6],blockram_2{0}ramb4_s16_s16.DOB6)</op>
							<op>reconnect (ramb4_s16_s16.DOB[7],blockram_2{0}ramb4_s16_s16.DOB7)</op>
							<op>reconnect (ramb4_s16_s16.DOB[8],blockram_2{0}ramb4_s16_s16.DOB8)</op>
							<op>reconnect (ramb4_s16_s16.DOB[9],blockram_2{0}ramb4_s16_s16.DOB9)</op>
							<op>reconnect (ramb4_s16_s16.DOB[10],blockram_2{0}ramb4_s16_s16.DOB10)</op>
							<op>reconnect (ramb4_s16_s16.DOB[11],blockram_2{0}ramb4_s16_s16.DOB11)</op>
							<op>reconnect (ramb4_s16_s16.DOB[12],blockram_2{0}ramb4_s16_s16.DOB12)</op>
							<op>reconnect (ramb4_s16_s16.DOB[13],blockram_2{0}ramb4_s16_s16.DOB13)</op>
							<op>reconnect (ramb4_s16_s16.DOB[14],blockram_2{0}ramb4_s16_s16.DOB14)</op>
							<op>reconnect (ramb4_s16_s16.DOB[15],blockram_2{0}ramb4_s16_s16.DOB15)</op>
							<op>reconnect (ramb4_s16_s16.ADDRB[0],blockram_2{0}ramb4_s16_s16.ADDRB4)</op>
							<op>reconnect (ramb4_s16_s16.ADDRB[1],blockram_2{0}ramb4_s16_s16.ADDRB5)</op>
							<op>reconnect (ramb4_s16_s16.ADDRB[2],blockram_2{0}ramb4_s16_s16.ADDRB6)</op>
							<op>reconnect (ramb4_s16_s16.ADDRB[3],blockram_2{0}ramb4_s16_s16.ADDRB7)</op>
							<op>reconnect (ramb4_s16_s16.ADDRB[4],blockram_2{0}ramb4_s16_s16.ADDRB8)</op>
							<op>reconnect (ramb4_s16_s16.ADDRB[5],blockram_2{0}ramb4_s16_s16.ADDRB9)</op>
							<op>reconnect (ramb4_s16_s16.ADDRB[6],blockram_2{0}ramb4_s16_s16.ADDRB10)</op>
							<op>reconnect (ramb4_s16_s16.ADDRB[7],blockram_2{0}ramb4_s16_s16.ADDRB11)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
	</library>
	<library name="macro_lib">
	</library>
	<library name="normal_lib">
		<layer name="BRAM">
			<rule name="BLOCKRAM_DUAL_PORT">
				<left>
					<cell name="BLOCKRAM_DUAL_PORT">
						<port name="DIA0" direction="input"/>
						<port name="DIA1" direction="input"/>
						<port name="DIA2" direction="input"/>
						<port name="DIA3" direction="input"/>
						<port name="DIA4" direction="input"/>
						<port name="DIA5" direction="input"/>
						<port name="DIA6" direction="input"/>
						<port name="DIA7" direction="input"/>
						<port name="DIA8" direction="input"/>
						<port name="DIA9" direction="input"/>
						<port name="DIA10" direction="input"/>
						<port name="DIA11" direction="input"/>
						<port name="DIA12" direction="input"/>
						<port name="DIA13" direction="input"/>
						<port name="DIA14" direction="input"/>
						<port name="DIA15" direction="input"/>
						<port name="ADDRA0" direction="input"/>
						<port name="ADDRA1" direction="input"/>
						<port name="ADDRA2" direction="input"/>
						<port name="ADDRA3" direction="input"/>
						<port name="ADDRA4" direction="input"/>
						<port name="ADDRA5" direction="input"/>
						<port name="ADDRA6" direction="input"/>
						<port name="ADDRA7" direction="input"/>
						<port name="ADDRA8" direction="input"/>
						<port name="ADDRA9" direction="input"/>
						<port name="ADDRA10" direction="input"/>
						<port name="ADDRA11" direction="input"/>
						<port name="RSTA" direction="input"/>
						<port name="ENA" direction="input"/>
						<port name="WEA" direction="input"/>
						<port name="CLKA" direction="input"/>
						<port name="DOA0" direction="output" bus_ignore="true"/>
						<port name="DOA1" direction="output" bus_ignore="true"/>
						<port name="DOA2" direction="output" bus_ignore="true"/>
						<port name="DOA3" direction="output" bus_ignore="true"/>
						<port name="DOA4" direction="output" bus_ignore="true"/>
						<port name="DOA5" direction="output" bus_ignore="true"/>
						<port name="DOA6" direction="output" bus_ignore="true"/>
						<port name="DOA7" direction="output" bus_ignore="true"/>
						<port name="DOA8" direction="output" bus_ignore="true"/>
						<port name="DOA9" direction="output" bus_ignore="true"/>
						<port name="DOA10" direction="output" bus_ignore="true"/>
						<port name="DOA11" direction="output" bus_ignore="true"/>
						<port name="DOA12" direction="output" bus_ignore="true"/>
						<port name="DOA13" direction="output" bus_ignore="true"/>
						<port name="DOA14" direction="output" bus_ignore="true"/>
						<port name="DOA15" direction="output" bus_ignore="true"/>
						<port name="DIB0" direction="input"/>
						<port name="DIB1" direction="input"/>
						<port name="DIB2" direction="input"/>
						<port name="DIB3" direction="input"/>
						<port name="DIB4" direction="input"/>
						<port name="DIB5" direction="input"/>
						<port name="DIB6" direction="input"/>
						<port name="DIB7" direction="input"/>
						<port name="DIB8" direction="input"/>
						<port name="DIB9" direction="input"/>
						<port name="DIB10" direction="input"/>
						<port name="DIB11" direction="input"/>
						<port name="DIB12" direction="input"/>
						<port name="DIB13" direction="input"/>
						<port name="DIB14" direction="input"/>
						<port name="DIB15" direction="input"/>
						<port name="ADDRB0" direction="input"/>
						<port name="ADDRB1" direction="input"/>
						<port name="ADDRB2" direction="input"/>
						<port name="ADDRB3" direction="input"/>
						<port name="ADDRB4" direction="input"/>
						<port name="ADDRB5" direction="input"/>
						<port name="ADDRB6" direction="input"/>
						<port name="ADDRB7" direction="input"/>
						<port name="ADDRB8" direction="input"/>
						<port name="ADDRB9" direction="input"/>
						<port name="ADDRB10" direction="input"/>
						<port name="ADDRB11" direction="input"/>
						<port name="RSTB" direction="input"/>
						<port name="ENB" direction="input"/>
						<port name="WEB" direction="input"/>
						<port name="CLKB" direction="input"/>
						<port name="DOB0" direction="output" bus_ignore="true"/>
						<port name="DOB1" direction="output" bus_ignore="true"/>
						<port name="DOB2" direction="output" bus_ignore="true"/>
						<port name="DOB3" direction="output" bus_ignore="true"/>
						<port name="DOB4" direction="output" bus_ignore="true"/>
						<port name="DOB5" direction="output" bus_ignore="true"/>
						<port name="DOB6" direction="output" bus_ignore="true"/>
						<port name="DOB7" direction="output" bus_ignore="true"/>
						<port name="DOB8" direction="output" bus_ignore="true"/>
						<port name="DOB9" direction="output" bus_ignore="true"/>
						<port name="DOB10" direction="output" bus_ignore="true"/>
						<port name="DOB11" direction="output" bus_ignore="true"/>
						<port name="DOB12" direction="output" bus_ignore="true"/>
						<port name="DOB13" direction="output" bus_ignore="true"/>
						<port name="DOB14" direction="output" bus_ignore="true"/>
						<port name="DOB15" direction="output" bus_ignore="true"/>
						<contents>
							<instance name="blockram_2" cellRef="BLOCKRAM_2" libraryRef="cell_lib"/>
							<net name="CLKA">
								<portRef name="CLKA"/>
								<portRef name="CLKA" instanceRef="blockram_2"/>
							</net>
							<net name="WEA">
								<portRef name="WEA"/>
								<portRef name="WEA" instanceRef="blockram_2"/>
							</net>
							<net name="RSTA">
								<portRef name="RSTA"/>
								<portRef name="RSTA" instanceRef="blockram_2"/>
							</net>
							<net name="ENA">
								<portRef name="ENA"/>
								<portRef name="ENA" instanceRef="blockram_2"/>
							</net>
							<net name="CLKB">
								<portRef name="CLKB"/>
								<portRef name="CLKB" instanceRef="blockram_2"/>
							</net>
							<net name="WEB">
								<portRef name="WEB"/>
								<portRef name="WEB" instanceRef="blockram_2"/>
							</net>
							<net name="RSTB">
								<portRef name="RSTB"/>
								<portRef name="RSTB" instanceRef="blockram_2"/>
							</net>
							<net name="ENB">
								<portRef name="ENB"/>
								<portRef name="ENB" instanceRef="blockram_2"/>
							</net>
							<net name="DIA0">
								<portRef name="DIA0"/>
								<portRef name="DIA0" instanceRef="blockram_2"/>
							</net>
							<net name="DIA1">
								<portRef name="DIA1"/>
								<portRef name="DIA1" instanceRef="blockram_2"/>
							</net>
							<net name="DIA2">
								<portRef name="DIA2"/>
								<portRef name="DIA2" instanceRef="blockram_2"/>
							</net>
							<net name="DIA3">
								<portRef name="DIA3"/>
								<portRef name="DIA3" instanceRef="blockram_2"/>
							</net>
							<net name="DIA4">
								<portRef name="DIA4"/>
								<portRef name="DIA4" instanceRef="blockram_2"/>
							</net>
							<net name="DIA5">
								<portRef name="DIA5"/>
								<portRef name="DIA5" instanceRef="blockram_2"/>
							</net>
							<net name="DIA6">
								<portRef name="DIA6"/>
								<portRef name="DIA6" instanceRef="blockram_2"/>
							</net>
							<net name="DIA7">
								<portRef name="DIA7"/>
								<portRef name="DIA7" instanceRef="blockram_2"/>
							</net>
							<net name="DIA8">
								<portRef name="DIA8"/>
								<portRef name="DIA8" instanceRef="blockram_2"/>
							</net>
							<net name="DIA9">
								<portRef name="DIA9"/>
								<portRef name="DIA9" instanceRef="blockram_2"/>
							</net>
							<net name="DIA10">
								<portRef name="DIA10"/>
								<portRef name="DIA10" instanceRef="blockram_2"/>
							</net>
							<net name="DIA11">
								<portRef name="DIA11"/>
								<portRef name="DIA11" instanceRef="blockram_2"/>
							</net>
							<net name="DIA12">
								<portRef name="DIA12"/>
								<portRef name="DIA12" instanceRef="blockram_2"/>
							</net>
							<net name="DIA13">
								<portRef name="DIA13"/>
								<portRef name="DIA13" instanceRef="blockram_2"/>
							</net>
							<net name="DIA14">
								<portRef name="DIA14"/>
								<portRef name="DIA14" instanceRef="blockram_2"/>
							</net>
							<net name="DIA15">
								<portRef name="DIA15"/>
								<portRef name="DIA15" instanceRef="blockram_2"/>
							</net>
							<net name="DOA0">
								<portRef name="DOA0"/>
								<portRef name="DOA0" instanceRef="blockram_2"/>
							</net>
							<net name="DOA1">
								<portRef name="DOA1"/>
								<portRef name="DOA1" instanceRef="blockram_2"/>
							</net>
							<net name="DOA2">
								<portRef name="DOA2"/>
								<portRef name="DOA2" instanceRef="blockram_2"/>
							</net>
							<net name="DOA3">
								<portRef name="DOA3"/>
								<portRef name="DOA3" instanceRef="blockram_2"/>
							</net>
							<net name="DOA4">
								<portRef name="DOA4"/>
								<portRef name="DOA4" instanceRef="blockram_2"/>
							</net>
							<net name="DOA5">
								<portRef name="DOA5"/>
								<portRef name="DOA5" instanceRef="blockram_2"/>
							</net>
							<net name="DOA6">
								<portRef name="DOA6"/>
								<portRef name="DOA6" instanceRef="blockram_2"/>
							</net>
							<net name="DOA7">
								<portRef name="DOA7"/>
								<portRef name="DOA7" instanceRef="blockram_2"/>
							</net>
							<net name="DOA8">
								<portRef name="DOA8"/>
								<portRef name="DOA8" instanceRef="blockram_2"/>
							</net>
							<net name="DOA9">
								<portRef name="DOA9"/>
								<portRef name="DOA9" instanceRef="blockram_2"/>
							</net>
							<net name="DOA10">
								<portRef name="DOA10"/>
								<portRef name="DOA10" instanceRef="blockram_2"/>
							</net>
							<net name="DOA11">
								<portRef name="DOA11"/>
								<portRef name="DOA11" instanceRef="blockram_2"/>
							</net>
							<net name="DOA12">
								<portRef name="DOA12"/>
								<portRef name="DOA12" instanceRef="blockram_2"/>
							</net>
							<net name="DOA13">
								<portRef name="DOA13"/>
								<portRef name="DOA13" instanceRef="blockram_2"/>
							</net>
							<net name="DOA14">
								<portRef name="DOA14"/>
								<portRef name="DOA14" instanceRef="blockram_2"/>
							</net>
							<net name="DOA15">
								<portRef name="DOA15"/>
								<portRef name="DOA15" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRA0">
								<portRef name="ADDRA0"/>
								<portRef name="ADDRA0" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRA1">
								<portRef name="ADDRA1"/>
								<portRef name="ADDRA1" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRA2">
								<portRef name="ADDRA2"/>
								<portRef name="ADDRA2" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRA3">
								<portRef name="ADDRA3"/>
								<portRef name="ADDRA3" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRA4">
								<portRef name="ADDRA4"/>
								<portRef name="ADDRA4" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRA5">
								<portRef name="ADDRA5"/>
								<portRef name="ADDRA5" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRA6">
								<portRef name="ADDRA6"/>
								<portRef name="ADDRA6" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRA7">
								<portRef name="ADDRA7"/>
								<portRef name="ADDRA7" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRA8">
								<portRef name="ADDRA8"/>
								<portRef name="ADDRA8" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRA9">
								<portRef name="ADDRA9"/>
								<portRef name="ADDRA9" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRA10">
								<portRef name="ADDRA10"/>
								<portRef name="ADDRA10" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRA11">
								<portRef name="ADDRA11"/>
								<portRef name="ADDRA11" instanceRef="blockram_2"/>
							</net>
							<net name="DIB0">
								<portRef name="DIB0"/>
								<portRef name="DIB0" instanceRef="blockram_2"/>
							</net>
							<net name="DIB1">
								<portRef name="DIB1"/>
								<portRef name="DIB1" instanceRef="blockram_2"/>
							</net>
							<net name="DIB2">
								<portRef name="DIB2"/>
								<portRef name="DIB2" instanceRef="blockram_2"/>
							</net>
							<net name="DIB3">
								<portRef name="DIB3"/>
								<portRef name="DIB3" instanceRef="blockram_2"/>
							</net>
							<net name="DIB4">
								<portRef name="DIB4"/>
								<portRef name="DIB4" instanceRef="blockram_2"/>
							</net>
							<net name="DIB5">
								<portRef name="DIB5"/>
								<portRef name="DIB5" instanceRef="blockram_2"/>
							</net>
							<net name="DIB6">
								<portRef name="DIB6"/>
								<portRef name="DIB6" instanceRef="blockram_2"/>
							</net>
							<net name="DIB7">
								<portRef name="DIB7"/>
								<portRef name="DIB7" instanceRef="blockram_2"/>
							</net>
							<net name="DIB8">
								<portRef name="DIB8"/>
								<portRef name="DIB8" instanceRef="blockram_2"/>
							</net>
							<net name="DIB9">
								<portRef name="DIB9"/>
								<portRef name="DIB9" instanceRef="blockram_2"/>
							</net>
							<net name="DIB10">
								<portRef name="DIB10"/>
								<portRef name="DIB10" instanceRef="blockram_2"/>
							</net>
							<net name="DIB11">
								<portRef name="DIB11"/>
								<portRef name="DIB11" instanceRef="blockram_2"/>
							</net>
							<net name="DIB12">
								<portRef name="DIB12"/>
								<portRef name="DIB12" instanceRef="blockram_2"/>
							</net>
							<net name="DIB13">
								<portRef name="DIB13"/>
								<portRef name="DIB13" instanceRef="blockram_2"/>
							</net>
							<net name="DIB14">
								<portRef name="DIB14"/>
								<portRef name="DIB14" instanceRef="blockram_2"/>
							</net>
							<net name="DIB15">
								<portRef name="DIB15"/>
								<portRef name="DIB15" instanceRef="blockram_2"/>
							</net>
							<net name="DOB0">
								<portRef name="DOB0"/>
								<portRef name="DOB0" instanceRef="blockram_2"/>
							</net>
							<net name="DOB1">
								<portRef name="DOB1"/>
								<portRef name="DOB1" instanceRef="blockram_2"/>
							</net>
							<net name="DOB2">
								<portRef name="DOB2"/>
								<portRef name="DOB2" instanceRef="blockram_2"/>
							</net>
							<net name="DOB3">
								<portRef name="DOB3"/>
								<portRef name="DOB3" instanceRef="blockram_2"/>
							</net>
							<net name="DOB4">
								<portRef name="DOB4"/>
								<portRef name="DOB4" instanceRef="blockram_2"/>
							</net>
							<net name="DOB5">
								<portRef name="DOB5"/>
								<portRef name="DOB5" instanceRef="blockram_2"/>
							</net>
							<net name="DOB6">
								<portRef name="DOB6"/>
								<portRef name="DOB6" instanceRef="blockram_2"/>
							</net>
							<net name="DOB7">
								<portRef name="DOB7"/>
								<portRef name="DOB7" instanceRef="blockram_2"/>
							</net>
							<net name="DOB8">
								<portRef name="DOB8"/>
								<portRef name="DOB8" instanceRef="blockram_2"/>
							</net>
							<net name="DOB9">
								<portRef name="DOB9"/>
								<portRef name="DOB9" instanceRef="blockram_2"/>
							</net>
							<net name="DOB10">
								<portRef name="DOB10"/>
								<portRef name="DOB10" instanceRef="blockram_2"/>
							</net>
							<net name="DOB11">
								<portRef name="DOB11"/>
								<portRef name="DOB11" instanceRef="blockram_2"/>
							</net>
							<net name="DOB12">
								<portRef name="DOB12"/>
								<portRef name="DOB12" instanceRef="blockram_2"/>
							</net>
							<net name="DOB13">
								<portRef name="DOB13"/>
								<portRef name="DOB13" instanceRef="blockram_2"/>
							</net>
							<net name="DOB14">
								<portRef name="DOB14"/>
								<portRef name="DOB14" instanceRef="blockram_2"/>
							</net>
							<net name="DOB15">
								<portRef name="DOB15"/>
								<portRef name="DOB15" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRB0">
								<portRef name="ADDRB0"/>
								<portRef name="ADDRB0" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRB1">
								<portRef name="ADDRB1"/>
								<portRef name="ADDRB1" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRB2">
								<portRef name="ADDRB2"/>
								<portRef name="ADDRB2" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRB3">
								<portRef name="ADDRB3"/>
								<portRef name="ADDRB3" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRB4">
								<portRef name="ADDRB4"/>
								<portRef name="ADDRB4" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRB5">
								<portRef name="ADDRB5"/>
								<portRef name="ADDRB5" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRB6">
								<portRef name="ADDRB6"/>
								<portRef name="ADDRB6" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRB7">
								<portRef name="ADDRB7"/>
								<portRef name="ADDRB7" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRB8">
								<portRef name="ADDRB8"/>
								<portRef name="ADDRB8" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRB9">
								<portRef name="ADDRB9"/>
								<portRef name="ADDRB9" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRB10">
								<portRef name="ADDRB10"/>
								<portRef name="ADDRB10" instanceRef="blockram_2"/>
							</net>
							<net name="ADDRB11">
								<portRef name="ADDRB11"/>
								<portRef name="ADDRB11" instanceRef="blockram_2"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cBram{0},work_lib,blockram,template_work_lib)</op-->
							<op>create_slice (iBram{0},blockram,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (blockram_2.DIA0,iBram{0}.DINA0)</op>
							<op>reconnect (blockram_2.DIA1,iBram{0}.DINA1)</op>
							<op>reconnect (blockram_2.DIA2,iBram{0}.DINA2)</op>
							<op>reconnect (blockram_2.DIA3,iBram{0}.DINA3)</op>
							<op>reconnect (blockram_2.DIA4,iBram{0}.DINA4)</op>
							<op>reconnect (blockram_2.DIA5,iBram{0}.DINA5)</op>
							<op>reconnect (blockram_2.DIA6,iBram{0}.DINA6)</op>
							<op>reconnect (blockram_2.DIA7,iBram{0}.DINA7)</op>
							<op>reconnect (blockram_2.DIA8,iBram{0}.DINA8)</op>
							<op>reconnect (blockram_2.DIA9,iBram{0}.DINA9)</op>
							<op>reconnect (blockram_2.DIA10,iBram{0}.DINA10)</op>
							<op>reconnect (blockram_2.DIA11,iBram{0}.DINA11)</op>
							<op>reconnect (blockram_2.DIA12,iBram{0}.DINA12)</op>
							<op>reconnect (blockram_2.DIA13,iBram{0}.DINA13)</op>
							<op>reconnect (blockram_2.DIA14,iBram{0}.DINA14)</op>
							<op>reconnect (blockram_2.DIA15,iBram{0}.DINA15)</op>
							<op>reconnect (blockram_2.ADDRA0,iBram{0}.ADDRA_0)</op>
							<op>reconnect (blockram_2.ADDRA1,iBram{0}.ADDRA_1)</op>
							<op>reconnect (blockram_2.ADDRA2,iBram{0}.ADDRA_2)</op>
							<op>reconnect (blockram_2.ADDRA3,iBram{0}.ADDRA_3)</op>
							<op>reconnect (blockram_2.ADDRA4,iBram{0}.ADDRA_4)</op>
							<op>reconnect (blockram_2.ADDRA5,iBram{0}.ADDRA_5)</op>
							<op>reconnect (blockram_2.ADDRA6,iBram{0}.ADDRA_6)</op>
							<op>reconnect (blockram_2.ADDRA7,iBram{0}.ADDRA_7)</op>
							<op>reconnect (blockram_2.ADDRA8,iBram{0}.ADDRA_8)</op>
							<op>reconnect (blockram_2.ADDRA9,iBram{0}.ADDRA_9)</op>
							<op>reconnect (blockram_2.ADDRA10,iBram{0}.ADDRA_10)</op>
							<op>reconnect (blockram_2.ADDRA11,iBram{0}.ADDRA_11)</op>
							<op>reconnect (blockram_2.RSTA,iBram{0}.RSTA)</op>
							<op>reconnect (blockram_2.ENA,iBram{0}.AEN)</op>
							<op>reconnect (blockram_2.WEA,iBram{0}.AWE)</op>
							<op>reconnect (blockram_2.CLKA,iBram{0}.CKA)</op>
							<op>reconnect (blockram_2.DOA0,iBram{0}.DOUTA0)</op>
							<op>reconnect (blockram_2.DOA1,iBram{0}.DOUTA1)</op>
							<op>reconnect (blockram_2.DOA2,iBram{0}.DOUTA2)</op>
							<op>reconnect (blockram_2.DOA3,iBram{0}.DOUTA3)</op>
							<op>reconnect (blockram_2.DOA4,iBram{0}.DOUTA4)</op>
							<op>reconnect (blockram_2.DOA5,iBram{0}.DOUTA5)</op>
							<op>reconnect (blockram_2.DOA6,iBram{0}.DOUTA6)</op>
							<op>reconnect (blockram_2.DOA7,iBram{0}.DOUTA7)</op>
							<op>reconnect (blockram_2.DOA8,iBram{0}.DOUTA8)</op>
							<op>reconnect (blockram_2.DOA9,iBram{0}.DOUTA9)</op>
							<op>reconnect (blockram_2.DOA10,iBram{0}.DOUTA10)</op>
							<op>reconnect (blockram_2.DOA11,iBram{0}.DOUTA11)</op>
							<op>reconnect (blockram_2.DOA12,iBram{0}.DOUTA12)</op>
							<op>reconnect (blockram_2.DOA13,iBram{0}.DOUTA13)</op>
							<op>reconnect (blockram_2.DOA14,iBram{0}.DOUTA14)</op>
							<op>reconnect (blockram_2.DOA15,iBram{0}.DOUTA15)</op>
							<op>reconnect (blockram_2.DIB0,iBram{0}.DINB0)</op>
							<op>reconnect (blockram_2.DIB1,iBram{0}.DINB1)</op>
							<op>reconnect (blockram_2.DIB2,iBram{0}.DINB2)</op>
							<op>reconnect (blockram_2.DIB3,iBram{0}.DINB3)</op>
							<op>reconnect (blockram_2.DIB4,iBram{0}.DINB4)</op>
							<op>reconnect (blockram_2.DIB5,iBram{0}.DINB5)</op>
							<op>reconnect (blockram_2.DIB6,iBram{0}.DINB6)</op>
							<op>reconnect (blockram_2.DIB7,iBram{0}.DINB7)</op>
							<op>reconnect (blockram_2.DIB8,iBram{0}.DINB8)</op>
							<op>reconnect (blockram_2.DIB9,iBram{0}.DINB9)</op>
							<op>reconnect (blockram_2.DIB10,iBram{0}.DINB10)</op>
							<op>reconnect (blockram_2.DIB11,iBram{0}.DINB11)</op>
							<op>reconnect (blockram_2.DIB12,iBram{0}.DINB12)</op>
							<op>reconnect (blockram_2.DIB13,iBram{0}.DINB13)</op>
							<op>reconnect (blockram_2.DIB14,iBram{0}.DINB14)</op>
							<op>reconnect (blockram_2.DIB15,iBram{0}.DINB15)</op>
							<op>reconnect (blockram_2.ADDRB0,iBram{0}.ADDRB_0)</op>
							<op>reconnect (blockram_2.ADDRB1,iBram{0}.ADDRB_1)</op>
							<op>reconnect (blockram_2.ADDRB2,iBram{0}.ADDRB_2)</op>
							<op>reconnect (blockram_2.ADDRB3,iBram{0}.ADDRB_3)</op>
							<op>reconnect (blockram_2.ADDRB4,iBram{0}.ADDRB_4)</op>
							<op>reconnect (blockram_2.ADDRB5,iBram{0}.ADDRB_5)</op>
							<op>reconnect (blockram_2.ADDRB6,iBram{0}.ADDRB_6)</op>
							<op>reconnect (blockram_2.ADDRB7,iBram{0}.ADDRB_7)</op>
							<op>reconnect (blockram_2.ADDRB8,iBram{0}.ADDRB_8)</op>
							<op>reconnect (blockram_2.ADDRB9,iBram{0}.ADDRB_9)</op>
							<op>reconnect (blockram_2.ADDRB10,iBram{0}.ADDRB_10)</op>
							<op>reconnect (blockram_2.ADDRB11,iBram{0}.ADDRB_11)</op>
							<op>reconnect (blockram_2.RSTB,iBram{0}.RSTB)</op>
							<op>reconnect (blockram_2.ENB,iBram{0}.BEN)</op>
							<op>reconnect (blockram_2.WEB,iBram{0}.BWE)</op>
							<op>reconnect (blockram_2.CLKB,iBram{0}.CKB)</op>
							<op>reconnect (blockram_2.DOB0,iBram{0}.DOUTB0)</op>
							<op>reconnect (blockram_2.DOB1,iBram{0}.DOUTB1)</op>
							<op>reconnect (blockram_2.DOB2,iBram{0}.DOUTB2)</op>
							<op>reconnect (blockram_2.DOB3,iBram{0}.DOUTB3)</op>
							<op>reconnect (blockram_2.DOB4,iBram{0}.DOUTB4)</op>
							<op>reconnect (blockram_2.DOB5,iBram{0}.DOUTB5)</op>
							<op>reconnect (blockram_2.DOB6,iBram{0}.DOUTB6)</op>
							<op>reconnect (blockram_2.DOB7,iBram{0}.DOUTB7)</op>
							<op>reconnect (blockram_2.DOB8,iBram{0}.DOUTB8)</op>
							<op>reconnect (blockram_2.DOB9,iBram{0}.DOUTB9)</op>
							<op>reconnect (blockram_2.DOB10,iBram{0}.DOUTB10)</op>
							<op>reconnect (blockram_2.DOB11,iBram{0}.DOUTB11)</op>
							<op>reconnect (blockram_2.DOB12,iBram{0}.DOUTB12)</op>
							<op>reconnect (blockram_2.DOB13,iBram{0}.DOUTB13)</op>
							<op>reconnect (blockram_2.DOB14,iBram{0}.DOUTB14)</op>
							<op>reconnect (blockram_2.DOB15,iBram{0}.DOUTB15)</op>
						</test>
						<test cond="true">
							<op>set_property (iBram{0},CLKAMUX::1)</op>
							<op>set_property (iBram{0},ENAMUX::ENA)</op>
							<op>set_property (iBram{0},WEAMUX::WEA)</op>
							<op>set_property (iBram{0},RSTAMUX::RSTA)</op>
							<op>set_property (iBram{0},CLKBMUX::1)</op>
							<op>set_property (iBram{0},ENBMUX::ENB)</op>
							<op>set_property (iBram{0},WEBMUX::WEB)</op>
							<op>set_property (iBram{0},RSTBMUX::RSTB)</op>
							<op>copy_property (blockram_2,PORTA_ATTR,iBram{0},PORTA_ATTR)</op>
							<op>copy_property (blockram_2,PORTB_ATTR,iBram{0},PORTB_ATTR)</op>
							<op>copy_property (blockram_2,INIT_00,iBram{0},INIT_00)</op>
							<op>copy_property (blockram_2,INIT_01,iBram{0},INIT_01)</op>
							<op>copy_property (blockram_2,INIT_02,iBram{0},INIT_02)</op>
							<op>copy_property (blockram_2,INIT_03,iBram{0},INIT_03)</op>
							<op>copy_property (blockram_2,INIT_04,iBram{0},INIT_04)</op>
							<op>copy_property (blockram_2,INIT_05,iBram{0},INIT_05)</op>
							<op>copy_property (blockram_2,INIT_06,iBram{0},INIT_06)</op>
							<op>copy_property (blockram_2,INIT_07,iBram{0},INIT_07)</op>
							<op>copy_property (blockram_2,INIT_08,iBram{0},INIT_08)</op>
							<op>copy_property (blockram_2,INIT_09,iBram{0},INIT_09)</op>
							<op>copy_property (blockram_2,INIT_0A,iBram{0},INIT_0A)</op>
							<op>copy_property (blockram_2,INIT_0B,iBram{0},INIT_0B)</op>
							<op>copy_property (blockram_2,INIT_0C,iBram{0},INIT_0C)</op>
							<op>copy_property (blockram_2,INIT_0D,iBram{0},INIT_0D)</op>
							<op>copy_property (blockram_2,INIT_0E,iBram{0},INIT_0E)</op>
							<op>copy_property (blockram_2,INIT_0F,iBram{0},INIT_0F)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="BLOCKRAM_SINGLE_PORT">
				<left>
					<cell name="BLOCKRAM_SINGLE_PORT">
						<port name="DI0" direction="input"/>
						<port name="DI1" direction="input"/>
						<port name="DI2" direction="input"/>
						<port name="DI3" direction="input"/>
						<port name="DI4" direction="input"/>
						<port name="DI5" direction="input"/>
						<port name="DI6" direction="input"/>
						<port name="DI7" direction="input"/>
						<port name="DI8" direction="input"/>
						<port name="DI9" direction="input"/>
						<port name="DI10" direction="input"/>
						<port name="DI11" direction="input"/>
						<port name="DI12" direction="input"/>
						<port name="DI13" direction="input"/>
						<port name="DI14" direction="input"/>
						<port name="DI15" direction="input"/>
						<port name="ADDR0" direction="input"/>
						<port name="ADDR1" direction="input"/>
						<port name="ADDR2" direction="input"/>
						<port name="ADDR3" direction="input"/>
						<port name="ADDR4" direction="input"/>
						<port name="ADDR5" direction="input"/>
						<port name="ADDR6" direction="input"/>
						<port name="ADDR7" direction="input"/>
						<port name="ADDR8" direction="input"/>
						<port name="ADDR9" direction="input"/>
						<port name="ADDR10" direction="input"/>
						<port name="ADDR11" direction="input"/>
						<port name="RST" direction="input"/>
						<port name="EN" direction="input"/>
						<port name="WE" direction="input"/>
						<port name="CLK" direction="input"/>
						<port name="DO0" direction="output" bus_ignore="true"/>
						<port name="DO1" direction="output" bus_ignore="true"/>
						<port name="DO2" direction="output" bus_ignore="true"/>
						<port name="DO3" direction="output" bus_ignore="true"/>
						<port name="DO4" direction="output" bus_ignore="true"/>
						<port name="DO5" direction="output" bus_ignore="true"/>
						<port name="DO6" direction="output" bus_ignore="true"/>
						<port name="DO7" direction="output" bus_ignore="true"/>
						<port name="DO8" direction="output" bus_ignore="true"/>
						<port name="DO9" direction="output" bus_ignore="true"/>
						<port name="DO10" direction="output" bus_ignore="true"/>
						<port name="DO11" direction="output" bus_ignore="true"/>
						<port name="DO12" direction="output" bus_ignore="true"/>
						<port name="DO13" direction="output" bus_ignore="true"/>
						<port name="DO14" direction="output" bus_ignore="true"/>
						<port name="DO15" direction="output" bus_ignore="true"/>
						<contents>
							<instance name="blockram_1" cellRef="BLOCKRAM_1" libraryRef="cell_lib"/>
							<net name="DI0">
								<portRef name="DI0"/>
								<portRef name="DI0" instanceRef="blockram_1"/>
							</net>
							<net name="DI1">
								<portRef name="DI1"/>
								<portRef name="DI1" instanceRef="blockram_1"/>
							</net>
							<net name="DI2">
								<portRef name="DI2"/>
								<portRef name="DI2" instanceRef="blockram_1"/>
							</net>
							<net name="DI3">
								<portRef name="DI3"/>
								<portRef name="DI3" instanceRef="blockram_1"/>
							</net>
							<net name="DI4">
								<portRef name="DI4"/>
								<portRef name="DI4" instanceRef="blockram_1"/>
							</net>
							<net name="DI5">
								<portRef name="DI5"/>
								<portRef name="DI5" instanceRef="blockram_1"/>
							</net>
							<net name="DI6">
								<portRef name="DI6"/>
								<portRef name="DI6" instanceRef="blockram_1"/>
							</net>
							<net name="DI7">
								<portRef name="DI7"/>
								<portRef name="DI7" instanceRef="blockram_1"/>
							</net>
							<net name="DI8">
								<portRef name="DI8"/>
								<portRef name="DI8" instanceRef="blockram_1"/>
							</net>
							<net name="DI9">
								<portRef name="DI9"/>
								<portRef name="DI9" instanceRef="blockram_1"/>
							</net>
							<net name="DI10">
								<portRef name="DI10"/>
								<portRef name="DI10" instanceRef="blockram_1"/>
							</net>
							<net name="DI11">
								<portRef name="DI11"/>
								<portRef name="DI11" instanceRef="blockram_1"/>
							</net>
							<net name="DI12">
								<portRef name="DI12"/>
								<portRef name="DI12" instanceRef="blockram_1"/>
							</net>
							<net name="DI13">
								<portRef name="DI13"/>
								<portRef name="DI13" instanceRef="blockram_1"/>
							</net>
							<net name="DI14">
								<portRef name="DI14"/>
								<portRef name="DI14" instanceRef="blockram_1"/>
							</net>
							<net name="DI15">
								<portRef name="DI15"/>
								<portRef name="DI15" instanceRef="blockram_1"/>
							</net>
							<net name="ADDR0">
								<portRef name="ADDR0"/>
								<portRef name="ADDR0" instanceRef="blockram_1"/>
							</net>
							<net name="ADDR1">
								<portRef name="ADDR1"/>
								<portRef name="ADDR1" instanceRef="blockram_1"/>
							</net>
							<net name="ADDR2">
								<portRef name="ADDR2"/>
								<portRef name="ADDR2" instanceRef="blockram_1"/>
							</net>
							<net name="ADDR3">
								<portRef name="ADDR3"/>
								<portRef name="ADDR3" instanceRef="blockram_1"/>
							</net>
							<net name="ADDR4">
								<portRef name="ADDR4"/>
								<portRef name="ADDR4" instanceRef="blockram_1"/>
							</net>
							<net name="ADDR5">
								<portRef name="ADDR5"/>
								<portRef name="ADDR5" instanceRef="blockram_1"/>
							</net>
							<net name="ADDR6">
								<portRef name="ADDR6"/>
								<portRef name="ADDR6" instanceRef="blockram_1"/>
							</net>
							<net name="ADDR7">
								<portRef name="ADDR7"/>
								<portRef name="ADDR7" instanceRef="blockram_1"/>
							</net>
							<net name="ADDR8">
								<portRef name="ADDR8"/>
								<portRef name="ADDR8" instanceRef="blockram_1"/>
							</net>
							<net name="ADDR9">
								<portRef name="ADDR9"/>
								<portRef name="ADDR9" instanceRef="blockram_1"/>
							</net>
							<net name="ADDR10">
								<portRef name="ADDR10"/>
								<portRef name="ADDR10" instanceRef="blockram_1"/>
							</net>
							<net name="ADDR11">
								<portRef name="ADDR11"/>
								<portRef name="ADDR11" instanceRef="blockram_1"/>
							</net>
							<net name="RST">
								<portRef name="RST"/>
								<portRef name="RST" instanceRef="blockram_1"/>
							</net>
							<net name="EN">
								<portRef name="EN"/>
								<portRef name="EN" instanceRef="blockram_1"/>
							</net>
							<net name="WE">
								<portRef name="WE"/>
								<portRef name="WE" instanceRef="blockram_1"/>
							</net>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CLK" instanceRef="blockram_1"/>
							</net>
							<net name="DO0">
								<portRef name="DO0"/>
								<portRef name="DO0" instanceRef="blockram_1"/>
							</net>
							<net name="DO1">
								<portRef name="DO1"/>
								<portRef name="DO1" instanceRef="blockram_1"/>
							</net>
							<net name="DO2">
								<portRef name="DO2"/>
								<portRef name="DO2" instanceRef="blockram_1"/>
							</net>
							<net name="DO3">
								<portRef name="DO3"/>
								<portRef name="DO3" instanceRef="blockram_1"/>
							</net>
							<net name="DO4">
								<portRef name="DO4"/>
								<portRef name="DO4" instanceRef="blockram_1"/>
							</net>
							<net name="DO5">
								<portRef name="DO5"/>
								<portRef name="DO5" instanceRef="blockram_1"/>
							</net>
							<net name="DO6">
								<portRef name="DO6"/>
								<portRef name="DO6" instanceRef="blockram_1"/>
							</net>
							<net name="DO7">
								<portRef name="DO7"/>
								<portRef name="DO7" instanceRef="blockram_1"/>
							</net>
							<net name="DO8">
								<portRef name="DO8"/>
								<portRef name="DO8" instanceRef="blockram_1"/>
							</net>
							<net name="DO9">
								<portRef name="DO9"/>
								<portRef name="DO9" instanceRef="blockram_1"/>
							</net>
							<net name="DO10">
								<portRef name="DO10"/>
								<portRef name="DO10" instanceRef="blockram_1"/>
							</net>
							<net name="DO11">
								<portRef name="DO11"/>
								<portRef name="DO11" instanceRef="blockram_1"/>
							</net>
							<net name="DO12">
								<portRef name="DO12"/>
								<portRef name="DO12" instanceRef="blockram_1"/>
							</net>
							<net name="DO13">
								<portRef name="DO13"/>
								<portRef name="DO13" instanceRef="blockram_1"/>
							</net>
							<net name="DO14">
								<portRef name="DO14"/>
								<portRef name="DO14" instanceRef="blockram_1"/>
							</net>
							<net name="DO15">
								<portRef name="DO15"/>
								<portRef name="DO15" instanceRef="blockram_1"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cBram{0},work_lib,blockram,template_work_lib)</op-->
							<op>create_slice (iBram{0},blockram,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (blockram_1.DI0,iBram{0}.DINA0)</op>
							<op>reconnect (blockram_1.DI1,iBram{0}.DINA1)</op>
							<op>reconnect (blockram_1.DI2,iBram{0}.DINA2)</op>
							<op>reconnect (blockram_1.DI3,iBram{0}.DINA3)</op>
							<op>reconnect (blockram_1.DI4,iBram{0}.DINA4)</op>
							<op>reconnect (blockram_1.DI5,iBram{0}.DINA5)</op>
							<op>reconnect (blockram_1.DI6,iBram{0}.DINA6)</op>
							<op>reconnect (blockram_1.DI7,iBram{0}.DINA7)</op>
							<op>reconnect (blockram_1.DI8,iBram{0}.DINA8)</op>
							<op>reconnect (blockram_1.DI9,iBram{0}.DINA9)</op>
							<op>reconnect (blockram_1.DI10,iBram{0}.DINA10)</op>
							<op>reconnect (blockram_1.DI11,iBram{0}.DINA11)</op>
							<op>reconnect (blockram_1.DI12,iBram{0}.DINA12)</op>
							<op>reconnect (blockram_1.DI13,iBram{0}.DINA13)</op>
							<op>reconnect (blockram_1.DI14,iBram{0}.DINA14)</op>
							<op>reconnect (blockram_1.DI15,iBram{0}.DINA15)</op>
							<op>reconnect (blockram_1.ADDR0,iBram{0}.ADDRA_0)</op>
							<op>reconnect (blockram_1.ADDR1,iBram{0}.ADDRA_1)</op>
							<op>reconnect (blockram_1.ADDR2,iBram{0}.ADDRA_2)</op>
							<op>reconnect (blockram_1.ADDR3,iBram{0}.ADDRA_3)</op>
							<op>reconnect (blockram_1.ADDR4,iBram{0}.ADDRA_4)</op>
							<op>reconnect (blockram_1.ADDR5,iBram{0}.ADDRA_5)</op>
							<op>reconnect (blockram_1.ADDR6,iBram{0}.ADDRA_6)</op>
							<op>reconnect (blockram_1.ADDR7,iBram{0}.ADDRA_7)</op>
							<op>reconnect (blockram_1.ADDR8,iBram{0}.ADDRA_8)</op>
							<op>reconnect (blockram_1.ADDR9,iBram{0}.ADDRA_9)</op>
							<op>reconnect (blockram_1.ADDR10,iBram{0}.ADDRA_10)</op>
							<op>reconnect (blockram_1.ADDR11,iBram{0}.ADDRA_11)</op>
							<op>reconnect (blockram_1.RST,iBram{0}.RSTA)</op>
							<op>reconnect (blockram_1.EN,iBram{0}.AEN)</op>
							<op>reconnect (blockram_1.WE,iBram{0}.AWE)</op>
							<op>reconnect (blockram_1.CLK,iBram{0}.CKA)</op>
							<op>reconnect (blockram_1.DO0,iBram{0}.DOUTA0)</op>
							<op>reconnect (blockram_1.DO1,iBram{0}.DOUTA1)</op>
							<op>reconnect (blockram_1.DO2,iBram{0}.DOUTA2)</op>
							<op>reconnect (blockram_1.DO3,iBram{0}.DOUTA3)</op>
							<op>reconnect (blockram_1.DO4,iBram{0}.DOUTA4)</op>
							<op>reconnect (blockram_1.DO5,iBram{0}.DOUTA5)</op>
							<op>reconnect (blockram_1.DO6,iBram{0}.DOUTA6)</op>
							<op>reconnect (blockram_1.DO7,iBram{0}.DOUTA7)</op>
							<op>reconnect (blockram_1.DO8,iBram{0}.DOUTA8)</op>
							<op>reconnect (blockram_1.DO9,iBram{0}.DOUTA9)</op>
							<op>reconnect (blockram_1.DO10,iBram{0}.DOUTA10)</op>
							<op>reconnect (blockram_1.DO11,iBram{0}.DOUTA11)</op>
							<op>reconnect (blockram_1.DO12,iBram{0}.DOUTA12)</op>
							<op>reconnect (blockram_1.DO13,iBram{0}.DOUTA13)</op>
							<op>reconnect (blockram_1.DO14,iBram{0}.DOUTA14)</op>
							<op>reconnect (blockram_1.DO15,iBram{0}.DOUTA15)</op>
						</test>
						<test cond="true">
							<op>set_property (iBram{0},CLKAMUX::1)</op>
							<op>set_property (iBram{0},ENAMUX::ENA)</op>
							<op>set_property (iBram{0},WEAMUX::WEA)</op>
							<op>set_property (iBram{0},RSTAMUX::RSTA)</op>
							<op>copy_property (blockram_1,PORT_ATTR,iBram{0},PORTA_ATTR)</op>
							<op>copy_property (blockram_1,INIT_00,iBram{0},INIT_00)</op>
							<op>copy_property (blockram_1,INIT_01,iBram{0},INIT_01)</op>
							<op>copy_property (blockram_1,INIT_02,iBram{0},INIT_02)</op>
							<op>copy_property (blockram_1,INIT_03,iBram{0},INIT_03)</op>
							<op>copy_property (blockram_1,INIT_04,iBram{0},INIT_04)</op>
							<op>copy_property (blockram_1,INIT_05,iBram{0},INIT_05)</op>
							<op>copy_property (blockram_1,INIT_06,iBram{0},INIT_06)</op>
							<op>copy_property (blockram_1,INIT_07,iBram{0},INIT_07)</op>
							<op>copy_property (blockram_1,INIT_08,iBram{0},INIT_08)</op>
							<op>copy_property (blockram_1,INIT_09,iBram{0},INIT_09)</op>
							<op>copy_property (blockram_1,INIT_0A,iBram{0},INIT_0A)</op>
							<op>copy_property (blockram_1,INIT_0B,iBram{0},INIT_0B)</op>
							<op>copy_property (blockram_1,INIT_0C,iBram{0},INIT_0C)</op>
							<op>copy_property (blockram_1,INIT_0D,iBram{0},INIT_0D)</op>
							<op>copy_property (blockram_1,INIT_0E,iBram{0},INIT_0E)</op>
							<op>copy_property (blockram_1,INIT_0F,iBram{0},INIT_0F)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="DRAM"/>
		<layer name="MULTIPLIER"/>
		<layer name="CARRY_CHAIN">
			<rule name="ADDF">
				<left>
					<cell name="ADDF">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="CIN" direction="input"/>
						<port name="X" direction="output"/>
						<port name="COUT" direction="output"/>
						<contents>
							<instance name="addf" cellRef="ADDF" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A" instanceRef="addf"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="B" instanceRef="addf"/>
							</net>
							<net name="CIN">
								<portRef name="CIN"/>
								<portRef name="CI" instanceRef="addf"/>
							</net>
							<net name="X">
								<portRef name="X"/>
								<portRef name="S" instanceRef="addf"/>
							</net>
							<net name="COUT">
								<portRef name="COUT"/>
								<portRef name="CO" instanceRef="addf"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="if_slice_full">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>set_index (slice_inst,INDEX::F,INDEX::G)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==F)">
							<op>copy_property (addf,NAME,slice_inst,FNAME)</op>
							<op>set_property (addf,INIT::6)</op>
							<op>copy_property (addf,INIT,addf,INIT)</op>
							<op>copy_property (addf,INIT,slice_inst,F)</op>
							<op>copy_property (addf,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>reconnect (addf.A,slice_inst.F1)</op>
							<op>reconnect (addf.B,slice_inst.F2)</op>
							<op>reconnect (addf.CI,slice_inst.CIN)</op>
							<op>reconnect (addf.S,slice_inst.X)</op>
							<op>reconnect (addf.CO,slice_inst.COUT)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==G)">
							<op>copy_property (addf,NAME,slice_inst,GNAME)</op>
							<op>set_property (addf,INIT::6)</op>
							<op>copy_property (addf,INIT,addf,INIT)</op>
							<op>copy_property (addf,INIT,slice_inst,G)</op>
							<op>copy_property (addf,INIT_HEX,slice_inst,G#INIT_HEX)</op>
							<op>reconnect (addf.A,slice_inst.G1)</op>
							<op>reconnect (addf.B,slice_inst.G2)</op>
							<op>unhook (addf.CI)</op>
							<op>reconnect (addf.S,slice_inst.Y)</op>
							<op>reconnect (addf.CO,slice_inst.COUT)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==F)">
							<op>set_property (slice_inst,FXMUX::FXOR)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
							<op>set_property (slice_inst,CYINIT::CIN)</op>
							<op>set_property (slice_inst,CY0F::F1)</op>
							<op>set_property (slice_inst,CYSELF::F)</op>
							<op>set_property (slice_inst,COUTUSED::0)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==G)">
							<op>set_property (slice_inst,GYMUX::GXOR)</op>
							<op>set_property (slice_inst,YUSED::0)</op>
							<op>set_property (slice_inst,CYINIT::CIN)</op>
							<op>set_property (slice_inst,CY0G::G1)</op>
							<op>set_property (slice_inst,CYSELG::G)</op>
							<op>set_property (slice_inst,YBMUX::1)</op>
							<op>set_property (slice_inst,COUTUSED::0)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="ADDF_NO_SUM">
				<left>
					<cell name="ADDF_NO_SUM">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="CIN" direction="input"/>
						<port name="COUT" direction="output"/>
						<contents>
							<instance name="addf" cellRef="ADDF" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A" instanceRef="addf"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="B" instanceRef="addf"/>
							</net>
							<net name="CIN">
								<portRef name="CIN"/>
								<portRef name="CI" instanceRef="addf"/>
							</net>
							<net name="COUT">
								<portRef name="COUT"/>
								<portRef name="CO" instanceRef="addf"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="if_slice_full">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>set_index (slice_inst,INDEX::F,INDEX::G)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==F)">
							<op>copy_property (addf,NAME,slice_inst,FNAME)</op>
							<op>set_property (addf,INIT::6)</op>
							<op>copy_property (addf,INIT,addf,INIT)</op>
							<op>copy_property (addf,INIT,slice_inst,F)</op>
							<op>copy_property (addf,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>reconnect (addf.A,slice_inst.F1)</op>
							<op>reconnect (addf.B,slice_inst.F2)</op>
							<op>reconnect (addf.CI,slice_inst.CIN)</op>
							<op>reconnect (addf.CO,slice_inst.COUT)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==G)">
							<op>copy_property (addf,NAME,slice_inst,GNAME)</op>
							<op>set_property (addf,INIT::6)</op>
							<op>copy_property (addf,INIT,addf,INIT)</op>
							<op>copy_property (addf,INIT,slice_inst,G)</op>
							<op>copy_property (addf,INIT_HEX,slice_inst,G#INIT_HEX)</op>
							<op>reconnect (addf.A,slice_inst.G1)</op>
							<op>reconnect (addf.B,slice_inst.G2)</op>
							<op>unhook (addf.CI)</op>
							<op>reconnect (addf.CO,slice_inst.COUT)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==F)">
							<op>set_property (slice_inst,FXMUX::#OFF)</op>
							<op>set_property (slice_inst,XUSED::#OFF)</op>
							<op>set_property (slice_inst,CYINIT::CIN)</op>
							<op>set_property (slice_inst,CY0F::F1)</op>
							<op>set_property (slice_inst,CYSELF::F)</op>
							<op>set_property (slice_inst,COUTUSED::0)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==G)">
							<op>set_property (slice_inst,GYMUX::#OFF)</op>
							<op>set_property (slice_inst,YUSED::#OFF)</op>
							<op>set_property (slice_inst,CYINIT::CIN)</op>
							<op>set_property (slice_inst,CY0G::G1)</op>
							<op>set_property (slice_inst,CYSELG::G)</op>
							<op>set_property (slice_inst,YBMUX::1)</op>
							<op>set_property (slice_inst,COUTUSED::0)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="ADDF_NO_COUT">
				<left>
					<cell name="ADDF_NO_COUT">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="CIN" direction="input"/>
						<port name="X" direction="output"/>
						<contents>
							<instance name="addf" cellRef="ADDF" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A" instanceRef="addf"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="B" instanceRef="addf"/>
							</net>
							<net name="CIN">
								<portRef name="CIN"/>
								<portRef name="CI" instanceRef="addf"/>
							</net>
							<net name="X">
								<portRef name="X"/>
								<portRef name="S" instanceRef="addf"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="if_slice_full">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>set_index (slice_inst,INDEX::F,INDEX::G)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==F)">
							<op>copy_property (addf,NAME,slice_inst,FNAME)</op>
							<op>set_property (addf,INIT::6)</op>
							<op>copy_property (addf,INIT,addf,INIT)</op>
							<op>copy_property (addf,INIT,slice_inst,F)</op>
							<op>copy_property (addf,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>reconnect (addf.A,slice_inst.F1)</op>
							<op>reconnect (addf.B,slice_inst.F2)</op>
							<op>reconnect (addf.CI,slice_inst.CIN)</op>
							<op>reconnect (addf.S,slice_inst.X)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==G)">
							<op>copy_property (addf,NAME,slice_inst,GNAME)</op>
							<op>set_property (addf,INIT::6)</op>
							<op>copy_property (addf,INIT,addf,INIT)</op>
							<op>copy_property (addf,INIT,slice_inst,G)</op>
							<op>copy_property (addf,INIT_HEX,slice_inst,G#INIT_HEX)</op>
							<op>reconnect (addf.A,slice_inst.G1)</op>
							<op>reconnect (addf.B,slice_inst.G2)</op>
							<op>unhook (addf.CI)</op>
							<op>reconnect (addf.S,slice_inst.Y)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==F)">
							<op>set_property (slice_inst,FXMUX::FXOR)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
							<op>set_property (slice_inst,CYINIT::CIN)</op>
							<op>set_property (slice_inst,COUTUSED::#OFF)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==G)">
							<op>set_property (slice_inst,GYMUX::GXOR)</op>
							<op>set_property (slice_inst,YUSED::0)</op>
							<op>set_property (slice_inst,CYINIT::CIN)</op>
							<op>set_property (slice_inst,YBMUX::1)</op>
							<op>set_property (slice_inst,COUTUSED::#OFF)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="LUT6"/>
		<layer name="LUT5">
			<rule name="LUT5_STD">
				<left>
					<cell name="LUT5_STD">
						<port name="A1" direction="input"/>
						<port name="A2" direction="input"/>
						<port name="A3" direction="input"/>
						<port name="A4" direction="input"/>
						<port name="S" direction="input"/>
						<port name="O" direction="output" connected="true"/>
						<contents>
							<instance name="lut5" cellRef="LUT5" libraryRef="cell_lib"/>
							<net name="A1">
								<portRef name="A1"/>
								<portRef name="ADR0" instanceRef="lut5"/>
							</net>
							<net name="A2">
								<portRef name="A2"/>
								<portRef name="ADR1" instanceRef="lut5"/>
							</net>
							<net name="A3">
								<portRef name="A3"/>
								<portRef name="ADR2" instanceRef="lut5"/>
							</net>
							<net name="A4">
								<portRef name="A4"/>
								<portRef name="ADR3" instanceRef="lut5"/>
							</net>
							<net name="S">
								<portRef name="S"/>
								<portRef name="ADR4" instanceRef="lut5"/>
							</net>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="lut5"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>dupconnect (lut5.ADR0,slice_inst.F1)</op>
							<op>dupconnect (lut5.ADR1,slice_inst.F2)</op>
							<op>dupconnect (lut5.ADR2,slice_inst.F3)</op>
							<op>dupconnect (lut5.ADR3,slice_inst.F4)</op>
							<op>reconnect (lut5.ADR0,slice_inst.G1)</op>
							<op>reconnect (lut5.ADR1,slice_inst.G2)</op>
							<op>reconnect (lut5.ADR2,slice_inst.G3)</op>
							<op>reconnect (lut5.ADR3,slice_inst.G4)</op>
							<op>reconnect (lut5.ADR4,slice_inst.BX)</op>
							<op>reconnect (lut5.O,slice_inst.X)</op>
						</test>
						<test cond="true">
							<op>copy_property (lut5,INIT_1,lut5,INIT)</op>
							<op>copy_property (lut5,INIT,slice_inst,F)</op>
							<op>copy_property (lut5,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>copy_property (lut5,INIT_2,lut5,INIT)</op>
							<op>copy_property (lut5,INIT,slice_inst,G)</op>
							<op>copy_property (lut5,INIT_HEX,slice_inst,G#INIT_HEX)</op>
							<op>copy_property (lut5,NAME,slice_inst,FNAME)</op>
							<op>set_property (slice_inst,GNAME::lut5_g)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,BXMUX::BX)</op>
							<op>set_property (slice_inst,FXMUX::F5)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="SLICE">
			<rule name="LUT_2_FF_2_CS">
				<left>
					<cell name="LUT_2_FF_2_CS">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="F3" direction="input"/>
						<port name="F4" direction="input"/>
						<port name="G1" direction="input"/>
						<port name="G2" direction="input"/>
						<port name="G3" direction="input"/>
						<port name="G4" direction="input"/>
						<port name="CLK" direction="input"/>
						<port name="CE" direction="input"/>
						<port name="SR" direction="input"/>
						<port name="X" direction="output" connected="true"/>
						<port name="XQ" direction="output" connected="true"/>
						<port name="Y" direction="output" connected="true"/>
						<port name="YQ" direction="output" connected="true"/>
						<contents>
							<instance name="f" cellRef="LUT" libraryRef="cell_lib"/>
							<instance name="ffx" cellRef="FF" libraryRef="cell_lib"/>
							<instance name="g" cellRef="LUT" libraryRef="cell_lib"/>
							<instance name="ffy" cellRef="FF" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A1" instanceRef="f"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="A2" instanceRef="f"/>
							</net>
							<net name="F3">
								<portRef name="F3"/>
								<portRef name="A3" instanceRef="f"/>
							</net>
							<net name="F4">
								<portRef name="F4"/>
								<portRef name="A4" instanceRef="f"/>
							</net>
							<net name="G1">
								<portRef name="G1"/>
								<portRef name="A1" instanceRef="g"/>
							</net>
							<net name="G2">
								<portRef name="G2"/>
								<portRef name="A2" instanceRef="g"/>
							</net>
							<net name="G3">
								<portRef name="G3"/>
								<portRef name="A3" instanceRef="g"/>
							</net>
							<net name="G4">
								<portRef name="G4"/>
								<portRef name="A4" instanceRef="g"/>
							</net>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CK" instanceRef="ffx"/>
								<portRef name="CK" instanceRef="ffy"/>
							</net>
							<net name="CE">
								<portRef name="CE"/>
								<portRef name="CE" instanceRef="ffx"/>
								<portRef name="CE" instanceRef="ffy"/>
							</net>
							<net name="SR">
								<portRef name="SR"/>
								<portRef name="INIT" instanceRef="ffx"/>
								<portRef name="INIT" instanceRef="ffy"/>
							</net>
							<net name="X">
								<portRef name="X"/>
								<portRef name="D" instanceRef="f"/>
								<portRef name="D" instanceRef="ffx"/>
							</net>
							<net name="XQ">
								<portRef name="XQ"/>
								<portRef name="Q" instanceRef="ffx"/>
							</net>
							<net name="Y">
								<portRef name="Y"/>
								<portRef name="D" instanceRef="g"/>
								<portRef name="D" instanceRef="ffy"/>
							</net>
							<net name="YQ">
								<portRef name="YQ"/>
								<portRef name="Q" instanceRef="ffy"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (f.A1,slice_inst.F1)</op>
							<op>reconnect (f.A2,slice_inst.F2)</op>
							<op>reconnect (f.A3,slice_inst.F3)</op>
							<op>reconnect (f.A4,slice_inst.F4)</op>
							<op>reconnect (f.D,slice_inst.X)</op>
							<op>reconnect (ffx.Q,slice_inst.XQ)</op>
							<op>reconnect (ffx.CK,slice_inst.CLK)</op>
							<op>reconnect (ffx.CE,slice_inst.CE)</op>
							<op>reconnect (ffx.INIT,slice_inst.SR)</op>
							<op>reconnect (g.A1,slice_inst.G1)</op>
							<op>reconnect (g.A2,slice_inst.G2)</op>
							<op>reconnect (g.A3,slice_inst.G3)</op>
							<op>reconnect (g.A4,slice_inst.G4)</op>
							<op>reconnect (g.D,slice_inst.Y)</op>
							<op>reconnect (ffy.Q,slice_inst.YQ)</op>
						</test>
						<test cond="true">
							<op>copy_property (f,INIT,slice_inst,F)</op>
							<op>copy_property (f,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>copy_property (ffx,FFXY,slice_inst,FFX)</op>
							<op>copy_property (ffx,INITXY,slice_inst,INITX)</op>
							<op>copy_property (g,INIT,slice_inst,G)</op>
							<op>copy_property (g,INIT_HEX,slice_inst,G#INIT_HEX)</op>
							<op>copy_property (ffy,FFXY,slice_inst,FFY)</op>
							<op>copy_property (ffy,INITXY,slice_inst,INITY)</op>
							<op>copy_property (f,NAME,slice_inst,FNAME)</op>
							<op>copy_property (g,NAME,slice_inst,GNAME)</op>
						</test>
						<test cond="true">
							<op>clone_property (ffx,slice_inst,SYNC_ATTR,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CEMUX,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CKINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRMUX,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRFFMUX,#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::F)</op>
							<op>set_property (slice_inst,DXMUX::1)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
							<op>set_property (slice_inst,GYMUX::G)</op>
							<op>set_property (slice_inst,DYMUX::1)</op>
							<op>set_property (slice_inst,YUSED::0)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,BXMUX::#OFF)</op>
							<op>set_property (slice_inst,BYMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,F5USED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,CYINIT::#OFF)</op>
							<op>set_property (slice_inst,CY0F::#OFF)</op>
							<op>set_property (slice_inst,CYSELF::#OFF)</op>
							<op>set_property (slice_inst,XBUSED::#OFF)</op>
							<op>set_property (slice_inst,CY0G::#OFF)</op>
							<op>set_property (slice_inst,CYSELG::#OFF)</op>
							<op>set_property (slice_inst,YBMUX::#OFF)</op>
							<op>set_property (slice_inst,COUTUSED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,REVUSED::#OFF)</op>
							<op>set_property (slice_inst,RAMCONFIG::#OFF)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="LUT_2_FF_2_S">
				<left>
					<cell name="LUT_2_FF_2_S">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="F3" direction="input"/>
						<port name="F4" direction="input"/>
						<port name="G1" direction="input"/>
						<port name="G2" direction="input"/>
						<port name="G3" direction="input"/>
						<port name="G4" direction="input"/>
						<port name="CLK" direction="input"/>
						<port name="CE" direction="input"/>
						<port name="SR" direction="input"/>
						<port name="XQ" direction="output" connected="true"/>
						<port name="YQ" direction="output" connected="true"/>
						<contents>
							<instance name="f" cellRef="LUT" libraryRef="cell_lib"/>
							<instance name="ffx" cellRef="FF" libraryRef="cell_lib"/>
							<instance name="g" cellRef="LUT" libraryRef="cell_lib"/>
							<instance name="ffy" cellRef="FF" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A1" instanceRef="f"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="A2" instanceRef="f"/>
							</net>
							<net name="F3">
								<portRef name="F3"/>
								<portRef name="A3" instanceRef="f"/>
							</net>
							<net name="F4">
								<portRef name="F4"/>
								<portRef name="A4" instanceRef="f"/>
							</net>
							<net name="G1">
								<portRef name="G1"/>
								<portRef name="A1" instanceRef="g"/>
							</net>
							<net name="G2">
								<portRef name="G2"/>
								<portRef name="A2" instanceRef="g"/>
							</net>
							<net name="G3">
								<portRef name="G3"/>
								<portRef name="A3" instanceRef="g"/>
							</net>
							<net name="G4">
								<portRef name="G4"/>
								<portRef name="A4" instanceRef="g"/>
							</net>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CK" instanceRef="ffx"/>
								<portRef name="CK" instanceRef="ffy"/>
							</net>
							<net name="CE">
								<portRef name="CE"/>
								<portRef name="CE" instanceRef="ffx"/>
								<portRef name="CE" instanceRef="ffy"/>
							</net>
							<net name="SR">
								<portRef name="SR"/>
								<portRef name="INIT" instanceRef="ffx"/>
								<portRef name="INIT" instanceRef="ffy"/>
							</net>
							<net name="XQ">
								<portRef name="XQ"/>
								<portRef name="Q" instanceRef="ffx"/>
							</net>
							<net name="YQ">
								<portRef name="YQ"/>
								<portRef name="Q" instanceRef="ffy"/>
							</net>
							<net name="lut_f_o">
								<portRef name="D" instanceRef="f"/>
								<portRef name="D" instanceRef="ffx"/>
							</net>
							<net name="lut_g_o">
								<portRef name="D" instanceRef="g"/>
								<portRef name="D" instanceRef="ffy"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (f.A1,slice_inst.F1)</op>
							<op>reconnect (f.A2,slice_inst.F2)</op>
							<op>reconnect (f.A3,slice_inst.F3)</op>
							<op>reconnect (f.A4,slice_inst.F4)</op>
							<op>reconnect (ffx.Q,slice_inst.XQ)</op>
							<op>reconnect (ffx.CK,slice_inst.CLK)</op>
							<op>reconnect (ffx.CE,slice_inst.CE)</op>
							<op>reconnect (ffx.INIT,slice_inst.SR)</op>
							<op>reconnect (g.A1,slice_inst.G1)</op>
							<op>reconnect (g.A2,slice_inst.G2)</op>
							<op>reconnect (g.A3,slice_inst.G3)</op>
							<op>reconnect (g.A4,slice_inst.G4)</op>
							<op>reconnect (ffy.Q,slice_inst.YQ)</op>
						</test>
						<test cond="true">
							<op>copy_property (f,INIT,slice_inst,F)</op>
							<op>copy_property (f,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>copy_property (ffx,FFXY,slice_inst,FFX)</op>
							<op>copy_property (ffx,INITXY,slice_inst,INITX)</op>
							<op>copy_property (g,INIT,slice_inst,G)</op>
							<op>copy_property (g,INIT_HEX,slice_inst,G#INIT_HEX)</op>
							<op>copy_property (ffy,FFXY,slice_inst,FFY)</op>
							<op>copy_property (ffy,INITXY,slice_inst,INITY)</op>
							<op>copy_property (f,NAME,slice_inst,FNAME)</op>
							<op>copy_property (g,NAME,slice_inst,GNAME)</op>
						</test>
						<test cond="true">
							<op>clone_property (ffx,slice_inst,SYNC_ATTR,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CEMUX,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CKINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRMUX,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRFFMUX,#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::F)</op>
							<op>set_property (slice_inst,DXMUX::1)</op>
							<op>set_property (slice_inst,XUSED::#OFF)</op>
							<op>set_property (slice_inst,GYMUX::G)</op>
							<op>set_property (slice_inst,DYMUX::1)</op>
							<op>set_property (slice_inst,YUSED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,BXMUX::#OFF)</op>
							<op>set_property (slice_inst,BYMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,F5USED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,CYINIT::#OFF)</op>
							<op>set_property (slice_inst,CY0F::#OFF)</op>
							<op>set_property (slice_inst,CYSELF::#OFF)</op>
							<op>set_property (slice_inst,XBUSED::#OFF)</op>
							<op>set_property (slice_inst,CY0G::#OFF)</op>
							<op>set_property (slice_inst,CYSELG::#OFF)</op>
							<op>set_property (slice_inst,YBMUX::#OFF)</op>
							<op>set_property (slice_inst,COUTUSED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,REVUSED::#OFF)</op>
							<op>set_property (slice_inst,RAMCONFIG::#OFF)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="LUT_1_FF_1_CS">
				<left>
					<cell name="LUT_1_FF_1_CS">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="F3" direction="input"/>
						<port name="F4" direction="input"/>
						<port name="CLK" direction="input"/>
						<port name="CE" direction="input"/>
						<port name="SR" direction="input"/>
						<port name="X" direction="output" connected="true"/>
						<port name="XQ" direction="output" connected="true"/>
						<contents>
							<instance name="f" cellRef="LUT" libraryRef="cell_lib"/>
							<instance name="ffx" cellRef="FF" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A1" instanceRef="f"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="A2" instanceRef="f"/>
							</net>
							<net name="F3">
								<portRef name="F3"/>
								<portRef name="A3" instanceRef="f"/>
							</net>
							<net name="F4">
								<portRef name="F4"/>
								<portRef name="A4" instanceRef="f"/>
							</net>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CK" instanceRef="ffx"/>
							</net>
							<net name="CE">
								<portRef name="CE"/>
								<portRef name="CE" instanceRef="ffx"/>
							</net>
							<net name="SR">
								<portRef name="SR"/>
								<portRef name="INIT" instanceRef="ffx"/>
							</net>
							<net name="X">
								<portRef name="X"/>
								<portRef name="D" instanceRef="f"/>
								<portRef name="D" instanceRef="ffx"/>
							</net>
							<net name="XQ">
								<portRef name="XQ"/>
								<portRef name="Q" instanceRef="ffx"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (f.A1,slice_inst.F1)</op>
							<op>reconnect (f.A2,slice_inst.F2)</op>
							<op>reconnect (f.A3,slice_inst.F3)</op>
							<op>reconnect (f.A4,slice_inst.F4)</op>
							<op>reconnect (ffx.CK,slice_inst.CLK)</op>
							<op>reconnect (ffx.CE,slice_inst.CE)</op>
							<op>reconnect (ffx.INIT,slice_inst.SR)</op>
							<op>reconnect (f.D,slice_inst.X)</op>
							<op>reconnect (ffx.Q,slice_inst.XQ)</op>
						</test>
						<test cond="true">
							<op>copy_property (f,INIT,slice_inst,F)</op>
							<op>copy_property (f,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>copy_property (ffx,FFXY,slice_inst,FFX)</op>
							<op>copy_property (ffx,INITXY,slice_inst,INITX)</op>
							<op>set_property (slice_inst,G::#OFF)</op>
							<op>set_property (slice_inst,FFY::#OFF)</op>
							<op>set_property (slice_inst,INITY::#OFF)</op>
							<op>copy_property (f,NAME,slice_inst,FNAME)</op>
						</test>
						<test cond="true">
							<op>clone_property (ffx,slice_inst,SYNC_ATTR,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CEMUX,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CKINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRMUX,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRFFMUX,#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::F)</op>
							<op>set_property (slice_inst,DXMUX::1)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
							<op>set_property (slice_inst,GYMUX::#OFF)</op>
							<op>set_property (slice_inst,DYMUX::#OFF)</op>
							<op>set_property (slice_inst,YUSED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,BXMUX::#OFF)</op>
							<op>set_property (slice_inst,BYMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,F5USED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,CYINIT::#OFF)</op>
							<op>set_property (slice_inst,CY0F::#OFF)</op>
							<op>set_property (slice_inst,CYSELF::#OFF)</op>
							<op>set_property (slice_inst,XBUSED::#OFF)</op>
							<op>set_property (slice_inst,CY0G::#OFF)</op>
							<op>set_property (slice_inst,CYSELG::#OFF)</op>
							<op>set_property (slice_inst,YBMUX::#OFF)</op>
							<op>set_property (slice_inst,COUTUSED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,REVUSED::#OFF)</op>
							<op>set_property (slice_inst,RAMCONFIG::#OFF)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="LUT_1_FF_1_S">
				<left>
					<cell name="LUT_1_FF_1_S">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="F3" direction="input"/>
						<port name="F4" direction="input"/>
						<port name="CLK" direction="input"/>
						<port name="CE" direction="input"/>
						<port name="SR" direction="input"/>
						<port name="XQ" direction="output" connected="true"/>
						<contents>
							<instance name="f" cellRef="LUT" libraryRef="cell_lib"/>
							<instance name="ffx" cellRef="FF" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A1" instanceRef="f"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="A2" instanceRef="f"/>
							</net>
							<net name="F3">
								<portRef name="F3"/>
								<portRef name="A3" instanceRef="f"/>
							</net>
							<net name="F4">
								<portRef name="F4"/>
								<portRef name="A4" instanceRef="f"/>
							</net>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CK" instanceRef="ffx"/>
							</net>
							<net name="CE">
								<portRef name="CE"/>
								<portRef name="CE" instanceRef="ffx"/>
							</net>
							<net name="SR">
								<portRef name="SR"/>
								<portRef name="INIT" instanceRef="ffx"/>
							</net>
							<net name="XQ">
								<portRef name="XQ"/>
								<portRef name="Q" instanceRef="ffx"/>
							</net>
							<net name="lut_o">
								<portRef name="D" instanceRef="f"/>
								<portRef name="D" instanceRef="ffx"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (f.A1,slice_inst.F1)</op>
							<op>reconnect (f.A2,slice_inst.F2)</op>
							<op>reconnect (f.A3,slice_inst.F3)</op>
							<op>reconnect (f.A4,slice_inst.F4)</op>
							<op>reconnect (ffx.CK,slice_inst.CLK)</op>
							<op>reconnect (ffx.CE,slice_inst.CE)</op>
							<op>reconnect (ffx.INIT,slice_inst.SR)</op>
							<op>reconnect (ffx.Q,slice_inst.XQ)</op>
						</test>
						<test cond="true">
							<op>copy_property (f,INIT,slice_inst,F)</op>
							<op>copy_property (f,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>copy_property (ffx,FFXY,slice_inst,FFX)</op>
							<op>copy_property (ffx,INITXY,slice_inst,INITX)</op>
							<op>set_property (slice_inst,G::#OFF)</op>
							<op>set_property (slice_inst,FFY::#OFF)</op>
							<op>set_property (slice_inst,INITY::#OFF)</op>
							<op>copy_property (f,NAME,slice_inst,FNAME)</op>
						</test>
						<test cond="true">
							<op>clone_property (ffx,slice_inst,SYNC_ATTR,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CEMUX,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CKINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRMUX,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRFFMUX,#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::F)</op>
							<op>set_property (slice_inst,DXMUX::1)</op>
							<op>set_property (slice_inst,XUSED::#OFF)</op>
							<op>set_property (slice_inst,GYMUX::#OFF)</op>
							<op>set_property (slice_inst,DYMUX::#OFF)</op>
							<op>set_property (slice_inst,YUSED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,BXMUX::#OFF)</op>
							<op>set_property (slice_inst,BYMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,F5USED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,CYINIT::#OFF)</op>
							<op>set_property (slice_inst,CY0F::#OFF)</op>
							<op>set_property (slice_inst,CYSELF::#OFF)</op>
							<op>set_property (slice_inst,XBUSED::#OFF)</op>
							<op>set_property (slice_inst,CY0G::#OFF)</op>
							<op>set_property (slice_inst,CYSELG::#OFF)</op>
							<op>set_property (slice_inst,YBMUX::#OFF)</op>
							<op>set_property (slice_inst,COUTUSED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,REVUSED::#OFF)</op>
							<op>set_property (slice_inst,RAMCONFIG::#OFF)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="LUT_2_C">
				<left>
					<cell name="LUT_2_C">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="F3" direction="input"/>
						<port name="F4" direction="input"/>
						<port name="G1" direction="input"/>
						<port name="G2" direction="input"/>
						<port name="G3" direction="input"/>
						<port name="G4" direction="input"/>
						<port name="X" direction="output" connected="true"/>
						<port name="Y" direction="output" connected="true"/>
						<contents>
							<instance name="f" cellRef="LUT" libraryRef="cell_lib"/>
							<instance name="g" cellRef="LUT" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A1" instanceRef="f"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="A2" instanceRef="f"/>
							</net>
							<net name="F3">
								<portRef name="F3"/>
								<portRef name="A3" instanceRef="f"/>
							</net>
							<net name="F4">
								<portRef name="F4"/>
								<portRef name="A4" instanceRef="f"/>
							</net>
							<net name="G1">
								<portRef name="G1"/>
								<portRef name="A1" instanceRef="g"/>
							</net>
							<net name="G2">
								<portRef name="G2"/>
								<portRef name="A2" instanceRef="g"/>
							</net>
							<net name="G3">
								<portRef name="G3"/>
								<portRef name="A3" instanceRef="g"/>
							</net>
							<net name="G4">
								<portRef name="G4"/>
								<portRef name="A4" instanceRef="g"/>
							</net>
							<net name="X">
								<portRef name="X"/>
								<portRef name="D" instanceRef="f"/>
							</net>
							<net name="Y">
								<portRef name="Y"/>
								<portRef name="D" instanceRef="g"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (f.A1,slice_inst.F1)</op>
							<op>reconnect (f.A2,slice_inst.F2)</op>
							<op>reconnect (f.A3,slice_inst.F3)</op>
							<op>reconnect (f.A4,slice_inst.F4)</op>
							<op>reconnect (f.D,slice_inst.X)</op>
							<op>reconnect (g.A1,slice_inst.G1)</op>
							<op>reconnect (g.A2,slice_inst.G2)</op>
							<op>reconnect (g.A3,slice_inst.G3)</op>
							<op>reconnect (g.A4,slice_inst.G4)</op>
							<op>reconnect (g.D,slice_inst.Y)</op>
						</test>
						<test cond="true">
							<op>copy_property (f,INIT,slice_inst,F)</op>
							<op>copy_property (f,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>set_property (slice_inst,FFX::#OFF)</op>
							<op>set_property (slice_inst,INITX::#OFF)</op>
							<op>copy_property (g,INIT,slice_inst,G)</op>
							<op>copy_property (g,INIT_HEX,slice_inst,G#INIT_HEX)</op>
							<op>set_property (slice_inst,FFY::#OFF)</op>
							<op>set_property (slice_inst,INITY::#OFF)</op>
							<op>copy_property (f,NAME,slice_inst,FNAME)</op>
							<op>copy_property (g,NAME,slice_inst,GNAME)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,SYNC_ATTR::#OFF)</op>
							<op>set_property (slice_inst,CEMUX::#OFF)</op>
							<op>set_property (slice_inst,CKINV::#OFF)</op>
							<op>set_property (slice_inst,SRMUX::#OFF)</op>
							<op>set_property (slice_inst,SRFFMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::F)</op>
							<op>set_property (slice_inst,DXMUX::#OFF)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
							<op>set_property (slice_inst,GYMUX::G)</op>
							<op>set_property (slice_inst,DYMUX::#OFF)</op>
							<op>set_property (slice_inst,YUSED::0)</op>
						</test>
						<!--test cond="true">
							<op>set_property (slice_inst,BXMUX::#OFF)</op>
							<op>set_property (slice_inst,BYMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,F5USED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,CYINIT::#OFF)</op>
							<op>set_property (slice_inst,CY0F::#OFF)</op>
							<op>set_property (slice_inst,CYSELF::#OFF)</op>
							<op>set_property (slice_inst,XBUSED::#OFF)</op>
							<op>set_property (slice_inst,CY0G::#OFF)</op>
							<op>set_property (slice_inst,CYSELG::#OFF)</op>
							<op>set_property (slice_inst,YBMUX::#OFF)</op>
							<op>set_property (slice_inst,COUTUSED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,REVUSED::#OFF)</op>
							<op>set_property (slice_inst,RAMCONFIG::#OFF)</op>
						</test-->
					</operations>
				</right>
			</rule>
			<rule name="FF_2_S">
				<left>
					<cell name="FF_2_S">
						<port name="BX" direction="input"/>
						<port name="BY" direction="input"/>
						<port name="CLK" direction="input"/>
						<port name="CE" direction="input"/>
						<port name="SR" direction="input"/>
						<port name="XQ" direction="output" connected="true"/>
						<port name="YQ" direction="output" connected="true"/>
						<contents>
							<instance name="ffx" cellRef="FF" libraryRef="cell_lib"/>
							<instance name="ffy" cellRef="FF" libraryRef="cell_lib"/>
							<net name="BX">
								<portRef name="BX"/>
								<portRef name="D" instanceRef="ffx"/>
							</net>
							<net name="BY">
								<portRef name="BY"/>
								<portRef name="D" instanceRef="ffy"/>
							</net>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CK" instanceRef="ffx"/>
								<portRef name="CK" instanceRef="ffy"/>
							</net>
							<net name="CE">
								<portRef name="CE"/>
								<portRef name="CE" instanceRef="ffx"/>
								<portRef name="CE" instanceRef="ffy"/>
							</net>
							<net name="SR">
								<portRef name="SR"/>
								<portRef name="INIT" instanceRef="ffx"/>
								<portRef name="INIT" instanceRef="ffy"/>
							</net>
							<net name="XQ">
								<portRef name="XQ"/>
								<portRef name="Q" instanceRef="ffx"/>
							</net>
							<net name="YQ">
								<portRef name="YQ"/>
								<portRef name="Q" instanceRef="ffy"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (ffx.D,slice_inst.BX)</op>
							<op>reconnect (ffx.Q,slice_inst.XQ)</op>
							<op>reconnect (ffx.CK,slice_inst.CLK)</op>
							<op>reconnect (ffx.CE,slice_inst.CE)</op>
							<op>reconnect (ffx.INIT,slice_inst.SR)</op>
							<op>reconnect (ffy.D,slice_inst.BY)</op>
							<op>reconnect (ffy.Q,slice_inst.YQ)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,F::#OFF)</op>
							<op>copy_property (ffx,FFXY,slice_inst,FFX)</op>
							<op>copy_property (ffx,INITXY,slice_inst,INITX)</op>
							<op>set_property (slice_inst,G::#OFF)</op>
							<op>copy_property (ffy,FFXY,slice_inst,FFY)</op>
							<op>copy_property (ffy,INITXY,slice_inst,INITY)</op>
						</test>
						<test cond="true">
							<op>clone_property (ffx,slice_inst,SYNC_ATTR,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CEMUX,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CKINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRMUX,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRFFMUX,#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::#OFF)</op>
							<op>set_property (slice_inst,DXMUX::0)</op>
							<op>set_property (slice_inst,XUSED::#OFF)</op>
							<op>set_property (slice_inst,GYMUX::#OFF)</op>
							<op>set_property (slice_inst,DYMUX::0)</op>
							<op>set_property (slice_inst,YUSED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,BXMUX::BX)</op>
							<op>set_property (slice_inst,BYMUX::BY)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,F5USED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,CYINIT::#OFF)</op>
							<op>set_property (slice_inst,CY0F::#OFF)</op>
							<op>set_property (slice_inst,CYSELF::#OFF)</op>
							<op>set_property (slice_inst,XBUSED::#OFF)</op>
							<op>set_property (slice_inst,CY0G::#OFF)</op>
							<op>set_property (slice_inst,CYSELG::#OFF)</op>
							<op>set_property (slice_inst,YBMUX::#OFF)</op>
							<op>set_property (slice_inst,COUTUSED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,REVUSED::#OFF)</op>
							<op>set_property (slice_inst,RAMCONFIG::#OFF)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="LUT_1_C">
				<left>
					<cell name="LUT_1_C">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="F3" direction="input"/>
						<port name="F4" direction="input"/>
						<port name="X" direction="output" connected="true"/>
						<contents>
							<instance name="f" cellRef="LUT" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A1" instanceRef="f"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="A2" instanceRef="f"/>
							</net>
							<net name="F3">
								<portRef name="F3"/>
								<portRef name="A3" instanceRef="f"/>
							</net>
							<net name="F4">
								<portRef name="F4"/>
								<portRef name="A4" instanceRef="f"/>
							</net>
							<net name="X">
								<portRef name="X"/>
								<portRef name="D" instanceRef="f"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (f.A1,slice_inst.F1)</op>
							<op>reconnect (f.A2,slice_inst.F2)</op>
							<op>reconnect (f.A3,slice_inst.F3)</op>
							<op>reconnect (f.A4,slice_inst.F4)</op>
							<op>reconnect (f.D,slice_inst.X)</op>
						</test>
						<test cond="true">
							<op>copy_property (f,INIT,slice_inst,F)</op>
							<op>copy_property (f,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>copy_property (f,NAME,slice_inst,FNAME)</op>
							<op>set_property (slice_inst,FFX::#OFF)</op>
							<op>set_property (slice_inst,INITX::#OFF)</op>
							<op>set_property (slice_inst,G::#OFF)</op>
							<op>set_property (slice_inst,FFY::#OFF)</op>
							<op>set_property (slice_inst,INITY::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,SYNC_ATTR::#OFF)</op>
							<op>set_property (slice_inst,CEMUX::#OFF)</op>
							<op>set_property (slice_inst,CKINV::#OFF)</op>
							<op>set_property (slice_inst,SRMUX::#OFF)</op>
							<op>set_property (slice_inst,SRFFMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::F)</op>
							<op>set_property (slice_inst,DXMUX::#OFF)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
							<op>set_property (slice_inst,GYMUX::#OFF)</op>
							<op>set_property (slice_inst,DYMUX::#OFF)</op>
							<op>set_property (slice_inst,YUSED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,BXMUX::#OFF)</op>
							<op>set_property (slice_inst,BYMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,F5USED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,CYINIT::#OFF)</op>
							<op>set_property (slice_inst,CY0F::#OFF)</op>
							<op>set_property (slice_inst,CYSELF::#OFF)</op>
							<op>set_property (slice_inst,XBUSED::#OFF)</op>
							<op>set_property (slice_inst,CY0G::#OFF)</op>
							<op>set_property (slice_inst,CYSELG::#OFF)</op>
							<op>set_property (slice_inst,YBMUX::#OFF)</op>
							<op>set_property (slice_inst,COUTUSED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,REVUSED::#OFF)</op>
							<op>set_property (slice_inst,RAMCONFIG::#OFF)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="FF_1_S">
				<left>
					<cell name="FF_1_S">
						<port name="BX" direction="input"/>
						<port name="CLK" direction="input"/>
						<port name="CE" direction="input"/>
						<port name="SR" direction="input"/>
						<port name="XQ" direction="output" connected="true"/>
						<contents>
							<instance name="ffx" cellRef="FF" libraryRef="cell_lib"/>
							<net name="BX">
								<portRef name="BX"/>
								<portRef name="D" instanceRef="ffx"/>
							</net>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CK" instanceRef="ffx"/>
							</net>
							<net name="CE">
								<portRef name="CE"/>
								<portRef name="CE" instanceRef="ffx"/>
							</net>
							<net name="SR">
								<portRef name="SR"/>
								<portRef name="INIT" instanceRef="ffx"/>
							</net>
							<net name="XQ">
								<portRef name="XQ"/>
								<portRef name="Q" instanceRef="ffx"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (ffx.D,slice_inst.BX)</op>
							<op>reconnect (ffx.CK,slice_inst.CLK)</op>
							<op>reconnect (ffx.CE,slice_inst.CE)</op>
							<op>reconnect (ffx.INIT,slice_inst.SR)</op>
							<op>reconnect (ffx.Q,slice_inst.XQ)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,F::#OFF)</op>
							<op>copy_property (ffx,FFXY,slice_inst,FFX)</op>
							<op>copy_property (ffx,INITXY,slice_inst,INITX)</op>
							<op>set_property (slice_inst,G::#OFF)</op>
							<op>set_property (slice_inst,FFY::#OFF)</op>
							<op>set_property (slice_inst,INITY::#OFF)</op>
						</test>
						<test cond="true">
							<op>clone_property (ffx,slice_inst,SYNC_ATTR,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CEMUX,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CKINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRMUX,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRFFMUX,#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::#OFF)</op>
							<op>set_property (slice_inst,DXMUX::0)</op>
							<op>set_property (slice_inst,XUSED::#OFF)</op>
							<op>set_property (slice_inst,GYMUX::#OFF)</op>
							<op>set_property (slice_inst,DYMUX::#OFF)</op>
							<op>set_property (slice_inst,YUSED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,BXMUX::BX)</op>
							<op>set_property (slice_inst,BYMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,F5USED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,CYINIT::#OFF)</op>
							<op>set_property (slice_inst,CY0F::#OFF)</op>
							<op>set_property (slice_inst,CYSELF::#OFF)</op>
							<op>set_property (slice_inst,XBUSED::#OFF)</op>
							<op>set_property (slice_inst,CY0G::#OFF)</op>
							<op>set_property (slice_inst,CYSELG::#OFF)</op>
							<op>set_property (slice_inst,YBMUX::#OFF)</op>
							<op>set_property (slice_inst,COUTUSED::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,REVUSED::#OFF)</op>
							<op>set_property (slice_inst,RAMCONFIG::#OFF)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="IOB">
			<rule name="INOUT_IOB">
				<left>
					<cell name="INOUT_IOB">
						<port name="I" direction="input" connected="true"/>
						<port name="T" direction="input" connected="true"/>
						<port name="O" direction="output" connected="true"/>
						<port name="IO" direction="inout" connected="true"/>
						<contents>
							<instance name="tbuf" cellRef="TBUF" libraryRef="cell_lib"/>
							<instance name="ibuf" cellRef="IBUF" libraryRef="cell_lib"/>
							<instance name="iopad" cellRef="IOPAD" libraryRef="cell_lib"/>
							<net name="I">
								<portRef name="I"/>
								<portRef name="A" instanceRef="tbuf"/>
							</net>
							<net name="T">
								<portRef name="T"/>
								<portRef name="OE" instanceRef="tbuf"/>
							</net>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="ibuf"/>
							</net>
							<net name="IO">
								<portRef name="PAD" instanceRef="iopad"/>
								<portRef name="Y" instanceRef="tbuf"/>
								<portRef name="I" instanceRef="ibuf"/>
								<portRef name="IO"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cIob{0},work_lib,iob,template_work_lib)</op-->
							<op>create_iob (iIob{0},iob,template_work_lib,iopad,PAD)</op>
							<op>reconnect (tbuf.A,iIob{0}.OUT)</op>
							<op>reconnect (tbuf.OE,iIob{0}.TRI)</op>
							<op>reconnect (ibuf.I,iIob{0}.PAD)</op>
							<op>reconnect (ibuf.O,iIob{0}.IN)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},IOATTRBOX::LVTTL)</op>
							<op>set_property (iIob{0},DRIVEATTRBOX::12)</op>
							<op>set_property (iIob{0},SLEW::SLOW)</op>
							<op>set_property (iIob{0},PULL::#OFF)</op>
							<op>set_property (iIob{0},FFATTRBOX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},OUTMUX::1)</op>
							<op>set_property (iIob{0},SRMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},IMUX::1)</op>
							<op>set_property (iIob{0},ICEMUX::#OFF)</op>
							<op>set_property (iIob{0},ICKINV::#OFF)</op>
							<op>set_property (iIob{0},IFF::#OFF)</op>
							<op>set_property (iIob{0},IFFINITATTR::#OFF)</op>
							<op>set_property (iIob{0},IFFMUX::#OFF)</op>
							<op>set_property (iIob{0},IINITMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},OCEMUX::#OFF)</op>
							<op>set_property (iIob{0},OCKINV::#OFF)</op>
							<op>set_property (iIob{0},OFF::#OFF)</op>
							<op>set_property (iIob{0},OFFATTRBOX::#OFF)</op>
							<op>set_property (iIob{0},OINITMUX::#OFF)</op>
							<op>set_property (iIob{0},OMUX::O)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},TCEMUX::#OFF)</op>
							<op>set_property (iIob{0},TCKINV::#OFF)</op>
							<op>set_property (iIob{0},TFF::#OFF)</op>
							<op>set_property (iIob{0},TFFATTRBOX::#OFF)</op>
							<op>set_property (iIob{0},TINITMUX::#OFF)</op>
							<op>set_property (iIob{0},TRIMUX::T)</op>
							<op>set_property (iIob{0},TSEL::1)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="IN_IOB">
				<left>
					<cell name="IN_IOB">
						<port name="I" direction="input" connected="true"/>
						<port name="O" direction="output" connected="true"/>
						<contents>
							<instance name="ibuf" cellRef="IBUF" libraryRef="cell_lib"/>
							<instance name="ipad" cellRef="IPAD" libraryRef="cell_lib"/>
							<net name="I">
								<portRef name="I"/>
								<portRef name="I" instanceRef="ibuf"/>
								<portRef name="PAD" instanceRef="ipad"/>
							</net>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="ibuf"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cIob{0},work_lib,iob,template_work_lib)</op-->
							<op>create_iob (iIob{0},iob,template_work_lib,ibuf,I)</op>
							<op>reconnect (ibuf.O,iIob{0}.IN)</op>
							<op>reconnect (ibuf.I,iIob{0}.PAD)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},IOATTRBOX::LVTTL)</op>
							<op>set_property (iIob{0},DRIVEATTRBOX::#OFF)</op>
							<op>set_property (iIob{0},SLEW::#OFF)</op>
							<op>set_property (iIob{0},PULL::#OFF)</op>
							<op>set_property (iIob{0},FFATTRBOX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},OUTMUX::#OFF)</op>
							<op>set_property (iIob{0},SRMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},IMUX::1)</op>
							<op>set_property (iIob{0},ICEMUX::#OFF)</op>
							<op>set_property (iIob{0},ICKINV::#OFF)</op>
							<op>set_property (iIob{0},IFF::#OFF)</op>
							<op>set_property (iIob{0},IFFINITATTR::#OFF)</op>
							<op>set_property (iIob{0},IFFMUX::#OFF)</op>
							<op>set_property (iIob{0},IINITMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},OCEMUX::#OFF)</op>
							<op>set_property (iIob{0},OCKINV::#OFF)</op>
							<op>set_property (iIob{0},OFF::#OFF)</op>
							<op>set_property (iIob{0},OFFATTRBOX::#OFF)</op>
							<op>set_property (iIob{0},OINITMUX::#OFF)</op>
							<op>set_property (iIob{0},OMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},TCEMUX::#OFF)</op>
							<op>set_property (iIob{0},TCKINV::#OFF)</op>
							<op>set_property (iIob{0},TFF::#OFF)</op>
							<op>set_property (iIob{0},TFFATTRBOX::#OFF)</op>
							<op>set_property (iIob{0},TINITMUX::#OFF)</op>
							<op>set_property (iIob{0},TRIMUX::#OFF)</op>
							<op>set_property (iIob{0},TSEL::#OFF)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="OUT_IOB">
				<left>
					<cell name="OUT_IOB">
						<port name="I" direction="input" connected="true"/>
						<port name="O" direction="output" connected="true"/>
						<contents>
							<instance name="obuf" cellRef="OBUF" libraryRef="cell_lib"/>
							<instance name="opad" cellRef="OPAD" libraryRef="cell_lib"/>
							<net name="I">
								<portRef name="I"/>
								<portRef name="I" instanceRef="obuf"/>
							</net>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="obuf"/>
								<portRef name="PAD" instanceRef="opad"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cIob{0},work_lib,iob,template_work_lib)</op-->
							<op>create_iob (iIob{0},iob,template_work_lib,obuf,O)</op>
							<op>reconnect (obuf.I,iIob{0}.OUT)</op>
							<op>reconnect (obuf.O,iIob{0}.PAD)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},DRIVEATTRBOX::12)</op>
							<op>set_property (iIob{0},IOATTRBOX::LVTTL)</op>
							<op>set_property (iIob{0},OMUX::O)</op>
							<op>set_property (iIob{0},OUTMUX::1)</op>
							<op>set_property (iIob{0},SLEW::SLOW)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},IOATTRBOX::LVTTL)</op>
							<op>set_property (iIob{0},DRIVEATTRBOX::12)</op>
							<op>set_property (iIob{0},SLEW::SLOW)</op>
							<op>set_property (iIob{0},PULL::#OFF)</op>
							<op>set_property (iIob{0},FFATTRBOX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},OUTMUX::1)</op>
							<op>set_property (iIob{0},SRMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},IMUX::#OFF)</op>
							<op>set_property (iIob{0},ICEMUX::#OFF)</op>
							<op>set_property (iIob{0},ICKINV::#OFF)</op>
							<op>set_property (iIob{0},IFF::#OFF)</op>
							<op>set_property (iIob{0},IFFINITATTR::#OFF)</op>
							<op>set_property (iIob{0},IFFMUX::#OFF)</op>
							<op>set_property (iIob{0},IINITMUX::#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},OCEMUX::#OFF)</op>
							<op>set_property (iIob{0},OCKINV::#OFF)</op>
							<op>set_property (iIob{0},OFF::#OFF)</op>
							<op>set_property (iIob{0},OFFATTRBOX::#OFF)</op>
							<op>set_property (iIob{0},OINITMUX::#OFF)</op>
							<op>set_property (iIob{0},OMUX::O)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},TCEMUX::#OFF)</op>
							<op>set_property (iIob{0},TCKINV::#OFF)</op>
							<op>set_property (iIob{0},TFF::#OFF)</op>
							<op>set_property (iIob{0},TFFATTRBOX::#OFF)</op>
							<op>set_property (iIob{0},TINITMUX::#OFF)</op>
							<op>set_property (iIob{0},TRIMUX::#OFF)</op>
							<op>set_property (iIob{0},TSEL::#OFF)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="GCLKIOB">
			<rule name="GCLKIOB">
				<left>
					<cell name="GCLKIOB">
						<port name="I" direction="input" connected="true"/>
						<port name="O" direction="output" connected="true"/>
						<contents>
							<instance name="iclkbuf" cellRef="CLKBUF" libraryRef="cell_lib"/>
							<instance name="clkbuf" cellRef="CLKBUF" libraryRef="cell_lib"/>
							<instance name="ipad" cellRef="IPAD" libraryRef="cell_lib"/>
							<net name="I">
								<portRef name="I"/>
								<portRef name="I" instanceRef="clkbuf"/>
								<portRef name="PAD" instanceRef="ipad"/>
							</net>
							<net name="O1">
								<portRef name="O" instanceRef="clkbuf"/>
								<portRef name="I" instanceRef="iclkbuf"/>
							</net>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="iclkbuf"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cGclk_buf{0},work_lib,gclk,template_work_lib)</op-->
							<op>create_slice (iGclk_buf{0},gclk,template_work_lib)</op>
							<!--op>clone_cell (cGclk_iob{0},work_lib,gclkiob,template_work_lib)</op-->
							<op>create_iob (iGclk_iob{0},gclkiob,template_work_lib,clkbuf,I)</op>
							<op>reconnect (clkbuf.I,iGclk_iob{0}.PAD)</op>
							<op>reconnect (clkbuf.O,iGclk_iob{0}.GCLKOUT)</op>
							<op>reconnect (iclkbuf.I,iGclk_buf{0}.IN)</op>
							<op>reconnect (iclkbuf.O,iGclk_buf{0}.OUT)</op>
						</test>
						<test cond="true">
							<op>set_property (iGclk_iob{0},IOATTRBOX::LVTTL)</op>
							<op>set_property (iGclk_buf{0},CEMUX::1)</op>
							<op>set_property (iGclk_buf{0},DISABLE_ATTR::LOW)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="EMPTY_IN_IOB">
				<left>
					<cell name="EMPTY_IN_IOB">
						<port name="I" direction="input" connected="true"/>
						<contents>
							<instance name="ipad" cellRef="IPAD" libraryRef="cell_lib"/>
							<net name="I">
								<portRef name="I"/>
								<portRef name="PAD" instanceRef="ipad"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cIob{0},work_lib,iob,template_work_lib)</op-->
							<op>create_iob (iIob{0},iob,template_work_lib,ipad,PAD)</op>
							<!--op>reconnect (ipad.PAD,iIob{0}.PAD)</op-->
						</test>
					</operations>
				</right>
			</rule>
			<rule name="EMPTY_OUT_IOB">
				<left>
					<cell name="EMPTY_OUT_IOB">
						<port name="O" direction="output" connected="true"/>
						<contents>
							<instance name="opad" cellRef="OPAD" libraryRef="cell_lib"/>
							<net name="O">
								<portRef name="O"/>
								<portRef name="PAD" instanceRef="opad"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cIob{0},work_lib,iob,template_work_lib)</op-->
							<op>create_iob (iIob{0},iob,template_work_lib,opad,PAD)</op>
							<!--op>reconnect (opad.PAD,iIob{0}.PAD)</op-->
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="TBUF">
			<rule name="TBUF_STD">
				<left>
					<cell name="TBUF_STD">
						<port name="I" direction="input" connected="true"/>
						<port name="T" direction="input" connected="true"/>
						<port name="O" direction="output" connected="true"/>
						<contents>
							<instance name="tbuf" cellRef="TBUF" libraryRef="cell_lib"/>
							<net name="I">
								<portRef name="I"/>
								<portRef name="A" instanceRef="tbuf"/>
							</net>
							<net name="T">
								<portRef name="T"/>
								<portRef name="OE" instanceRef="tbuf"/>
							</net>
							<net name="O">
								<portRef name="O"/>
								<portRef name="Y" instanceRef="tbuf"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cTbuf{0},work_lib,tbuf,template_work_lib)</op-->
							<op>create_slice (iTbuf{0},tbuf,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (tbuf.A,iTbuf{0}.IN)</op>
							<op>reconnect (tbuf.OE,iTbuf{0}.TRI)</op>
							<op>reconnect (tbuf.Y,iTbuf{0}.OUT)</op>
						</test>
						<test cond="true">
							<op>set_property (iTbuf{0},TMUX::T)</op>
							<op>set_property (iTbuf{0},IMUX::I)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="BUFGMUX"/>
		<layer name="DLL">
			<rule name="DLL_STD">
				<left>
					<cell name="DLL_STD">
						<port name="CK" direction="input" connected="true"/>
						<port name="CLKFB" direction="input" connected="true"/>
						<port name="RST" direction="input" connected="true"/>
						<contents>
							<instance name="dll" cellRef="DLL" libraryRef="cell_lib"/>
							<net name="CK">
								<portRef name="CK"/>
								<portRef name="CK" instanceRef="dll"/>
							</net>
							<net name="CLKFB">
								<portRef name="CLKFB"/>
								<portRef name="CLKFB" instanceRef="dll"/>
							</net>
							<net name="RST">
								<portRef name="RST"/>
								<portRef name="RST" instanceRef="dll"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cDll{0},work_lib,dll,template_work_lib)</op-->
							<op>create_slice ((iDll{0},dll,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (dll.CK,iDll{0}.CKIN)</op>
							<op>reconnect (dll.CLKFB,iDll{0}.CKFB)</op>
							<op>reconnect (dll.RST,iDll{0}.RST)</op>
						</test>
						<test cond="true">
							<op>set_property (iDll{0},RSTMUX::RST)</op>
							<op>copy_property (dll,DIVIDE_ATTR,iDll{0},DIVIDE_ATTR)</op>
							<op>copy_property (dll,JF_ZD1_ATTR,iDll{0},JF_ZD1_ATTR)</op>
							<op>copy_property (dll,JF_ZD2_ATTR,iDll{0},JF_ZD2_ATTR)</op>
							<op>copy_property (dll,DUTY_ATTR,iDll{0},DUTY_ATTR)</op>
							<op>copy_property (dll,HIGH_FREQ_ATTR,iDll{0},HIGH_FREQ_ATTR)</op>
							<op>copy_property (dll,STARTUP_ATTR,iDll{0},STARTUP_ATTR)</op>
						</test>
						<test cond="true">
							<op>reconnect (dll.CLK0,iDll{0}.CK0)</op>
							<op>reconnect (dll.CLK90,iDll{0}.CK90)</op>
							<op>reconnect (dll.CLK180,iDll{0}.CK180)</op>
							<op>reconnect (dll.CLK270,iDll{0}.CK270)</op>
							<op>reconnect (dll.CLK2X90,iDll{0}.CK2X90)</op>
							<op>reconnect (dll.CLK2X,iDll{0}.CK2X)</op>
							<op>reconnect (dll.LOCKED,iDll{0}.LOCKED)</op>
							<op>reconnect (dll.CLKDV,iDll{0}.CKDV)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
	</library>
</libraries>
