{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609431613943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609431613950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 31 16:20:13 2020 " "Processing started: Thu Dec 31 16:20:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609431613950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431613950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ep16 -c ep16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ep16 -c ep16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431613950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609431614594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609431614594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-behavioral " "Found design unit 1: uart-behavioral" {  } { { "uart16.vhd" "" { Text "C:/Users/Demom/Documents/eP16/uart16.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431625663 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart16.vhd" "" { Text "C:/Users/Demom/Documents/eP16/uart16.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431625663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431625663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpio16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio-behavioral " "Found design unit 1: gpio-behavioral" {  } { { "gpio16.vhd" "" { Text "C:/Users/Demom/Documents/eP16/gpio16.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431625668 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "gpio16.vhd" "" { Text "C:/Users/Demom/Documents/eP16/gpio16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431625668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431625668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ep16_chip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ep16_chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ep16_chip-behavioral " "Found design unit 1: ep16_chip-behavioral" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431625672 ""} { "Info" "ISGN_ENTITY_NAME" "1 ep16_chip " "Found entity 1: ep16_chip" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431625672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431625672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ep16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ep16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ep16-behavioral " "Found design unit 1: ep16-behavioral" {  } { { "ep16.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431625677 ""} { "Info" "ISGN_ENTITY_NAME" "1 ep16 " "Found entity 1: ep16" {  } { { "ep16.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431625677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431625677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ep16_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ep16_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ep16_ram-SYN " "Found design unit 1: ep16_ram-SYN" {  } { { "ep16_ram.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431625683 ""} { "Info" "ISGN_ENTITY_NAME" "1 ep16_ram " "Found entity 1: ep16_ram" {  } { { "ep16_ram.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431625683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431625683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ep16_chip " "Elaborating entity \"ep16_chip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609431625734 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "system_ack ep16_chip.vhd(130) " "Verilog HDL or VHDL warning at ep16_chip.vhd(130): object \"system_ack\" assigned a value but never read" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609431625735 "|ep16_chip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_ready_i ep16_chip.vhd(139) " "Verilog HDL or VHDL warning at ep16_chip.vhd(139): object \"cpu_ready_i\" assigned a value but never read" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609431625735 "|ep16_chip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_ack_o ep16_chip.vhd(140) " "VHDL Signal Declaration warning at ep16_chip.vhd(140): used implicit default value for signal \"cpu_ack_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609431625735 "|ep16_chip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_empty ep16_chip.vhd(147) " "Verilog HDL or VHDL warning at ep16_chip.vhd(147): object \"uart_rx_empty\" assigned a value but never read" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609431625736 "|ep16_chip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_irq ep16_chip.vhd(148) " "Verilog HDL or VHDL warning at ep16_chip.vhd(148): object \"uart_rx_irq\" assigned a value but never read" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609431625736 "|ep16_chip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_irq ep16_chip.vhd(149) " "Verilog HDL or VHDL warning at ep16_chip.vhd(149): object \"uart_tx_irq\" assigned a value but never read" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609431625736 "|ep16_chip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uart_cts ep16_chip.vhd(152) " "VHDL Signal Declaration warning at ep16_chip.vhd(152): used implicit default value for signal \"uart_cts\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 152 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609431625736 "|ep16_chip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rts ep16_chip.vhd(153) " "Verilog HDL or VHDL warning at ep16_chip.vhd(153): object \"uart_rts\" assigned a value but never read" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609431625736 "|ep16_chip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ep16 ep16:cpu1 " "Elaborating entity \"ep16\" for hierarchy \"ep16:cpu1\"" {  } { { "ep16_chip.vhd" "cpu1" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431625757 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i ep16.vhd(224) " "VHDL Process Statement warning at ep16.vhd(224): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ep16.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609431625763 "|ep16_chip|ep16:cpu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart1 " "Elaborating entity \"uart\" for hierarchy \"uart:uart1\"" {  } { { "ep16_chip.vhd" "uart1" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431625910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ep16_ram ep16_ram:ram_memory_0 " "Elaborating entity \"ep16_ram\" for hierarchy \"ep16_ram:ram_memory_0\"" {  } { { "ep16_chip.vhd" "ram_memory_0" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431625942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ep16_ram:ram_memory_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\"" {  } { { "ep16_ram.vhd" "altsyncram_component" { Text "C:/Users/Demom/Documents/eP16/ep16_ram.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431626044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ep16_ram:ram_memory_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\"" {  } { { "ep16_ram.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_ram.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431626060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ep16_ram:ram_memory_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem.mif " "Parameter \"init_file\" = \"mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626060 ""}  } { { "ep16_ram.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_ram.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609431626060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33u3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33u3 " "Found entity 1: altsyncram_33u3" {  } { { "db/altsyncram_33u3.tdf" "" { Text "C:/Users/Demom/Documents/eP16/db/altsyncram_33u3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431626111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431626111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33u3 ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated " "Elaborating entity \"altsyncram_33u3\" for hierarchy \"ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431626113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nir2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nir2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nir2 " "Found entity 1: altsyncram_nir2" {  } { { "db/altsyncram_nir2.tdf" "" { Text "C:/Users/Demom/Documents/eP16/db/altsyncram_nir2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431626190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431626190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nir2 ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\|altsyncram_nir2:altsyncram1 " "Elaborating entity \"altsyncram_nir2\" for hierarchy \"ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\|altsyncram_nir2:altsyncram1\"" {  } { { "db/altsyncram_33u3.tdf" "altsyncram1" { Text "C:/Users/Demom/Documents/eP16/db/altsyncram_33u3.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431626191 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2030 4096 0 23 10 " "2030 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 23 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1 3 " "Addresses ranging from 1 to 3 are not initialized" {  } { { "C:/Users/Demom/Documents/eP16/mem.mif" "" { Text "C:/Users/Demom/Documents/eP16/mem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1609431626203 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 35 " "Addresses ranging from 5 to 35 are not initialized" {  } { { "C:/Users/Demom/Documents/eP16/mem.mif" "" { Text "C:/Users/Demom/Documents/eP16/mem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1609431626203 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "43 44 " "Addresses ranging from 43 to 44 are not initialized" {  } { { "C:/Users/Demom/Documents/eP16/mem.mif" "" { Text "C:/Users/Demom/Documents/eP16/mem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1609431626203 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "46 256 " "Addresses ranging from 46 to 256 are not initialized" {  } { { "C:/Users/Demom/Documents/eP16/mem.mif" "" { Text "C:/Users/Demom/Documents/eP16/mem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1609431626203 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "455 " "Memory Initialization File Address 455 is not initialized" {  } { { "C:/Users/Demom/Documents/eP16/mem.mif" "" { Text "C:/Users/Demom/Documents/eP16/mem.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1609431626203 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "508 " "Memory Initialization File Address 508 is not initialized" {  } { { "C:/Users/Demom/Documents/eP16/mem.mif" "" { Text "C:/Users/Demom/Documents/eP16/mem.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1609431626203 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "645 " "Memory Initialization File Address 645 is not initialized" {  } { { "C:/Users/Demom/Documents/eP16/mem.mif" "" { Text "C:/Users/Demom/Documents/eP16/mem.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1609431626203 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "649 " "Memory Initialization File Address 649 is not initialized" {  } { { "C:/Users/Demom/Documents/eP16/mem.mif" "" { Text "C:/Users/Demom/Documents/eP16/mem.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1609431626203 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "701 " "Memory Initialization File Address 701 is not initialized" {  } { { "C:/Users/Demom/Documents/eP16/mem.mif" "" { Text "C:/Users/Demom/Documents/eP16/mem.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1609431626203 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "821 " "Memory Initialization File Address 821 is not initialized" {  } { { "C:/Users/Demom/Documents/eP16/mem.mif" "" { Text "C:/Users/Demom/Documents/eP16/mem.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1609431626203 ""}  } { { "C:/Users/Demom/Documents/eP16/mem.mif" "" { Text "C:/Users/Demom/Documents/eP16/mem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1609431626203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_33u3.tdf" "mgl_prim2" { Text "C:/Users/Demom/Documents/eP16/db/altsyncram_33u3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431626430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_33u3.tdf" "" { Text "C:/Users/Demom/Documents/eP16/db/altsyncram_33u3.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431626456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1297236301 " "Parameter \"NODE_NAME\" = \"1297236301\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609431626457 ""}  } { { "db/altsyncram_33u3.tdf" "" { Text "C:/Users/Demom/Documents/eP16/db/altsyncram_33u3.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609431626457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431626610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431626780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ep16_ram:ram_memory_0\|altsyncram:altsyncram_component\|altsyncram_33u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431626938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio:gpio1 " "Elaborating entity \"gpio\" for hierarchy \"gpio:gpio1\"" {  } { { "ep16_chip.vhd" "gpio1" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431627000 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1609431627294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.31.16:20:31 Progress: Loading sld08f9c845/alt_sld_fab_wrapper_hw.tcl " "2020.12.31.16:20:31 Progress: Loading sld08f9c845/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431631941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431635675 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431635887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431639804 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431640005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431640207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431640432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431640438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431640438 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1609431641163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08f9c845/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08f9c845/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld08f9c845/alt_sld_fab.v" "" { Text "C:/Users/Demom/Documents/eP16/db/ip/sld08f9c845/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431641461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431641461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Demom/Documents/eP16/db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431641574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431641574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Demom/Documents/eP16/db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431641599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431641599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Demom/Documents/eP16/db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431641693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431641693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Demom/Documents/eP16/db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431641822 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Demom/Documents/eP16/db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431641822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431641822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Demom/Documents/eP16/db/ip/sld08f9c845/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609431641927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431641927 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[0\] " "Converted tri-state buffer \"gpio_data_i\[0\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[1\] " "Converted tri-state buffer \"gpio_data_i\[1\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[2\] " "Converted tri-state buffer \"gpio_data_i\[2\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[3\] " "Converted tri-state buffer \"gpio_data_i\[3\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[4\] " "Converted tri-state buffer \"gpio_data_i\[4\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[5\] " "Converted tri-state buffer \"gpio_data_i\[5\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[6\] " "Converted tri-state buffer \"gpio_data_i\[6\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[7\] " "Converted tri-state buffer \"gpio_data_i\[7\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[8\] " "Converted tri-state buffer \"gpio_data_i\[8\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[9\] " "Converted tri-state buffer \"gpio_data_i\[9\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[10\] " "Converted tri-state buffer \"gpio_data_i\[10\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[11\] " "Converted tri-state buffer \"gpio_data_i\[11\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[12\] " "Converted tri-state buffer \"gpio_data_i\[12\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[13\] " "Converted tri-state buffer \"gpio_data_i\[13\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[14\] " "Converted tri-state buffer \"gpio_data_i\[14\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "gpio_data_i\[15\] " "Converted tri-state buffer \"gpio_data_i\[15\]\" feeding internal logic into a wire" {  } { { "ep16_chip.vhd" "" { Text "C:/Users/Demom/Documents/eP16/ep16_chip.vhd" 158 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609431643367 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1609431643367 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart16.vhd" "" { Text "C:/Users/Demom/Documents/eP16/uart16.vhd" 43 -1 0 } } { "uart16.vhd" "" { Text "C:/Users/Demom/Documents/eP16/uart16.vhd" 103 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1609431645267 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1609431645267 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431646599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609431650212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609431650212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2958 " "Implemented 2958 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609431650469 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609431650469 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1609431650469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2916 " "Implemented 2916 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609431650469 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1609431650469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609431650469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609431650510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 31 16:20:50 2020 " "Processing ended: Thu Dec 31 16:20:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609431650510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609431650510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609431650510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609431650510 ""}
