# Periphery Primitives Parameters and Properties (P4)
#
# This file contains the list of Verilog parameters and SDC properties that are
# allowed for periphery primitives.
#
# See https://rapidsilicon.atlassian.net/wiki/spaces/RS/pages/214368265/Periphery+Primitive+Parameters+and+Properties+Definitions+P4DEF for more details
#
# The name needs to match the filename root
# name: <primitive name>
# desc: <optional description>
#
# ports:
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#
# # set as Verilog parameter
# parameters:
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>  
#
# # set in SDC or by synthesis attribute
# properties:
#    <property_name>:
#        desc: <description>
#        values: 
#          - <enum_name>
#          - <enum_name>
#    <property_name>:
#        desc: <description>
#          - <enum_name>
#          - <enum_name>
#
# primitive name should match the filename root.
name: DSP19X2
desc: Paramatizable dual 10x9-bit multiplier accumulator
category: core_fabric

ports:
   A1:
     dir: input
     desc: Multiplier 1 10-bit data input for multiplier or accumulator loading
   B1:
     dir: input
     desc: 9-bit data input for multiplication
   Z1:
     dir: output
     desc: Multiplier 1 19-bit data output
   DLY_B1:
     dir: output
     desc: Multiplier 1 9-bit B registered output
   A2:
     dir: input
     desc: Multiplier 2 10-bit data input for multiplier or accumulator loading
   B2:
     dir: input
     desc: Multiplier 2 9-bit data input for multiplication
   Z2:
     dir: output
     desc: Multiplier 2 19-bit data output
   DLY_B2:
     dir: output
     desc: Multiplier 2 9-bit B registered output
   CLK:
     dir: input
     desc: Clock
   RESET:
     dir: input
     desc: Reset input
   ACC_FIR:
     dir: input
     desc: 5-bit left shift A input
   FEEDBACK:
     dir: input
     desc: 3-bit feedback input selects coefficient
   LOAD_ACC:
     dir: input
     desc: Load accumulator input
   UNSIGNED_A:
     dir: input
     desc: Selects signed or unsigned data for A input
   UNSIGNED_B:
     dir: input
     desc: Selects signed or unsigned data for B input
   SATURATE_ENABLE:
     dir: input
     desc: Saturate enable
   SHIFT_RIGHT:
     dir: input
     desc: 5-bit Shift right
   ROUND:
     dir: input
     desc: Round 
   SUBTRACT:
     dir: input
     desc: Add or subtract 

parameters:
    DSP_MODE:
      desc: DSP arithmetic mode (MULTIPLY/MULTIPLY_ACCUMULATE)
      default: "MULTIPLY_ACCUMULATE"
      values:
        - "MULTIPLY"
        - "MULTIPLY_ADD_SUB"
        - "MULTIPLY_ACCUMULATE"
    COEFF1_0:
      desc: Multiplier 1 10-bit A input coefficient 0
      default: 10'h000
      vector: 10
    COEFF1_1:
      desc: Multiplier 1 10-bit A input coefficient 1
      default: 10'h000
      vector: 10
    COEFF1_2:
      desc: Multiplier 1 10-bit A input coefficient 2
      default: 10'h000
      vector: 10
    COEFF1_3:
      desc: Multiplier 1 10-bit A input coefficient 3
      default: 10'h000
      vector: 10
    COEFF2_0:
      desc: Multiplier 2 10-bit A input coefficient 0
      default: 10'h000
      vector: 10
    COEFF2_1:
      desc: Multiplier 2 10-bit A input coefficient 1
      default: 10'h000
      vector: 10
    COEFF2_2:
      desc: Multiplier 2 10-bit A input coefficient 2
      default: 10'h000
      vector: 10
    COEFF2_3:
      desc: Multiplier 2 10-bit A input coefficient 3
      default: 10'h000
      vector: 10
    OUTPUT_REG_EN:
      desc: Enable output register (TRUE/FALSE)
      default: "TRUE"
      values:
        - "TRUE"
        - "FALSE"
    INPUT_REG_EN:
      desc: Enable input register (TRUE/FALSE)
      default: "TRUE"
      values:
        - "TRUE"
        - "FALSE"
