set ::env(PROJECT_NAME) 802154phycore
set ::env(DESIGN_TOP) ieee_802_15_4_phy
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/802154phycore/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/802154phycore/rtl/ieee_802_15_4_phy.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
