
`timescale 1ns / 1ns

module test;


wire  Cout;

reg  Cin;

wire [3:0]  Sum;

reg [3:0]  B;
reg [3:0]  A;



Design_4bitAdder_schematic top(Cout, Sum, A, B, Cin); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/ugrads/h/hbritton/ecen454_714/4bitAdder_run1/testfixture.verilog file
`include "/home/ugrads/h/hbritton/ecen454_714/4bitAdder_run1/testfixture.verilog"

`endif

endmodule 
