# Getting Started
- [Getting Started](#step_one)
- [Output Zero](#zero)
  
# Worked Examples

### Step_one
https://hdlbits.01xz.net/wiki/Step_one

```systemverilog
module top_module( output one );

    // Insert your code here
    assign one = 1'b1;

endmodule
```

### Zero
https://hdlbits.01xz.net/wiki/Zero

```systemverilog
module top_module(
    output zero
);// Module body starts after semicolon
    
    assign zero = 1'b0;

endmodule
```
