/*
 *-----------------------------------------------------------------------------
 * Copyright 2018 Broadcom
 *
 * This program is the proprietary software of Broadcom and/or
 * its licensors, and may only be used, duplicated, modified or distributed
 * pursuant to the terms and conditions of a separate, written license
 * agreement executed between you and Broadcom (an "Authorized License").
 * Except as set forth in an Authorized License, Broadcom grants no license
 * (express or implied), right to use, or waiver of any kind with respect to
 * the Software, and Broadcom expressly reserves all rights in and to the
 * Software and all intellectual property rights therein.  IF YOU HAVE NO
 * AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY
 * WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF
 * THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof, and to
 * use this information only in connection with your use of Broadcom
 * integrated circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 * "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR
 * OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL,
 * SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR
 * IN ANY WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
 * IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii)
 * ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF
 * OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY
 * NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *-----------------------------------------------------------------------------
 *
 * DO NOT EDIT THIS FILE, IT WAS MACHINE GENERATED
 * by mvermeid on Fri Feb 12 09:51:26 2016 using:
 *
 *  $ ./merge_regs.py --always-add-macro --max 70 --macro (rev) --compare-template (RADIO20696_MAJORREV(rev) >= ) --non-register-regex JTAG_ --extended-version-checks RF_20696_REV_ID -o wlc_radioreg_20696.h ./data/radio_regs/20696_majorrev0_registers.h
 *
 * $Id$
 */
/* FILE-CSTYLED */

#ifndef WLC_RADIOREG_20696_H_
#define WLC_RADIOREG_20696_H_

#include "wlc_phy_int.h"

/* Constants */
#define JTAG_20696_SHIFT 9
#define JTAG_20696_CR0   (0x0 << JTAG_20696_SHIFT)
#define JTAG_20696_CR1   (0x1 << JTAG_20696_SHIFT)
#define JTAG_20696_CR2   (0x2 << JTAG_20696_SHIFT)
#define JTAG_20696_CR3   (0x3 << JTAG_20696_SHIFT)
#define JTAG_20696_PLL0  (0x4 << JTAG_20696_SHIFT)
#define JTAG_20696_PLL1  (0x5 << JTAG_20696_SHIFT)
#define JTAG_20696_ALL   (0x6 << JTAG_20696_SHIFT)

/* Register RF_20696_REV_ID */
#define RF0_20696_REV_ID(rev)             ((RADIO20696_MAJORREV(rev) >= ) ? INVALID_ADDRESS : (0x0 | JTAG_20696_CR0))
#define RF1_20696_REV_ID(rev)             ((RADIO20696_MAJORREV(rev) >= ) ? INVALID_ADDRESS : (0x0 | JTAG_20696_CR1))
#define RF2_20696_REV_ID(rev)             ((RADIO20696_MAJORREV(rev) >= ) ? INVALID_ADDRESS : (0x0 | JTAG_20696_CR2))
#define RF3_20696_REV_ID(rev)             ((RADIO20696_MAJORREV(rev) >= ) ? INVALID_ADDRESS : (0x0 | JTAG_20696_CR3))
#define RFP0_20696_REV_ID(rev)            ((RADIO20696_MAJORREV(rev) >= ) ? INVALID_ADDRESS : (0x0 | JTAG_20696_PLL0))
#define RFX_20696_REV_ID(rev)             ((RADIO20696_MAJORREV(rev) >= ) ? INVALID_ADDRESS : (0x0 | JTAG_20696_ALL))
#define RF_20696_REV_ID_rev_id_SHIFT(rev) 0
#define RF_20696_REV_ID_rev_id_MASK(rev)  ((RADIO20696_MAJORREV(rev) >= ) ? INVALID_MASK : 0xff)

/* Register RF_20696_DEV_ID */
#define RF0_20696_DEV_ID(rev)             (0x1 | JTAG_20696_CR0)
#define RF1_20696_DEV_ID(rev)             (0x1 | JTAG_20696_CR1)
#define RF2_20696_DEV_ID(rev)             (0x1 | JTAG_20696_CR2)
#define RF3_20696_DEV_ID(rev)             (0x1 | JTAG_20696_CR3)
#define RFP0_20696_DEV_ID(rev)            (0x1 | JTAG_20696_PLL0)
#define RFX_20696_DEV_ID(rev)             (0x1 | JTAG_20696_ALL)
#define RF_20696_DEV_ID_dev_id_SHIFT(rev) 0
#define RF_20696_DEV_ID_dev_id_MASK(rev)  0xffff

/* Register RF_20696_READOVERRIDES */
#define RF0_20696_READOVERRIDES(rev)                        (0x2 | JTAG_20696_CR0)
#define RF1_20696_READOVERRIDES(rev)                        (0x2 | JTAG_20696_CR1)
#define RF2_20696_READOVERRIDES(rev)                        (0x2 | JTAG_20696_CR2)
#define RF3_20696_READOVERRIDES(rev)                        (0x2 | JTAG_20696_CR3)
#define RFP0_20696_READOVERRIDES(rev)                       (0x2 | JTAG_20696_PLL0)
#define RFX_20696_READOVERRIDES(rev)                        (0x2 | JTAG_20696_ALL)
#define RF_20696_READOVERRIDES_ReadOverrides_reg_SHIFT(rev) 0
#define RF_20696_READOVERRIDES_ReadOverrides_reg_MASK(rev)  0x1

/* Register RF_20696_CORE_INFO */
#define RF0_20696_CORE_INFO(rev)                (0x3 | JTAG_20696_CR0)
#define RF1_20696_CORE_INFO(rev)                (0x3 | JTAG_20696_CR1)
#define RF2_20696_CORE_INFO(rev)                (0x3 | JTAG_20696_CR2)
#define RF3_20696_CORE_INFO(rev)                (0x3 | JTAG_20696_CR3)
#define RFP0_20696_CORE_INFO(rev)               (0x3 | JTAG_20696_PLL0)
#define RFX_20696_CORE_INFO(rev)                (0x3 | JTAG_20696_ALL)
#define RF_20696_CORE_INFO_core_type_SHIFT(rev) 4
#define RF_20696_CORE_INFO_core_type_MASK(rev)  0xf0
#define RF_20696_CORE_INFO_core_id_SHIFT(rev)   0
#define RF_20696_CORE_INFO_core_id_MASK(rev)    0xf

/* Register RF_20696_CONFIG_CORE01 */
#define RF0_20696_CONFIG_CORE01(rev)                 (0x4 | JTAG_20696_CR0)
#define RF1_20696_CONFIG_CORE01(rev)                 (0x4 | JTAG_20696_CR1)
#define RF2_20696_CONFIG_CORE01(rev)                 (0x4 | JTAG_20696_CR2)
#define RF3_20696_CONFIG_CORE01(rev)                 (0x4 | JTAG_20696_CR3)
#define RFP0_20696_CONFIG_CORE01(rev)                (0x4 | JTAG_20696_PLL0)
#define RFX_20696_CONFIG_CORE01(rev)                 (0x4 | JTAG_20696_ALL)
#define RF_20696_CONFIG_CORE01_info_core0_SHIFT(rev) 0
#define RF_20696_CONFIG_CORE01_info_core0_MASK(rev)  0xff
#define RF_20696_CONFIG_CORE01_info_core1_SHIFT(rev) 8
#define RF_20696_CONFIG_CORE01_info_core1_MASK(rev)  0xff00

/* Register RF_20696_CONFIG_CORE23 */
#define RF0_20696_CONFIG_CORE23(rev)                 (0x5 | JTAG_20696_CR0)
#define RF1_20696_CONFIG_CORE23(rev)                 (0x5 | JTAG_20696_CR1)
#define RF2_20696_CONFIG_CORE23(rev)                 (0x5 | JTAG_20696_CR2)
#define RF3_20696_CONFIG_CORE23(rev)                 (0x5 | JTAG_20696_CR3)
#define RFP0_20696_CONFIG_CORE23(rev)                (0x5 | JTAG_20696_PLL0)
#define RFX_20696_CONFIG_CORE23(rev)                 (0x5 | JTAG_20696_ALL)
#define RF_20696_CONFIG_CORE23_info_core2_SHIFT(rev) 0
#define RF_20696_CONFIG_CORE23_info_core2_MASK(rev)  0xff
#define RF_20696_CONFIG_CORE23_info_core3_SHIFT(rev) 8
#define RF_20696_CONFIG_CORE23_info_core3_MASK(rev)  0xff00

/* Register RF_20696_CONFIG_CORE45 */
#define RF0_20696_CONFIG_CORE45(rev)                 (0x6 | JTAG_20696_CR0)
#define RF1_20696_CONFIG_CORE45(rev)                 (0x6 | JTAG_20696_CR1)
#define RF2_20696_CONFIG_CORE45(rev)                 (0x6 | JTAG_20696_CR2)
#define RF3_20696_CONFIG_CORE45(rev)                 (0x6 | JTAG_20696_CR3)
#define RFP0_20696_CONFIG_CORE45(rev)                (0x6 | JTAG_20696_PLL0)
#define RFX_20696_CONFIG_CORE45(rev)                 (0x6 | JTAG_20696_ALL)
#define RF_20696_CONFIG_CORE45_info_core4_SHIFT(rev) 0
#define RF_20696_CONFIG_CORE45_info_core4_MASK(rev)  0xff
#define RF_20696_CONFIG_CORE45_info_core5_SHIFT(rev) 8
#define RF_20696_CONFIG_CORE45_info_core5_MASK(rev)  0xff00

/* Register RF_20696_CONFIG_CORE67 */
#define RF0_20696_CONFIG_CORE67(rev)                 (0x7 | JTAG_20696_CR0)
#define RF1_20696_CONFIG_CORE67(rev)                 (0x7 | JTAG_20696_CR1)
#define RF2_20696_CONFIG_CORE67(rev)                 (0x7 | JTAG_20696_CR2)
#define RF3_20696_CONFIG_CORE67(rev)                 (0x7 | JTAG_20696_CR3)
#define RFP0_20696_CONFIG_CORE67(rev)                (0x7 | JTAG_20696_PLL0)
#define RFX_20696_CONFIG_CORE67(rev)                 (0x7 | JTAG_20696_ALL)
#define RF_20696_CONFIG_CORE67_info_core6_SHIFT(rev) 0
#define RF_20696_CONFIG_CORE67_info_core6_MASK(rev)  0xff
#define RF_20696_CONFIG_CORE67_info_core7_SHIFT(rev) 8
#define RF_20696_CONFIG_CORE67_info_core7_MASK(rev)  0xff00

/* Register RF_20696_CONFIG_INFO_PLL */
#define RF0_20696_CONFIG_INFO_PLL(rev)                     (0x8 | JTAG_20696_CR0)
#define RF1_20696_CONFIG_INFO_PLL(rev)                     (0x8 | JTAG_20696_CR1)
#define RF2_20696_CONFIG_INFO_PLL(rev)                     (0x8 | JTAG_20696_CR2)
#define RF3_20696_CONFIG_INFO_PLL(rev)                     (0x8 | JTAG_20696_CR3)
#define RFP0_20696_CONFIG_INFO_PLL(rev)                    (0x8 | JTAG_20696_PLL0)
#define RFX_20696_CONFIG_INFO_PLL(rev)                     (0x8 | JTAG_20696_ALL)
#define RF_20696_CONFIG_INFO_PLL_info_pll_SHIFT(rev)       0
#define RF_20696_CONFIG_INFO_PLL_info_pll_MASK(rev)        0xff
#define RF_20696_CONFIG_INFO_PLL_info_low_power_SHIFT(rev) 8
#define RF_20696_CONFIG_INFO_PLL_info_low_power_MASK(rev)  0xff00

/* Register RF_20696_CONFIG_RXDIV0 */
#define RF0_20696_CONFIG_RXDIV0(rev)               (0x9 | JTAG_20696_CR0)
#define RF1_20696_CONFIG_RXDIV0(rev)               (0x9 | JTAG_20696_CR1)
#define RF2_20696_CONFIG_RXDIV0(rev)               (0x9 | JTAG_20696_CR2)
#define RF3_20696_CONFIG_RXDIV0(rev)               (0x9 | JTAG_20696_CR3)
#define RFP0_20696_CONFIG_RXDIV0(rev)              (0x9 | JTAG_20696_PLL0)
#define RFX_20696_CONFIG_RXDIV0(rev)               (0x9 | JTAG_20696_ALL)
#define RF_20696_CONFIG_RXDIV0_rx_div00_SHIFT(rev) 0
#define RF_20696_CONFIG_RXDIV0_rx_div00_MASK(rev)  0xff
#define RF_20696_CONFIG_RXDIV0_rx_div01_SHIFT(rev) 8
#define RF_20696_CONFIG_RXDIV0_rx_div01_MASK(rev)  0xff00

/* Register RF_20696_CONFIG_RXDIV1 */
#define RF0_20696_CONFIG_RXDIV1(rev)               (0xa | JTAG_20696_CR0)
#define RF1_20696_CONFIG_RXDIV1(rev)               (0xa | JTAG_20696_CR1)
#define RF2_20696_CONFIG_RXDIV1(rev)               (0xa | JTAG_20696_CR2)
#define RF3_20696_CONFIG_RXDIV1(rev)               (0xa | JTAG_20696_CR3)
#define RFP0_20696_CONFIG_RXDIV1(rev)              (0xa | JTAG_20696_PLL0)
#define RFX_20696_CONFIG_RXDIV1(rev)               (0xa | JTAG_20696_ALL)
#define RF_20696_CONFIG_RXDIV1_rx_div02_SHIFT(rev) 0
#define RF_20696_CONFIG_RXDIV1_rx_div02_MASK(rev)  0xff
#define RF_20696_CONFIG_RXDIV1_rx_div03_SHIFT(rev) 8
#define RF_20696_CONFIG_RXDIV1_rx_div03_MASK(rev)  0xff00

/* Register RF_20696_CONFIG_RXDIV2 */
#define RF0_20696_CONFIG_RXDIV2(rev)               (0xb | JTAG_20696_CR0)
#define RF1_20696_CONFIG_RXDIV2(rev)               (0xb | JTAG_20696_CR1)
#define RF2_20696_CONFIG_RXDIV2(rev)               (0xb | JTAG_20696_CR2)
#define RF3_20696_CONFIG_RXDIV2(rev)               (0xb | JTAG_20696_CR3)
#define RFP0_20696_CONFIG_RXDIV2(rev)              (0xb | JTAG_20696_PLL0)
#define RFX_20696_CONFIG_RXDIV2(rev)               (0xb | JTAG_20696_ALL)
#define RF_20696_CONFIG_RXDIV2_rx_div04_SHIFT(rev) 0
#define RF_20696_CONFIG_RXDIV2_rx_div04_MASK(rev)  0xff
#define RF_20696_CONFIG_RXDIV2_rx_div05_SHIFT(rev) 8
#define RF_20696_CONFIG_RXDIV2_rx_div05_MASK(rev)  0xff00

/* Register RF_20696_CONFIG_RXDIV3 */
#define RF0_20696_CONFIG_RXDIV3(rev)                (0xc | JTAG_20696_CR0)
#define RF1_20696_CONFIG_RXDIV3(rev)                (0xc | JTAG_20696_CR1)
#define RF2_20696_CONFIG_RXDIV3(rev)                (0xc | JTAG_20696_CR2)
#define RF3_20696_CONFIG_RXDIV3(rev)                (0xc | JTAG_20696_CR3)
#define RFP0_20696_CONFIG_RXDIV3(rev)               (0xc | JTAG_20696_PLL0)
#define RFX_20696_CONFIG_RXDIV3(rev)                (0xc | JTAG_20696_ALL)
#define RF_20696_CONFIG_RXDIV3_minor_rev_SHIFT(rev) 0
#define RF_20696_CONFIG_RXDIV3_minor_rev_MASK(rev)  0xff
#define RF_20696_CONFIG_RXDIV3_major_rev_SHIFT(rev) 8
#define RF_20696_CONFIG_RXDIV3_major_rev_MASK(rev)  0xff00

/* Register RF_20696_TX2G_MISC_CFG1 */
#define RF0_20696_TX2G_MISC_CFG1(rev)                           (0x17 | JTAG_20696_CR0)
#define RF1_20696_TX2G_MISC_CFG1(rev)                           (0x17 | JTAG_20696_CR1)
#define RF2_20696_TX2G_MISC_CFG1(rev)                           (0x17 | JTAG_20696_CR2)
#define RF3_20696_TX2G_MISC_CFG1(rev)                           (0x17 | JTAG_20696_CR3)
#define RFX_20696_TX2G_MISC_CFG1(rev)                           (0x17 | JTAG_20696_ALL)
#define RF_20696_TX2G_MISC_CFG1_pa2g_tssi_ctrl_SHIFT(rev)       11
#define RF_20696_TX2G_MISC_CFG1_pa2g_tssi_ctrl_MASK(rev)        0x7800
#define RF_20696_TX2G_MISC_CFG1_cal2g_pa_atten_SHIFT(rev)       8
#define RF_20696_TX2G_MISC_CFG1_cal2g_pa_atten_MASK(rev)        0x300
#define RF_20696_TX2G_MISC_CFG1_pa2g_tssi_ctrl_range_SHIFT(rev) 10
#define RF_20696_TX2G_MISC_CFG1_pa2g_tssi_ctrl_range_MASK(rev)  0x400
#define RF_20696_TX2G_MISC_CFG1_pa2g_tssi_ctrl_sel_SHIFT(rev)   15
#define RF_20696_TX2G_MISC_CFG1_pa2g_tssi_ctrl_sel_MASK(rev)    0x8000

/* Register RF_20696_TX2G_CFG1_OVR */
#define RF0_20696_TX2G_CFG1_OVR(rev)                                  (0x18 | JTAG_20696_CR0)
#define RF1_20696_TX2G_CFG1_OVR(rev)                                  (0x18 | JTAG_20696_CR1)
#define RF2_20696_TX2G_CFG1_OVR(rev)                                  (0x18 | JTAG_20696_CR2)
#define RF3_20696_TX2G_CFG1_OVR(rev)                                  (0x18 | JTAG_20696_CR3)
#define RFX_20696_TX2G_CFG1_OVR(rev)                                  (0x18 | JTAG_20696_ALL)
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_mx_bias_reset_cas_SHIFT(rev)  6
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_mx_bias_reset_cas_MASK(rev)   0x40
#define RF_20696_TX2G_CFG1_OVR_ovr_pad2g_pu_SHIFT(rev)                13
#define RF_20696_TX2G_CFG1_OVR_ovr_pad2g_pu_MASK(rev)                 0x2000
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_bias_pu_SHIFT(rev)            3
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_bias_pu_MASK(rev)             0x8
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_mx_bias_reset_lo_SHIFT(rev)   8
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_mx_bias_reset_lo_MASK(rev)    0x100
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_mx_gc_branch_SHIFT(rev)       2
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_mx_gc_branch_MASK(rev)        0x4
#define RF_20696_TX2G_CFG1_OVR_ovr_pa2g_bias_bw_SHIFT(rev)            5
#define RF_20696_TX2G_CFG1_OVR_ovr_pa2g_bias_bw_MASK(rev)             0x20
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_pad_bias_reset_cas_SHIFT(rev) 15
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_pad_bias_reset_cas_MASK(rev)  0x8000
#define RF_20696_TX2G_CFG1_OVR_ovr_pa2g_tssi_ctrl_pu_SHIFT(rev)       11
#define RF_20696_TX2G_CFG1_OVR_ovr_pa2g_tssi_ctrl_pu_MASK(rev)        0x800
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_mx_gc_SHIFT(rev)              12
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_mx_gc_MASK(rev)               0x1000
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_mx_bias_reset_bbdc_SHIFT(rev) 9
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_mx_bias_reset_bbdc_MASK(rev)  0x200
#define RF_20696_TX2G_CFG1_OVR_ovr_pa2g_tssi_ctrl_sel_SHIFT(rev)      4
#define RF_20696_TX2G_CFG1_OVR_ovr_pa2g_tssi_ctrl_sel_MASK(rev)       0x10
#define RF_20696_TX2G_CFG1_OVR_ovr_pad2g_gc_SHIFT(rev)                7
#define RF_20696_TX2G_CFG1_OVR_ovr_pad2g_gc_MASK(rev)                 0x80
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_mx_gc_cas_SHIFT(rev)          1
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_mx_gc_cas_MASK(rev)           0x2
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_mx_bias_pu_SHIFT(rev)         0
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_mx_bias_pu_MASK(rev)          0x1
#define RF_20696_TX2G_CFG1_OVR_ovr_pa2g_tssi_ctrl_range_SHIFT(rev)    10
#define RF_20696_TX2G_CFG1_OVR_ovr_pa2g_tssi_ctrl_range_MASK(rev)     0x400
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_pad_bias_reset_gm_SHIFT(rev)  14
#define RF_20696_TX2G_CFG1_OVR_ovr_tx2g_pad_bias_reset_gm_MASK(rev)   0x4000

/* Register RF_20696_TX5G_MISC_CFG1 */
#define RF0_20696_TX5G_MISC_CFG1(rev)                           (0x28 | JTAG_20696_CR0)
#define RF1_20696_TX5G_MISC_CFG1(rev)                           (0x28 | JTAG_20696_CR1)
#define RF2_20696_TX5G_MISC_CFG1(rev)                           (0x28 | JTAG_20696_CR2)
#define RF3_20696_TX5G_MISC_CFG1(rev)                           (0x28 | JTAG_20696_CR3)
#define RFX_20696_TX5G_MISC_CFG1(rev)                           (0x28 | JTAG_20696_ALL)
#define RF_20696_TX5G_MISC_CFG1_pa5g_tssi_ctrl_sel_SHIFT(rev)   15
#define RF_20696_TX5G_MISC_CFG1_pa5g_tssi_ctrl_sel_MASK(rev)    0x8000
#define RF_20696_TX5G_MISC_CFG1_cal5g_pa_atten_SHIFT(rev)       8
#define RF_20696_TX5G_MISC_CFG1_cal5g_pa_atten_MASK(rev)        0x300
#define RF_20696_TX5G_MISC_CFG1_pa5g_tssi_ctrl_SHIFT(rev)       11
#define RF_20696_TX5G_MISC_CFG1_pa5g_tssi_ctrl_MASK(rev)        0x7800
#define RF_20696_TX5G_MISC_CFG1_pa5g_tssi_ctrl_range_SHIFT(rev) 10
#define RF_20696_TX5G_MISC_CFG1_pa5g_tssi_ctrl_range_MASK(rev)  0x400

/* Register RF_20696_TX5G_CFG1_OVR */
#define RF0_20696_TX5G_CFG1_OVR(rev)                                  (0x29 | JTAG_20696_CR0)
#define RF1_20696_TX5G_CFG1_OVR(rev)                                  (0x29 | JTAG_20696_CR1)
#define RF2_20696_TX5G_CFG1_OVR(rev)                                  (0x29 | JTAG_20696_CR2)
#define RF3_20696_TX5G_CFG1_OVR(rev)                                  (0x29 | JTAG_20696_CR3)
#define RFX_20696_TX5G_CFG1_OVR(rev)                                  (0x29 | JTAG_20696_ALL)
#define RF_20696_TX5G_CFG1_OVR_ovr_pa5g_pu_cas_SHIFT(rev)             9
#define RF_20696_TX5G_CFG1_OVR_ovr_pa5g_pu_cas_MASK(rev)              0x200
#define RF_20696_TX5G_CFG1_OVR_ovr_pad5g_reset_SHIFT(rev)             3
#define RF_20696_TX5G_CFG1_OVR_ovr_pad5g_reset_MASK(rev)              0x8
#define RF_20696_TX5G_CFG1_OVR_ovr_tx5g_mx_bias_reset_lo_SHIFT(rev)   13
#define RF_20696_TX5G_CFG1_OVR_ovr_tx5g_mx_bias_reset_lo_MASK(rev)    0x2000
#define RF_20696_TX5G_CFG1_OVR_ovr_pad5g_gc_SHIFT(rev)                4
#define RF_20696_TX5G_CFG1_OVR_ovr_pad5g_gc_MASK(rev)                 0x10
#define RF_20696_TX5G_CFG1_OVR_ovr_tx5g_mx_bias_pu_SHIFT(rev)         1
#define RF_20696_TX5G_CFG1_OVR_ovr_tx5g_mx_bias_pu_MASK(rev)          0x2
#define RF_20696_TX5G_CFG1_OVR_ovr_tx_bias_pu_SHIFT(rev)              15
#define RF_20696_TX5G_CFG1_OVR_ovr_tx_bias_pu_MASK(rev)               0x8000
#define RF_20696_TX5G_CFG1_OVR_ovr_pa5g_reset_SHIFT(rev)              11
#define RF_20696_TX5G_CFG1_OVR_ovr_pa5g_reset_MASK(rev)               0x800
#define RF_20696_TX5G_CFG1_OVR_ovr_pad5g_bias_cas_pu_SHIFT(rev)       0
#define RF_20696_TX5G_CFG1_OVR_ovr_pad5g_bias_cas_pu_MASK(rev)        0x1
#define RF_20696_TX5G_CFG1_OVR_ovr_pa5g_pu_SHIFT(rev)                 10
#define RF_20696_TX5G_CFG1_OVR_ovr_pa5g_pu_MASK(rev)                  0x400
#define RF_20696_TX5G_CFG1_OVR_ovr_tx5g_mx_bias_reset_bbdc_SHIFT(rev) 14
#define RF_20696_TX5G_CFG1_OVR_ovr_tx5g_mx_bias_reset_bbdc_MASK(rev)  0x4000
#define RF_20696_TX5G_CFG1_OVR_ovr_pad5g_bias_pu_SHIFT(rev)           5
#define RF_20696_TX5G_CFG1_OVR_ovr_pad5g_bias_pu_MASK(rev)            0x20
#define RF_20696_TX5G_CFG1_OVR_ovr_pad5g_pu_SHIFT(rev)                2
#define RF_20696_TX5G_CFG1_OVR_ovr_pad5g_pu_MASK(rev)                 0x4
#define RF_20696_TX5G_CFG1_OVR_ovr_pa5g_gain_ctrl_SHIFT(rev)          12
#define RF_20696_TX5G_CFG1_OVR_ovr_pa5g_gain_ctrl_MASK(rev)           0x1000
#define RF_20696_TX5G_CFG1_OVR_ovr_mx5g_gc_cas_SHIFT(rev)             6
#define RF_20696_TX5G_CFG1_OVR_ovr_mx5g_gc_cas_MASK(rev)              0x40
#define RF_20696_TX5G_CFG1_OVR_ovr_tx5g_mx_bias_src_pu_SHIFT(rev)     8
#define RF_20696_TX5G_CFG1_OVR_ovr_tx5g_mx_bias_src_pu_MASK(rev)      0x100

/* Register RF_20696_TX5G_CFG2_OVR */
#define RF0_20696_TX5G_CFG2_OVR(rev)                               (0x2a | JTAG_20696_CR0)
#define RF1_20696_TX5G_CFG2_OVR(rev)                               (0x2a | JTAG_20696_CR1)
#define RF2_20696_TX5G_CFG2_OVR(rev)                               (0x2a | JTAG_20696_CR2)
#define RF3_20696_TX5G_CFG2_OVR(rev)                               (0x2a | JTAG_20696_CR3)
#define RFX_20696_TX5G_CFG2_OVR(rev)                               (0x2a | JTAG_20696_ALL)
#define RF_20696_TX5G_CFG2_OVR_ovr_pa5g_tssi_ctrl_pu_SHIFT(rev)    2
#define RF_20696_TX5G_CFG2_OVR_ovr_pa5g_tssi_ctrl_pu_MASK(rev)     0x4
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pa_bias_cas_pu_SHIFT(rev)  4
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pa_bias_cas_pu_MASK(rev)   0x10
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pad_pu_SHIFT(rev)          0
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pad_pu_MASK(rev)           0x1
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pa_bias_pu_SHIFT(rev)      5
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pa_bias_pu_MASK(rev)       0x20
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pa_pu_SHIFT(rev)           11
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pa_pu_MASK(rev)            0x800
#define RF_20696_TX5G_CFG2_OVR_ovr_pa5g_tssi_ctrl_range_SHIFT(rev) 3
#define RF_20696_TX5G_CFG2_OVR_ovr_pa5g_tssi_ctrl_range_MASK(rev)  0x8
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pad_bias_reset_SHIFT(rev)  9
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pad_bias_reset_MASK(rev)   0x200
#define RF_20696_TX5G_CFG2_OVR_ovr_pa5g_tssi_ctrl_sel_SHIFT(rev)   1
#define RF_20696_TX5G_CFG2_OVR_ovr_pa5g_tssi_ctrl_sel_MASK(rev)    0x2
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_gm_gc_SHIFT(rev)           13
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_gm_gc_MASK(rev)            0x2000
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pad_bias_pu_SHIFT(rev)     12
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pad_bias_pu_MASK(rev)      0x1000
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_mx_gc_SHIFT(rev)           8
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_mx_gc_MASK(rev)            0x100
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pa_bias_reset_SHIFT(rev)   10
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pa_bias_reset_MASK(rev)    0x400
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pa_gain_ctrl_SHIFT(rev)    7
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pa_gain_ctrl_MASK(rev)     0x80
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pad_bias_cas_pu_SHIFT(rev) 6
#define RF_20696_TX5G_CFG2_OVR_ovr_tx5g_pad_bias_cas_pu_MASK(rev)  0x40

/* Register RF_20696_LPF_REG1 */
#define RF0_20696_LPF_REG1(rev)              (0x3d | JTAG_20696_CR0)
#define RF1_20696_LPF_REG1(rev)              (0x3d | JTAG_20696_CR1)
#define RF2_20696_LPF_REG1(rev)              (0x3d | JTAG_20696_CR2)
#define RF3_20696_LPF_REG1(rev)              (0x3d | JTAG_20696_CR3)
#define RFX_20696_LPF_REG1(rev)              (0x3d | JTAG_20696_ALL)
#define RF_20696_LPF_REG1_lpf_g32_SHIFT(rev) 0
#define RF_20696_LPF_REG1_lpf_g32_MASK(rev)  0x1fff

/* Register RF_20696_LPF_REG2 */
#define RF0_20696_LPF_REG2(rev)              (0x3e | JTAG_20696_CR0)
#define RF1_20696_LPF_REG2(rev)              (0x3e | JTAG_20696_CR1)
#define RF2_20696_LPF_REG2(rev)              (0x3e | JTAG_20696_CR2)
#define RF3_20696_LPF_REG2(rev)              (0x3e | JTAG_20696_CR3)
#define RFX_20696_LPF_REG2(rev)              (0x3e | JTAG_20696_ALL)
#define RF_20696_LPF_REG2_lpf_g33_SHIFT(rev) 0
#define RF_20696_LPF_REG2_lpf_g33_MASK(rev)  0x1fff

/* Register RF_20696_LPF_REG3 */
#define RF0_20696_LPF_REG3(rev)              (0x3f | JTAG_20696_CR0)
#define RF1_20696_LPF_REG3(rev)              (0x3f | JTAG_20696_CR1)
#define RF2_20696_LPF_REG3(rev)              (0x3f | JTAG_20696_CR2)
#define RF3_20696_LPF_REG3(rev)              (0x3f | JTAG_20696_CR3)
#define RFX_20696_LPF_REG3(rev)              (0x3f | JTAG_20696_ALL)
#define RF_20696_LPF_REG3_lpf_g34_SHIFT(rev) 0
#define RF_20696_LPF_REG3_lpf_g34_MASK(rev)  0x1fff

/* Register RF_20696_LPF_REG4 */
#define RF0_20696_LPF_REG4(rev)              (0x40 | JTAG_20696_CR0)
#define RF1_20696_LPF_REG4(rev)              (0x40 | JTAG_20696_CR1)
#define RF2_20696_LPF_REG4(rev)              (0x40 | JTAG_20696_CR2)
#define RF3_20696_LPF_REG4(rev)              (0x40 | JTAG_20696_CR3)
#define RFX_20696_LPF_REG4(rev)              (0x40 | JTAG_20696_ALL)
#define RF_20696_LPF_REG4_lpf_g43_SHIFT(rev) 0
#define RF_20696_LPF_REG4_lpf_g43_MASK(rev)  0x1fff

/* Register RF_20696_LPF_REG5 */
#define RF0_20696_LPF_REG5(rev)                       (0x41 | JTAG_20696_CR0)
#define RF1_20696_LPF_REG5(rev)                       (0x41 | JTAG_20696_CR1)
#define RF2_20696_LPF_REG5(rev)                       (0x41 | JTAG_20696_CR2)
#define RF3_20696_LPF_REG5(rev)                       (0x41 | JTAG_20696_CR3)
#define RFX_20696_LPF_REG5(rev)                       (0x41 | JTAG_20696_ALL)
#define RF_20696_LPF_REG5_lpf_g_passive_rc_SHIFT(rev) 0
#define RF_20696_LPF_REG5_lpf_g_passive_rc_MASK(rev)  0x1fff

/* Register RF_20696_LPF_REG6 */
#define RF0_20696_LPF_REG6(rev)                      (0x42 | JTAG_20696_CR0)
#define RF1_20696_LPF_REG6(rev)                      (0x42 | JTAG_20696_CR1)
#define RF2_20696_LPF_REG6(rev)                      (0x42 | JTAG_20696_CR2)
#define RF3_20696_LPF_REG6(rev)                      (0x42 | JTAG_20696_CR3)
#define RFX_20696_LPF_REG6(rev)                      (0x42 | JTAG_20696_ALL)
#define RF_20696_LPF_REG6_lpf_cmref_half_SHIFT(rev)  2
#define RF_20696_LPF_REG6_lpf_cmref_half_MASK(rev)   0xfc
#define RF_20696_LPF_REG6_lpf_bias_pu_SHIFT(rev)     1
#define RF_20696_LPF_REG6_lpf_bias_pu_MASK(rev)      0x2
#define RF_20696_LPF_REG6_lpf_bq_pu_SHIFT(rev)       0
#define RF_20696_LPF_REG6_lpf_bq_pu_MASK(rev)        0x1
#define RF_20696_LPF_REG6_lpf_bq_cmref_gm_SHIFT(rev) 8
#define RF_20696_LPF_REG6_lpf_bq_cmref_gm_MASK(rev)  0x100
#define RF_20696_LPF_REG6_lpf_opamp4_bias_SHIFT(rev) 9
#define RF_20696_LPF_REG6_lpf_opamp4_bias_MASK(rev)  0x7e00

/* Register RF_20696_LPF_REG7 */
#define RF0_20696_LPF_REG7(rev)                        (0x43 | JTAG_20696_CR0)
#define RF1_20696_LPF_REG7(rev)                        (0x43 | JTAG_20696_CR1)
#define RF2_20696_LPF_REG7(rev)                        (0x43 | JTAG_20696_CR2)
#define RF3_20696_LPF_REG7(rev)                        (0x43 | JTAG_20696_CR3)
#define RFX_20696_LPF_REG7(rev)                        (0x43 | JTAG_20696_ALL)
#define RF_20696_LPF_REG7_lpf_sw_test_balls_SHIFT(rev) 0
#define RF_20696_LPF_REG7_lpf_sw_test_balls_MASK(rev)  0x1
#define RF_20696_LPF_REG7_lpf_sw_bq1_bq2_SHIFT(rev)    2
#define RF_20696_LPF_REG7_lpf_sw_bq1_bq2_MASK(rev)     0x4
#define RF_20696_LPF_REG7_lpf_sw_bq2_adc_SHIFT(rev)    7
#define RF_20696_LPF_REG7_lpf_sw_bq2_adc_MASK(rev)     0x80
#define RF_20696_LPF_REG7_lpf_sw_dac_rc_SHIFT(rev)     4
#define RF_20696_LPF_REG7_lpf_sw_dac_rc_MASK(rev)      0x10
#define RF_20696_LPF_REG7_lpf_sw_bq1_adc_SHIFT(rev)    3
#define RF_20696_LPF_REG7_lpf_sw_bq1_adc_MASK(rev)     0x8
#define RF_20696_LPF_REG7_lpf_sw_bq2_rc_SHIFT(rev)     6
#define RF_20696_LPF_REG7_lpf_sw_bq2_rc_MASK(rev)      0x40
#define RF_20696_LPF_REG7_lpf_c42_SHIFT(rev)           8
#define RF_20696_LPF_REG7_lpf_c42_MASK(rev)            0x1f00
#define RF_20696_LPF_REG7_lpf_sw_dac_bq2_SHIFT(rev)    5
#define RF_20696_LPF_REG7_lpf_sw_dac_bq2_MASK(rev)     0x20
#define RF_20696_LPF_REG7_lpf_sw_aux_adc_SHIFT(rev)    1
#define RF_20696_LPF_REG7_lpf_sw_aux_adc_MASK(rev)     0x2

/* Register RF_20696_LPF_REG8 */
#define RF0_20696_LPF_REG8(rev)                          (0x44 | JTAG_20696_CR0)
#define RF1_20696_LPF_REG8(rev)                          (0x44 | JTAG_20696_CR1)
#define RF2_20696_LPF_REG8(rev)                          (0x44 | JTAG_20696_CR2)
#define RF3_20696_LPF_REG8(rev)                          (0x44 | JTAG_20696_CR3)
#define RFX_20696_LPF_REG8(rev)                          (0x44 | JTAG_20696_ALL)
#define RF_20696_LPF_REG8_lpf_sw_test_gpaio_SHIFT(rev)   0
#define RF_20696_LPF_REG8_lpf_sw_test_gpaio_MASK(rev)    0xf
#define RF_20696_LPF_REG8_lpf_sel_5g_out_gm_SHIFT(rev)   8
#define RF_20696_LPF_REG8_lpf_sel_5g_out_gm_MASK(rev)    0x100
#define RF_20696_LPF_REG8_lpf_sw_adc_test_SHIFT(rev)     4
#define RF_20696_LPF_REG8_lpf_sw_adc_test_MASK(rev)      0xf0
#define RF_20696_LPF_REG8_lpf_sel_5g_cmref_gm_SHIFT(rev) 9
#define RF_20696_LPF_REG8_lpf_sel_5g_cmref_gm_MASK(rev)  0x200

/* Register RF_20696_LPF_REG9 */
#define RF0_20696_LPF_REG9(rev)                     (0x45 | JTAG_20696_CR0)
#define RF1_20696_LPF_REG9(rev)                     (0x45 | JTAG_20696_CR1)
#define RF2_20696_LPF_REG9(rev)                     (0x45 | JTAG_20696_CR2)
#define RF3_20696_LPF_REG9(rev)                     (0x45 | JTAG_20696_CR3)
#define RFX_20696_LPF_REG9(rev)                     (0x45 | JTAG_20696_ALL)
#define RF_20696_LPF_REG9_lpf_sw_rc_test_SHIFT(rev) 0
#define RF_20696_LPF_REG9_lpf_sw_rc_test_MASK(rev)  0xffff

/* Register RF_20696_LPF_REG10 */
#define RF0_20696_LPF_REG10(rev)                      (0x46 | JTAG_20696_CR0)
#define RF1_20696_LPF_REG10(rev)                      (0x46 | JTAG_20696_CR1)
#define RF2_20696_LPF_REG10(rev)                      (0x46 | JTAG_20696_CR2)
#define RF3_20696_LPF_REG10(rev)                      (0x46 | JTAG_20696_CR3)
#define RFX_20696_LPF_REG10(rev)                      (0x46 | JTAG_20696_ALL)
#define RF_20696_LPF_REG10_lpf_sw_test_bq2_SHIFT(rev) 0
#define RF_20696_LPF_REG10_lpf_sw_test_bq2_MASK(rev)  0xffff

/* Register RF_20696_LPF_REG11 */
#define RF0_20696_LPF_REG11(rev)                      (0x47 | JTAG_20696_CR0)
#define RF1_20696_LPF_REG11(rev)                      (0x47 | JTAG_20696_CR1)
#define RF2_20696_LPF_REG11(rev)                      (0x47 | JTAG_20696_CR2)
#define RF3_20696_LPF_REG11(rev)                      (0x47 | JTAG_20696_CR3)
#define RFX_20696_LPF_REG11(rev)                      (0x47 | JTAG_20696_ALL)
#define RF_20696_LPF_REG11_lpf_opamp3_bias_SHIFT(rev) 0
#define RF_20696_LPF_REG11_lpf_opamp3_bias_MASK(rev)  0x3f

/* Register RF_20696_LPF_REG12 */
#define RF0_20696_LPF_REG12(rev)                (0x48 | JTAG_20696_CR0)
#define RF1_20696_LPF_REG12(rev)                (0x48 | JTAG_20696_CR1)
#define RF2_20696_LPF_REG12(rev)                (0x48 | JTAG_20696_CR2)
#define RF3_20696_LPF_REG12(rev)                (0x48 | JTAG_20696_CR3)
#define RFX_20696_LPF_REG12(rev)                (0x48 | JTAG_20696_ALL)
#define RF_20696_LPF_REG12_lpf_spare_SHIFT(rev) 0
#define RF_20696_LPF_REG12_lpf_spare_MASK(rev)  0xf

/* Register RF_20696_LPF_GMULT_BQ2 */
#define RF0_20696_LPF_GMULT_BQ2(rev)                    (0x49 | JTAG_20696_CR0)
#define RF1_20696_LPF_GMULT_BQ2(rev)                    (0x49 | JTAG_20696_CR1)
#define RF2_20696_LPF_GMULT_BQ2(rev)                    (0x49 | JTAG_20696_CR2)
#define RF3_20696_LPF_GMULT_BQ2(rev)                    (0x49 | JTAG_20696_CR3)
#define RFX_20696_LPF_GMULT_BQ2(rev)                    (0x49 | JTAG_20696_ALL)
#define RF_20696_LPF_GMULT_BQ2_lpf_gmult_bq2_SHIFT(rev) 0
#define RF_20696_LPF_GMULT_BQ2_lpf_gmult_bq2_MASK(rev)  0xffff

/* Register RF_20696_LPF_GMULT_RC */
#define RF0_20696_LPF_GMULT_RC(rev)                   (0x4a | JTAG_20696_CR0)
#define RF1_20696_LPF_GMULT_RC(rev)                   (0x4a | JTAG_20696_CR1)
#define RF2_20696_LPF_GMULT_RC(rev)                   (0x4a | JTAG_20696_CR2)
#define RF3_20696_LPF_GMULT_RC(rev)                   (0x4a | JTAG_20696_CR3)
#define RFX_20696_LPF_GMULT_RC(rev)                   (0x4a | JTAG_20696_ALL)
#define RF_20696_LPF_GMULT_RC_lpf_gmult_rc_SHIFT(rev) 0
#define RF_20696_LPF_GMULT_RC_lpf_gmult_rc_MASK(rev)  0xffff

/* Register RF_20696_LPF_GMULT_RC_BW */
#define RF0_20696_LPF_GMULT_RC_BW(rev)                      (0x4b | JTAG_20696_CR0)
#define RF1_20696_LPF_GMULT_RC_BW(rev)                      (0x4b | JTAG_20696_CR1)
#define RF2_20696_LPF_GMULT_RC_BW(rev)                      (0x4b | JTAG_20696_CR2)
#define RF3_20696_LPF_GMULT_RC_BW(rev)                      (0x4b | JTAG_20696_CR3)
#define RFX_20696_LPF_GMULT_RC_BW(rev)                      (0x4b | JTAG_20696_ALL)
#define RF_20696_LPF_GMULT_RC_BW_lpf_gmult_rc_bw_SHIFT(rev) 0
#define RF_20696_LPF_GMULT_RC_BW_lpf_gmult_rc_bw_MASK(rev)  0xf

/* Register RF_20696_LPF_OVR1 */
#define RF0_20696_LPF_OVR1(rev)                           (0x4c | JTAG_20696_CR0)
#define RF1_20696_LPF_OVR1(rev)                           (0x4c | JTAG_20696_CR1)
#define RF2_20696_LPF_OVR1(rev)                           (0x4c | JTAG_20696_CR2)
#define RF3_20696_LPF_OVR1(rev)                           (0x4c | JTAG_20696_CR3)
#define RFX_20696_LPF_OVR1(rev)                           (0x4c | JTAG_20696_ALL)
#define RF_20696_LPF_OVR1_ovr_lpf_g_passive_rc_SHIFT(rev) 6
#define RF_20696_LPF_OVR1_ovr_lpf_g_passive_rc_MASK(rev)  0x40
#define RF_20696_LPF_OVR1_ovr_lpf_sw_dac_rc_SHIFT(rev)    13
#define RF_20696_LPF_OVR1_ovr_lpf_sw_dac_rc_MASK(rev)     0x2000
#define RF_20696_LPF_OVR1_ovr_lpf_sw_bq2_rc_SHIFT(rev)    11
#define RF_20696_LPF_OVR1_ovr_lpf_sw_bq2_rc_MASK(rev)     0x800
#define RF_20696_LPF_OVR1_ovr_lpf_opamp4_bias_SHIFT(rev)  9
#define RF_20696_LPF_OVR1_ovr_lpf_opamp4_bias_MASK(rev)   0x200
#define RF_20696_LPF_OVR1_ovr_lpf_bias_pu_SHIFT(rev)      0
#define RF_20696_LPF_OVR1_ovr_lpf_bias_pu_MASK(rev)       0x1
#define RF_20696_LPF_OVR1_ovr_lpf_c42_SHIFT(rev)          7
#define RF_20696_LPF_OVR1_ovr_lpf_c42_MASK(rev)           0x80
#define RF_20696_LPF_OVR1_ovr_lpf_sw_dac_bq2_SHIFT(rev)   12
#define RF_20696_LPF_OVR1_ovr_lpf_sw_dac_bq2_MASK(rev)    0x1000
#define RF_20696_LPF_OVR1_ovr_lpf_opamp3_bias_SHIFT(rev)  8
#define RF_20696_LPF_OVR1_ovr_lpf_opamp3_bias_MASK(rev)   0x100
#define RF_20696_LPF_OVR1_ovr_lpf_g32_SHIFT(rev)          2
#define RF_20696_LPF_OVR1_ovr_lpf_g32_MASK(rev)           0x4
#define RF_20696_LPF_OVR1_ovr_lpf_g33_SHIFT(rev)          3
#define RF_20696_LPF_OVR1_ovr_lpf_g33_MASK(rev)           0x8
#define RF_20696_LPF_OVR1_ovr_lpf_g34_SHIFT(rev)          4
#define RF_20696_LPF_OVR1_ovr_lpf_g34_MASK(rev)           0x10
#define RF_20696_LPF_OVR1_ovr_lpf_g43_SHIFT(rev)          5
#define RF_20696_LPF_OVR1_ovr_lpf_g43_MASK(rev)           0x20
#define RF_20696_LPF_OVR1_ovr_lpf_sw_bq2_adc_SHIFT(rev)   10
#define RF_20696_LPF_OVR1_ovr_lpf_sw_bq2_adc_MASK(rev)    0x400
#define RF_20696_LPF_OVR1_ovr_lpf_bq_pu_SHIFT(rev)        1
#define RF_20696_LPF_OVR1_ovr_lpf_bq_pu_MASK(rev)         0x2

/* Register RF_20696_LPF_OVR2 */
#define RF0_20696_LPF_OVR2(rev)                              (0x4d | JTAG_20696_CR0)
#define RF1_20696_LPF_OVR2(rev)                              (0x4d | JTAG_20696_CR1)
#define RF2_20696_LPF_OVR2(rev)                              (0x4d | JTAG_20696_CR2)
#define RF3_20696_LPF_OVR2(rev)                              (0x4d | JTAG_20696_CR3)
#define RFX_20696_LPF_OVR2(rev)                              (0x4d | JTAG_20696_ALL)
#define RF_20696_LPF_OVR2_ovr_lpf_sel_5g_out_gm_SHIFT(rev)   4
#define RF_20696_LPF_OVR2_ovr_lpf_sel_5g_out_gm_MASK(rev)    0x10
#define RF_20696_LPF_OVR2_ovr_lpf_sw_bq1_bq2_SHIFT(rev)      1
#define RF_20696_LPF_OVR2_ovr_lpf_sw_bq1_bq2_MASK(rev)       0x2
#define RF_20696_LPF_OVR2_ovr_lpf_bq_cmref_gm_SHIFT(rev)     3
#define RF_20696_LPF_OVR2_ovr_lpf_bq_cmref_gm_MASK(rev)      0x8
#define RF_20696_LPF_OVR2_ovr_lpf_sw_bq1_adc_SHIFT(rev)      0
#define RF_20696_LPF_OVR2_ovr_lpf_sw_bq1_adc_MASK(rev)       0x1
#define RF_20696_LPF_OVR2_ovr_lpf_sel_5g_cmref_gm_SHIFT(rev) 5
#define RF_20696_LPF_OVR2_ovr_lpf_sel_5g_cmref_gm_MASK(rev)  0x20
#define RF_20696_LPF_OVR2_ovr_lpf_sw_aux_adc_SHIFT(rev)      2
#define RF_20696_LPF_OVR2_ovr_lpf_sw_aux_adc_MASK(rev)       0x4

/* Register RF_20696_AUXPGA_CFG1 */
#define RF0_20696_AUXPGA_CFG1(rev)                         (0x4e | JTAG_20696_CR0)
#define RF1_20696_AUXPGA_CFG1(rev)                         (0x4e | JTAG_20696_CR1)
#define RF2_20696_AUXPGA_CFG1(rev)                         (0x4e | JTAG_20696_CR2)
#define RF3_20696_AUXPGA_CFG1(rev)                         (0x4e | JTAG_20696_CR3)
#define RFX_20696_AUXPGA_CFG1(rev)                         (0x4e | JTAG_20696_ALL)
#define RF_20696_AUXPGA_CFG1_auxpga_i_sel_input_SHIFT(rev) 1
#define RF_20696_AUXPGA_CFG1_auxpga_i_sel_input_MASK(rev)  0xe
#define RF_20696_AUXPGA_CFG1_auxpga_i_pu_SHIFT(rev)        0
#define RF_20696_AUXPGA_CFG1_auxpga_i_pu_MASK(rev)         0x1
#define RF_20696_AUXPGA_CFG1_auxpga_i_sel_gain_SHIFT(rev)  8
#define RF_20696_AUXPGA_CFG1_auxpga_i_sel_gain_MASK(rev)   0x700
#define RF_20696_AUXPGA_CFG1_auxpga_i_vcm_ctrl_SHIFT(rev)  4
#define RF_20696_AUXPGA_CFG1_auxpga_i_vcm_ctrl_MASK(rev)   0x30
#define RF_20696_AUXPGA_CFG1_auxpga_i_bias_ctrl_SHIFT(rev) 12
#define RF_20696_AUXPGA_CFG1_auxpga_i_bias_ctrl_MASK(rev)  0x3000

/* Register RF_20696_AUXPGA_VMID */
#define RF0_20696_AUXPGA_VMID(rev)                        (0x4f | JTAG_20696_CR0)
#define RF1_20696_AUXPGA_VMID(rev)                        (0x4f | JTAG_20696_CR1)
#define RF2_20696_AUXPGA_VMID(rev)                        (0x4f | JTAG_20696_CR2)
#define RF3_20696_AUXPGA_VMID(rev)                        (0x4f | JTAG_20696_CR3)
#define RFX_20696_AUXPGA_VMID(rev)                        (0x4f | JTAG_20696_ALL)
#define RF_20696_AUXPGA_VMID_auxpga2BT_en_SHIFT(rev)      10
#define RF_20696_AUXPGA_VMID_auxpga2BT_en_MASK(rev)       0x400
#define RF_20696_AUXPGA_VMID_auxpga_i_sel_vmid_SHIFT(rev) 0
#define RF_20696_AUXPGA_VMID_auxpga_i_sel_vmid_MASK(rev)  0x3ff

/* Register RF_20696_AUXPGA_OVR1 */
#define RF0_20696_AUXPGA_OVR1(rev)                             (0x50 | JTAG_20696_CR0)
#define RF1_20696_AUXPGA_OVR1(rev)                             (0x50 | JTAG_20696_CR1)
#define RF2_20696_AUXPGA_OVR1(rev)                             (0x50 | JTAG_20696_CR2)
#define RF3_20696_AUXPGA_OVR1(rev)                             (0x50 | JTAG_20696_CR3)
#define RFX_20696_AUXPGA_OVR1(rev)                             (0x50 | JTAG_20696_ALL)
#define RF_20696_AUXPGA_OVR1_ovr_auxpga_i_sel_vmid_SHIFT(rev)  0
#define RF_20696_AUXPGA_OVR1_ovr_auxpga_i_sel_vmid_MASK(rev)   0x1
#define RF_20696_AUXPGA_OVR1_ovr_auxpga_i_sel_input_SHIFT(rev) 3
#define RF_20696_AUXPGA_OVR1_ovr_auxpga_i_sel_input_MASK(rev)  0x8
#define RF_20696_AUXPGA_OVR1_ovr_auxpga_i_sel_gain_SHIFT(rev)  2
#define RF_20696_AUXPGA_OVR1_ovr_auxpga_i_sel_gain_MASK(rev)   0x4
#define RF_20696_AUXPGA_OVR1_ovr_auxpga_i_pu_SHIFT(rev)        1
#define RF_20696_AUXPGA_OVR1_ovr_auxpga_i_pu_MASK(rev)         0x2

/* Register RF_20696_TESTBUF_CFG1 */
#define RF0_20696_TESTBUF_CFG1(rev)                            (0x51 | JTAG_20696_CR0)
#define RF1_20696_TESTBUF_CFG1(rev)                            (0x51 | JTAG_20696_CR1)
#define RF2_20696_TESTBUF_CFG1(rev)                            (0x51 | JTAG_20696_CR2)
#define RF3_20696_TESTBUF_CFG1(rev)                            (0x51 | JTAG_20696_CR3)
#define RFX_20696_TESTBUF_CFG1(rev)                            (0x51 | JTAG_20696_ALL)
#define RF_20696_TESTBUF_CFG1_testbuf_sel_test_port_SHIFT(rev) 4
#define RF_20696_TESTBUF_CFG1_testbuf_sel_test_port_MASK(rev)  0x70
#define RF_20696_TESTBUF_CFG1_testbuf_PU_SHIFT(rev)            0
#define RF_20696_TESTBUF_CFG1_testbuf_PU_MASK(rev)             0x1
#define RF_20696_TESTBUF_CFG1_testbuf_GPIO_EN_SHIFT(rev)       1
#define RF_20696_TESTBUF_CFG1_testbuf_GPIO_EN_MASK(rev)        0x2

/* Register RF_20696_TESTBUF_OVR1 */
#define RF0_20696_TESTBUF_OVR1(rev)                                (0x52 | JTAG_20696_CR0)
#define RF1_20696_TESTBUF_OVR1(rev)                                (0x52 | JTAG_20696_CR1)
#define RF2_20696_TESTBUF_OVR1(rev)                                (0x52 | JTAG_20696_CR2)
#define RF3_20696_TESTBUF_OVR1(rev)                                (0x52 | JTAG_20696_CR3)
#define RFX_20696_TESTBUF_OVR1(rev)                                (0x52 | JTAG_20696_ALL)
#define RF_20696_TESTBUF_OVR1_ovr_testbuf_PU_SHIFT(rev)            0
#define RF_20696_TESTBUF_OVR1_ovr_testbuf_PU_MASK(rev)             0x1
#define RF_20696_TESTBUF_OVR1_ovr_testbuf_sel_test_port_SHIFT(rev) 1
#define RF_20696_TESTBUF_OVR1_ovr_testbuf_sel_test_port_MASK(rev)  0x2

/* Register RF_20696_PMU_CFG1 */
#define RF0_20696_PMU_CFG1(rev)                            (0x53 | JTAG_20696_CR0)
#define RF1_20696_PMU_CFG1(rev)                            (0x53 | JTAG_20696_CR1)
#define RF2_20696_PMU_CFG1(rev)                            (0x53 | JTAG_20696_CR2)
#define RF3_20696_PMU_CFG1(rev)                            (0x53 | JTAG_20696_CR3)
#define RFX_20696_PMU_CFG1(rev)                            (0x53 | JTAG_20696_ALL)
#define RF_20696_PMU_CFG1_wlpmu_TXldo_pu_SHIFT(rev)        7
#define RF_20696_PMU_CFG1_wlpmu_TXldo_pu_MASK(rev)         0x80
#define RF_20696_PMU_CFG1_wlpmu_LOGENLDO_load_SHIFT(rev)   1
#define RF_20696_PMU_CFG1_wlpmu_LOGENLDO_load_MASK(rev)    0x2
#define RF_20696_PMU_CFG1_wlpmu_LOGENldo_bypass_SHIFT(rev) 6
#define RF_20696_PMU_CFG1_wlpmu_LOGENldo_bypass_MASK(rev)  0x40
#define RF_20696_PMU_CFG1_wlpmu_LOGENldo_pu_SHIFT(rev)     5
#define RF_20696_PMU_CFG1_wlpmu_LOGENldo_pu_MASK(rev)      0x20
#define RF_20696_PMU_CFG1_wlpmu_LDO_bypass_en_SHIFT(rev)   0
#define RF_20696_PMU_CFG1_wlpmu_LDO_bypass_en_MASK(rev)    0x1
#define RF_20696_PMU_CFG1_wlpmu_maxdel_SHIFT(rev)          12
#define RF_20696_PMU_CFG1_wlpmu_maxdel_MASK(rev)           0x1000
#define RF_20696_PMU_CFG1_wlpmu_TXldo_bypass_SHIFT(rev)    8
#define RF_20696_PMU_CFG1_wlpmu_TXldo_bypass_MASK(rev)     0x100
#define RF_20696_PMU_CFG1_wlpmu_ADCldo_bypass_SHIFT(rev)   3
#define RF_20696_PMU_CFG1_wlpmu_ADCldo_bypass_MASK(rev)    0x8
#define RF_20696_PMU_CFG1_wlpmu_LOGENldo_hpm_SHIFT(rev)    4
#define RF_20696_PMU_CFG1_wlpmu_LOGENldo_hpm_MASK(rev)     0x10
#define RF_20696_PMU_CFG1_wlpmu_AFEldo_pu_SHIFT(rev)       9
#define RF_20696_PMU_CFG1_wlpmu_AFEldo_pu_MASK(rev)        0x200
#define RF_20696_PMU_CFG1_wlpmu_nodel_SHIFT(rev)           11
#define RF_20696_PMU_CFG1_wlpmu_nodel_MASK(rev)            0x800
#define RF_20696_PMU_CFG1_wlpmu_ADCldo_pu_SHIFT(rev)       2
#define RF_20696_PMU_CFG1_wlpmu_ADCldo_pu_MASK(rev)        0x4
#define RF_20696_PMU_CFG1_wlpmu_AFEldo_bypass_SHIFT(rev)   10
#define RF_20696_PMU_CFG1_wlpmu_AFEldo_bypass_MASK(rev)    0x400

/* Register RF_20696_PMU_OP1 */
#define RF0_20696_PMU_OP1(rev)                         (0x54 | JTAG_20696_CR0)
#define RF1_20696_PMU_OP1(rev)                         (0x54 | JTAG_20696_CR1)
#define RF2_20696_PMU_OP1(rev)                         (0x54 | JTAG_20696_CR2)
#define RF3_20696_PMU_OP1(rev)                         (0x54 | JTAG_20696_CR3)
#define RFX_20696_PMU_OP1(rev)                         (0x54 | JTAG_20696_ALL)
#define RF_20696_PMU_OP1_wlpmu_ADCldo_adj_SHIFT(rev)   4
#define RF_20696_PMU_OP1_wlpmu_ADCldo_adj_MASK(rev)    0x70
#define RF_20696_PMU_OP1_wlpmu_tsten_SHIFT(rev)        3
#define RF_20696_PMU_OP1_wlpmu_tsten_MASK(rev)         0x8
#define RF_20696_PMU_OP1_wlpmu_TXldo_adj_SHIFT(rev)    10
#define RF_20696_PMU_OP1_wlpmu_TXldo_adj_MASK(rev)     0x1c00
#define RF_20696_PMU_OP1_wlpmu_ana_mux_SHIFT(rev)      0
#define RF_20696_PMU_OP1_wlpmu_ana_mux_MASK(rev)       0x7
#define RF_20696_PMU_OP1_wlpmu_AFEldo_adj_SHIFT(rev)   13
#define RF_20696_PMU_OP1_wlpmu_AFEldo_adj_MASK(rev)    0xe000
#define RF_20696_PMU_OP1_wlpmu_LOGENldo_adj_SHIFT(rev) 7
#define RF_20696_PMU_OP1_wlpmu_LOGENldo_adj_MASK(rev)  0x380

/* Register RF_20696_PMU_CFG2 */
#define RF0_20696_PMU_CFG2(rev)                        (0x55 | JTAG_20696_CR0)
#define RF1_20696_PMU_CFG2(rev)                        (0x55 | JTAG_20696_CR1)
#define RF2_20696_PMU_CFG2(rev)                        (0x55 | JTAG_20696_CR2)
#define RF3_20696_PMU_CFG2(rev)                        (0x55 | JTAG_20696_CR3)
#define RFX_20696_PMU_CFG2(rev)                        (0x55 | JTAG_20696_ALL)
#define RF_20696_PMU_CFG2_wlpmu_txldo_TL_SHIFT(rev)    13
#define RF_20696_PMU_CFG2_wlpmu_txldo_TL_MASK(rev)     0xe000
#define RF_20696_PMU_CFG2_wlpmu_ldo1p6_adj_SHIFT(rev)  0
#define RF_20696_PMU_CFG2_wlpmu_ldo1p6_adj_MASK(rev)   0xf
#define RF_20696_PMU_CFG2_wlpmu_afeldo_TL_SHIFT(rev)   4
#define RF_20696_PMU_CFG2_wlpmu_afeldo_TL_MASK(rev)    0x70
#define RF_20696_PMU_CFG2_wlpmu_adcldo_TL_SHIFT(rev)   7
#define RF_20696_PMU_CFG2_wlpmu_adcldo_TL_MASK(rev)    0x380
#define RF_20696_PMU_CFG2_wlpmu_logenldo_TL_SHIFT(rev) 10
#define RF_20696_PMU_CFG2_wlpmu_logenldo_TL_MASK(rev)  0x1c00

/* Register RF_20696_PMU_CFG3 */
#define RF0_20696_PMU_CFG3(rev)                      (0x56 | JTAG_20696_CR0)
#define RF1_20696_PMU_CFG3(rev)                      (0x56 | JTAG_20696_CR1)
#define RF2_20696_PMU_CFG3(rev)                      (0x56 | JTAG_20696_CR2)
#define RF3_20696_PMU_CFG3(rev)                      (0x56 | JTAG_20696_CR3)
#define RFX_20696_PMU_CFG3(rev)                      (0x56 | JTAG_20696_ALL)
#define RF_20696_PMU_CFG3_vref_select_SHIFT(rev)     0
#define RF_20696_PMU_CFG3_vref_select_MASK(rev)      0x1
#define RF_20696_PMU_CFG3_wlpmu_spare2_SHIFT(rev)    12
#define RF_20696_PMU_CFG3_wlpmu_spare2_MASK(rev)     0x1000
#define RF_20696_PMU_CFG3_wlpmu_spare3_SHIFT(rev)    1
#define RF_20696_PMU_CFG3_wlpmu_spare3_MASK(rev)     0x7fe
#define RF_20696_PMU_CFG3_wlpmu_burnin_en_SHIFT(rev) 11
#define RF_20696_PMU_CFG3_wlpmu_burnin_en_MASK(rev)  0x800

/* Register RF_20696_PMU_CFG4 */
#define RF0_20696_PMU_CFG4(rev)                          (0x57 | JTAG_20696_CR0)
#define RF1_20696_PMU_CFG4(rev)                          (0x57 | JTAG_20696_CR1)
#define RF2_20696_PMU_CFG4(rev)                          (0x57 | JTAG_20696_CR2)
#define RF3_20696_PMU_CFG4(rev)                          (0x57 | JTAG_20696_CR3)
#define RFX_20696_PMU_CFG4(rev)                          (0x57 | JTAG_20696_ALL)
#define RF_20696_PMU_CFG4_wlpmu_en_SHIFT(rev)            2
#define RF_20696_PMU_CFG4_wlpmu_en_MASK(rev)             0x4
#define RF_20696_PMU_CFG4_wlpmu_refadj_ldo1p2_SHIFT(rev) 3
#define RF_20696_PMU_CFG4_wlpmu_refadj_ldo1p2_MASK(rev)  0xf8
#define RF_20696_PMU_CFG4_wlpmu_LDO2P1_pu_SHIFT(rev)     1
#define RF_20696_PMU_CFG4_wlpmu_LDO2P1_pu_MASK(rev)      0x2

/* Register RF_20696_LDO1P65_STAT */
#define RF0_20696_LDO1P65_STAT(rev)                      (0x58 | JTAG_20696_CR0)
#define RF1_20696_LDO1P65_STAT(rev)                      (0x58 | JTAG_20696_CR1)
#define RF2_20696_LDO1P65_STAT(rev)                      (0x58 | JTAG_20696_CR2)
#define RF3_20696_LDO1P65_STAT(rev)                      (0x58 | JTAG_20696_CR3)
#define RFX_20696_LDO1P65_STAT(rev)                      (0x58 | JTAG_20696_ALL)
#define RF_20696_LDO1P65_STAT_wlpmu_ldo1p6_pu_SHIFT(rev) 8
#define RF_20696_LDO1P65_STAT_wlpmu_ldo1p6_pu_MASK(rev)  0x100

/* Register RF_20696_PMU_OVR1 */
#define RF0_20696_PMU_OVR1(rev)                              (0x59 | JTAG_20696_CR0)
#define RF1_20696_PMU_OVR1(rev)                              (0x59 | JTAG_20696_CR1)
#define RF2_20696_PMU_OVR1(rev)                              (0x59 | JTAG_20696_CR2)
#define RF3_20696_PMU_OVR1(rev)                              (0x59 | JTAG_20696_CR3)
#define RFX_20696_PMU_OVR1(rev)                              (0x59 | JTAG_20696_ALL)
#define RF_20696_PMU_OVR1_ovr_wlpmu_ADCldo_pu_SHIFT(rev)     9
#define RF_20696_PMU_OVR1_ovr_wlpmu_ADCldo_pu_MASK(rev)      0x200
#define RF_20696_PMU_OVR1_ovr_wlpmu_from_frontldo_SHIFT(rev) 3
#define RF_20696_PMU_OVR1_ovr_wlpmu_from_frontldo_MASK(rev)  0x8
#define RF_20696_PMU_OVR1_ovr_wlpmu_en_SHIFT(rev)            4
#define RF_20696_PMU_OVR1_ovr_wlpmu_en_MASK(rev)             0x10
#define RF_20696_PMU_OVR1_ovr_wlpmu_LDO2P1_pu_SHIFT(rev)     5
#define RF_20696_PMU_OVR1_ovr_wlpmu_LDO2P1_pu_MASK(rev)      0x20
#define RF_20696_PMU_OVR1_ovr_wlpmu_LOGENldo_pu_SHIFT(rev)   8
#define RF_20696_PMU_OVR1_ovr_wlpmu_LOGENldo_pu_MASK(rev)    0x100
#define RF_20696_PMU_OVR1_ovr_wlpmu_ldo1p6_pu_SHIFT(rev)     10
#define RF_20696_PMU_OVR1_ovr_wlpmu_ldo1p6_pu_MASK(rev)      0x400
#define RF_20696_PMU_OVR1_ovr_wlpmu_TXldo_pu_SHIFT(rev)      7
#define RF_20696_PMU_OVR1_ovr_wlpmu_TXldo_pu_MASK(rev)       0x80
#define RF_20696_PMU_OVR1_ovr_wlpmu_AFEldo_pu_SHIFT(rev)     6
#define RF_20696_PMU_OVR1_ovr_wlpmu_AFEldo_pu_MASK(rev)      0x40

/* Register RF_20696_IQCAL_CFG1 */
#define RF0_20696_IQCAL_CFG1(rev)                           (0x5a | JTAG_20696_CR0)
#define RF1_20696_IQCAL_CFG1(rev)                           (0x5a | JTAG_20696_CR1)
#define RF2_20696_IQCAL_CFG1(rev)                           (0x5a | JTAG_20696_CR2)
#define RF3_20696_IQCAL_CFG1(rev)                           (0x5a | JTAG_20696_CR3)
#define RFX_20696_IQCAL_CFG1(rev)                           (0x5a | JTAG_20696_ALL)
#define RF_20696_IQCAL_CFG1_iqcal_tssi_GPIO_ctrl_SHIFT(rev) 8
#define RF_20696_IQCAL_CFG1_iqcal_tssi_GPIO_ctrl_MASK(rev)  0x300
#define RF_20696_IQCAL_CFG1_iqcal_PU_tssi_SHIFT(rev)        0
#define RF_20696_IQCAL_CFG1_iqcal_PU_tssi_MASK(rev)         0x1
#define RF_20696_IQCAL_CFG1_iqcal_sel_ext_tssi_SHIFT(rev)   2
#define RF_20696_IQCAL_CFG1_iqcal_sel_ext_tssi_MASK(rev)    0x4
#define RF_20696_IQCAL_CFG1_iqcal_sel_sw_SHIFT(rev)         4
#define RF_20696_IQCAL_CFG1_iqcal_sel_sw_MASK(rev)          0xf0
#define RF_20696_IQCAL_CFG1_iqcal_PU_iqcal_SHIFT(rev)       1
#define RF_20696_IQCAL_CFG1_iqcal_PU_iqcal_MASK(rev)        0x2

/* Register RF_20696_IQCAL_CFG2 */
#define RF0_20696_IQCAL_CFG2(rev)                           (0x5b | JTAG_20696_CR0)
#define RF1_20696_IQCAL_CFG2(rev)                           (0x5b | JTAG_20696_CR1)
#define RF2_20696_IQCAL_CFG2(rev)                           (0x5b | JTAG_20696_CR2)
#define RF3_20696_IQCAL_CFG2(rev)                           (0x5b | JTAG_20696_CR3)
#define RFX_20696_IQCAL_CFG2(rev)                           (0x5b | JTAG_20696_ALL)
#define RF_20696_IQCAL_CFG2_iqcal_iq_cm_center_SHIFT(rev)   4
#define RF_20696_IQCAL_CFG2_iqcal_iq_cm_center_MASK(rev)    0xf0
#define RF_20696_IQCAL_CFG2_iqcal_tssi_cm_center_SHIFT(rev) 8
#define RF_20696_IQCAL_CFG2_iqcal_tssi_cm_center_MASK(rev)  0x300
#define RF_20696_IQCAL_CFG2_iqcal_sel_nbw_iqcal_SHIFT(rev)  1
#define RF_20696_IQCAL_CFG2_iqcal_sel_nbw_iqcal_MASK(rev)   0x2
#define RF_20696_IQCAL_CFG2_iqcal_hg_iqcal_SHIFT(rev)       0
#define RF_20696_IQCAL_CFG2_iqcal_hg_iqcal_MASK(rev)        0x1

/* Register RF_20696_IQCAL_CFG3 */
#define RF0_20696_IQCAL_CFG3(rev)                 (0x5c | JTAG_20696_CR0)
#define RF1_20696_IQCAL_CFG3(rev)                 (0x5c | JTAG_20696_CR1)
#define RF2_20696_IQCAL_CFG3(rev)                 (0x5c | JTAG_20696_CR2)
#define RF3_20696_IQCAL_CFG3(rev)                 (0x5c | JTAG_20696_CR3)
#define RFX_20696_IQCAL_CFG3(rev)                 (0x5c | JTAG_20696_ALL)
#define RF_20696_IQCAL_CFG3_iqcal_gvar_SHIFT(rev) 4
#define RF_20696_IQCAL_CFG3_iqcal_gvar_MASK(rev)  0x70
#define RF_20696_IQCAL_CFG3_iqcal_hpc_SHIFT(rev)  0
#define RF_20696_IQCAL_CFG3_iqcal_hpc_MASK(rev)   0x7

/* Register RF_20696_IQCAL_IDAC */
#define RF0_20696_IQCAL_IDAC(rev)                      (0x5d | JTAG_20696_CR0)
#define RF1_20696_IQCAL_IDAC(rev)                      (0x5d | JTAG_20696_CR1)
#define RF2_20696_IQCAL_IDAC(rev)                      (0x5d | JTAG_20696_CR2)
#define RF3_20696_IQCAL_IDAC(rev)                      (0x5d | JTAG_20696_CR3)
#define RFX_20696_IQCAL_IDAC(rev)                      (0x5d | JTAG_20696_ALL)
#define RF_20696_IQCAL_IDAC_iqcal_tssi_bias_SHIFT(rev) 0
#define RF_20696_IQCAL_IDAC_iqcal_tssi_bias_MASK(rev)  0xf
#define RF_20696_IQCAL_IDAC_iqcal_idac_SHIFT(rev)      4
#define RF_20696_IQCAL_IDAC_iqcal_idac_MASK(rev)       0x3ff0

/* Register RF_20696_IQCAL_GAIN_RFB */
#define RF0_20696_IQCAL_GAIN_RFB(rev)                (0x5e | JTAG_20696_CR0)
#define RF1_20696_IQCAL_GAIN_RFB(rev)                (0x5e | JTAG_20696_CR1)
#define RF2_20696_IQCAL_GAIN_RFB(rev)                (0x5e | JTAG_20696_CR2)
#define RF3_20696_IQCAL_GAIN_RFB(rev)                (0x5e | JTAG_20696_CR3)
#define RFX_20696_IQCAL_GAIN_RFB(rev)                (0x5e | JTAG_20696_ALL)
#define RF_20696_IQCAL_GAIN_RFB_iqcal_rfb_SHIFT(rev) 0
#define RF_20696_IQCAL_GAIN_RFB_iqcal_rfb_MASK(rev)  0x1fff

/* Register RF_20696_IQCAL_GAIN_RIN */
#define RF0_20696_IQCAL_GAIN_RIN(rev)                (0x5f | JTAG_20696_CR0)
#define RF1_20696_IQCAL_GAIN_RIN(rev)                (0x5f | JTAG_20696_CR1)
#define RF2_20696_IQCAL_GAIN_RIN(rev)                (0x5f | JTAG_20696_CR2)
#define RF3_20696_IQCAL_GAIN_RIN(rev)                (0x5f | JTAG_20696_CR3)
#define RFX_20696_IQCAL_GAIN_RIN(rev)                (0x5f | JTAG_20696_ALL)
#define RF_20696_IQCAL_GAIN_RIN_iqcal_rin_SHIFT(rev) 0
#define RF_20696_IQCAL_GAIN_RIN_iqcal_rin_MASK(rev)  0x1fff

/* Register RF_20696_IQCAL_CFG4 */
#define RF0_20696_IQCAL_CFG4(rev)                            (0x60 | JTAG_20696_CR0)
#define RF1_20696_IQCAL_CFG4(rev)                            (0x60 | JTAG_20696_CR1)
#define RF2_20696_IQCAL_CFG4(rev)                            (0x60 | JTAG_20696_CR2)
#define RF3_20696_IQCAL_CFG4(rev)                            (0x60 | JTAG_20696_CR3)
#define RFX_20696_IQCAL_CFG4(rev)                            (0x60 | JTAG_20696_ALL)
#define RF_20696_IQCAL_CFG4_loopback_biasadj_SHIFT(rev)      6
#define RF_20696_IQCAL_CFG4_loopback_biasadj_MASK(rev)       0x3c0
#define RF_20696_IQCAL_CFG4_iqcal2adc_SHIFT(rev)             1
#define RF_20696_IQCAL_CFG4_iqcal2adc_MASK(rev)              0x2
#define RF_20696_IQCAL_CFG4_auxpga2adc_SHIFT(rev)            0
#define RF_20696_IQCAL_CFG4_auxpga2adc_MASK(rev)             0x1
#define RF_20696_IQCAL_CFG4_loopback_gpaio_out_pu_SHIFT(rev) 10
#define RF_20696_IQCAL_CFG4_loopback_gpaio_out_pu_MASK(rev)  0x400
#define RF_20696_IQCAL_CFG4_loopback_muxsel_SHIFT(rev)       2
#define RF_20696_IQCAL_CFG4_loopback_muxsel_MASK(rev)        0x3c

/* Register RF_20696_IQCAL_CFG5 */
#define RF0_20696_IQCAL_CFG5(rev)                        (0x61 | JTAG_20696_CR0)
#define RF1_20696_IQCAL_CFG5(rev)                        (0x61 | JTAG_20696_CR1)
#define RF2_20696_IQCAL_CFG5(rev)                        (0x61 | JTAG_20696_CR2)
#define RF3_20696_IQCAL_CFG5(rev)                        (0x61 | JTAG_20696_CR3)
#define RFX_20696_IQCAL_CFG5(rev)                        (0x61 | JTAG_20696_ALL)
#define RF_20696_IQCAL_CFG5_wbpga_cmref_iqbuf_SHIFT(rev) 1
#define RF_20696_IQCAL_CFG5_wbpga_cmref_iqbuf_MASK(rev)  0x2
#define RF_20696_IQCAL_CFG5_wbpga_pu_SHIFT(rev)          3
#define RF_20696_IQCAL_CFG5_wbpga_pu_MASK(rev)           0x8
#define RF_20696_IQCAL_CFG5_loopback_bias_pu_SHIFT(rev)  2
#define RF_20696_IQCAL_CFG5_loopback_bias_pu_MASK(rev)   0x4
#define RF_20696_IQCAL_CFG5_wbpga_cfb_SHIFT(rev)         4
#define RF_20696_IQCAL_CFG5_wbpga_cfb_MASK(rev)          0xf0
#define RF_20696_IQCAL_CFG5_wbpga_cmref_half_SHIFT(rev)  0
#define RF_20696_IQCAL_CFG5_wbpga_cmref_half_MASK(rev)   0x1

/* Register RF_20696_IQCAL_CFG6 */
#define RF0_20696_IQCAL_CFG6(rev)                  (0x62 | JTAG_20696_CR0)
#define RF1_20696_IQCAL_CFG6(rev)                  (0x62 | JTAG_20696_CR1)
#define RF2_20696_IQCAL_CFG6(rev)                  (0x62 | JTAG_20696_CR2)
#define RF3_20696_IQCAL_CFG6(rev)                  (0x62 | JTAG_20696_CR3)
#define RFX_20696_IQCAL_CFG6(rev)                  (0x62 | JTAG_20696_ALL)
#define RF_20696_IQCAL_CFG6_wbpga_cmref_SHIFT(rev) 6
#define RF_20696_IQCAL_CFG6_wbpga_cmref_MASK(rev)  0xfc0
#define RF_20696_IQCAL_CFG6_wbpga_bias_SHIFT(rev)  0
#define RF_20696_IQCAL_CFG6_wbpga_bias_MASK(rev)   0x3f

/* Register RF_20696_IQCAL_OVR1 */
#define RF0_20696_IQCAL_OVR1(rev)                           (0x63 | JTAG_20696_CR0)
#define RF1_20696_IQCAL_OVR1(rev)                           (0x63 | JTAG_20696_CR1)
#define RF2_20696_IQCAL_OVR1(rev)                           (0x63 | JTAG_20696_CR2)
#define RF3_20696_IQCAL_OVR1(rev)                           (0x63 | JTAG_20696_CR3)
#define RFX_20696_IQCAL_OVR1(rev)                           (0x63 | JTAG_20696_ALL)
#define RF_20696_IQCAL_OVR1_ovr_iqcal_PU_tssi_SHIFT(rev)    0
#define RF_20696_IQCAL_OVR1_ovr_iqcal_PU_tssi_MASK(rev)     0x1
#define RF_20696_IQCAL_OVR1_ovr_loopback_bias_pu_SHIFT(rev) 1
#define RF_20696_IQCAL_OVR1_ovr_loopback_bias_pu_MASK(rev)  0x2

/* Register RF_20696_LNA2G_REG1 */
#define RF0_20696_LNA2G_REG1(rev)                              (0x64 | JTAG_20696_CR0)
#define RF1_20696_LNA2G_REG1(rev)                              (0x64 | JTAG_20696_CR1)
#define RF2_20696_LNA2G_REG1(rev)                              (0x64 | JTAG_20696_CR2)
#define RF3_20696_LNA2G_REG1(rev)                              (0x64 | JTAG_20696_CR3)
#define RFX_20696_LNA2G_REG1(rev)                              (0x64 | JTAG_20696_ALL)
#define RF_20696_LNA2G_REG1_lna2g_lna1_bypass_SHIFT(rev)       4
#define RF_20696_LNA2G_REG1_lna2g_lna1_bypass_MASK(rev)        0x10
#define RF_20696_LNA2G_REG1_lna2g_lna1_out_short_pu_SHIFT(rev) 12
#define RF_20696_LNA2G_REG1_lna2g_lna1_out_short_pu_MASK(rev)  0x1000
#define RF_20696_LNA2G_REG1_lna2g_lna1_gain_SHIFT(rev)         9
#define RF_20696_LNA2G_REG1_lna2g_lna1_gain_MASK(rev)          0xe00
#define RF_20696_LNA2G_REG1_lna2g_tr_rx_en_SHIFT(rev)          15
#define RF_20696_LNA2G_REG1_lna2g_tr_rx_en_MASK(rev)           0x8000
#define RF_20696_LNA2G_REG1_lna2g_lna1_Rout_SHIFT(rev)         0
#define RF_20696_LNA2G_REG1_lna2g_lna1_Rout_MASK(rev)          0xf
#define RF_20696_LNA2G_REG1_lna2g_lna_low_ct_SHIFT(rev)        14
#define RF_20696_LNA2G_REG1_lna2g_lna_low_ct_MASK(rev)         0x4000
#define RF_20696_LNA2G_REG1_lna2g_lna1_freq_tune_SHIFT(rev)    5
#define RF_20696_LNA2G_REG1_lna2g_lna1_freq_tune_MASK(rev)     0x1e0
#define RF_20696_LNA2G_REG1_lna2g_lna1_pu_SHIFT(rev)           13
#define RF_20696_LNA2G_REG1_lna2g_lna1_pu_MASK(rev)            0x2000

/* Register RF_20696_LNA2G_REG2 */
#define RF0_20696_LNA2G_REG2(rev)                           (0x65 | JTAG_20696_CR0)
#define RF1_20696_LNA2G_REG2(rev)                           (0x65 | JTAG_20696_CR1)
#define RF2_20696_LNA2G_REG2(rev)                           (0x65 | JTAG_20696_CR2)
#define RF3_20696_LNA2G_REG2(rev)                           (0x65 | JTAG_20696_CR3)
#define RFX_20696_LNA2G_REG2(rev)                           (0x65 | JTAG_20696_ALL)
#define RF_20696_LNA2G_REG2_lna2g_bias_reset_SHIFT(rev)     1
#define RF_20696_LNA2G_REG2_lna2g_bias_reset_MASK(rev)      0x2
#define RF_20696_LNA2G_REG2_lna2g_epapd_en_SHIFT(rev)       6
#define RF_20696_LNA2G_REG2_lna2g_epapd_en_MASK(rev)        0x40
#define RF_20696_LNA2G_REG2_lna2g_epapd_attn_SHIFT(rev)     2
#define RF_20696_LNA2G_REG2_lna2g_epapd_attn_MASK(rev)      0x3c
#define RF_20696_LNA2G_REG2_lna2g_lna1_bias_idac_SHIFT(rev) 9
#define RF_20696_LNA2G_REG2_lna2g_lna1_bias_idac_MASK(rev)  0x1e00
#define RF_20696_LNA2G_REG2_lna2g_lna1_Cgs_size_SHIFT(rev)  7
#define RF_20696_LNA2G_REG2_lna2g_lna1_Cgs_size_MASK(rev)   0x180
#define RF_20696_LNA2G_REG2_lna2g_auxpath_SHIFT(rev)        0
#define RF_20696_LNA2G_REG2_lna2g_auxpath_MASK(rev)         0x1
#define RF_20696_LNA2G_REG2_lna2g_lna1_bias_ptat_SHIFT(rev) 13
#define RF_20696_LNA2G_REG2_lna2g_lna1_bias_ptat_MASK(rev)  0xe000

/* Register RF_20696_LNA2G_REG3 */
#define RF0_20696_LNA2G_REG3(rev)                                      (0x66 | JTAG_20696_CR0)
#define RF1_20696_LNA2G_REG3(rev)                                      (0x66 | JTAG_20696_CR1)
#define RF2_20696_LNA2G_REG3(rev)                                      (0x66 | JTAG_20696_CR2)
#define RF3_20696_LNA2G_REG3(rev)                                      (0x66 | JTAG_20696_CR3)
#define RFX_20696_LNA2G_REG3(rev)                                      (0x66 | JTAG_20696_ALL)
#define RF_20696_LNA2G_REG3_lna2g_dig_wrssi0_drive_strength_SHIFT(rev) 0
#define RF_20696_LNA2G_REG3_lna2g_dig_wrssi0_drive_strength_MASK(rev)  0x1
#define RF_20696_LNA2G_REG3_lna2g_dig_wrssi1_threshold_SHIFT(rev)      8
#define RF_20696_LNA2G_REG3_lna2g_dig_wrssi1_threshold_MASK(rev)       0xf00
#define RF_20696_LNA2G_REG3_lna2g_dig_wrssi1_pu_SHIFT(rev)             7
#define RF_20696_LNA2G_REG3_lna2g_dig_wrssi1_pu_MASK(rev)              0x80
#define RF_20696_LNA2G_REG3_lna2g_dig_wrssi0_pu_SHIFT(rev)             1
#define RF_20696_LNA2G_REG3_lna2g_dig_wrssi0_pu_MASK(rev)              0x2
#define RF_20696_LNA2G_REG3_lna2g_dig_wrssi0_threshold_SHIFT(rev)      2
#define RF_20696_LNA2G_REG3_lna2g_dig_wrssi0_threshold_MASK(rev)       0x3c
#define RF_20696_LNA2G_REG3_lna2g_dig_wrssi1_drive_strength_SHIFT(rev) 6
#define RF_20696_LNA2G_REG3_lna2g_dig_wrssi1_drive_strength_MASK(rev)  0x40

/* Register RF_20696_RX2G_REG1 */
#define RF0_20696_RX2G_REG1(rev)                          (0x67 | JTAG_20696_CR0)
#define RF1_20696_RX2G_REG1(rev)                          (0x67 | JTAG_20696_CR1)
#define RF2_20696_RX2G_REG1(rev)                          (0x67 | JTAG_20696_CR2)
#define RF3_20696_RX2G_REG1(rev)                          (0x67 | JTAG_20696_CR3)
#define RFX_20696_RX2G_REG1(rev)                          (0x67 | JTAG_20696_ALL)
#define RF_20696_RX2G_REG1_rx2g_lo_en_SHIFT(rev)          4
#define RF_20696_RX2G_REG1_rx2g_lo_en_MASK(rev)           0x10
#define RF_20696_RX2G_REG1_rx2g_spare_SHIFT(rev)          8
#define RF_20696_RX2G_REG1_rx2g_spare_MASK(rev)           0xff00
#define RF_20696_RX2G_REG1_rx2g_lo_vcm_SHIFT(rev)         5
#define RF_20696_RX2G_REG1_rx2g_lo_vcm_MASK(rev)          0x60
#define RF_20696_RX2G_REG1_rx2g_iloopback_en_SHIFT(rev)   3
#define RF_20696_RX2G_REG1_rx2g_iloopback_en_MASK(rev)    0x8
#define RF_20696_RX2G_REG1_rx2g_iloopback_attn_SHIFT(rev) 1
#define RF_20696_RX2G_REG1_rx2g_iloopback_attn_MASK(rev)  0x6

/* Register RF_20696_RX2G_REG2 */
#define RF0_20696_RX2G_REG2(rev)                           (0x68 | JTAG_20696_CR0)
#define RF1_20696_RX2G_REG2(rev)                           (0x68 | JTAG_20696_CR1)
#define RF2_20696_RX2G_REG2(rev)                           (0x68 | JTAG_20696_CR2)
#define RF3_20696_RX2G_REG2(rev)                           (0x68 | JTAG_20696_CR3)
#define RFX_20696_RX2G_REG2(rev)                           (0x68 | JTAG_20696_ALL)
#define RF_20696_RX2G_REG2_rx2g_gm_pu_pulse_SHIFT(rev)     15
#define RF_20696_RX2G_REG2_rx2g_gm_pu_pulse_MASK(rev)      0x8000
#define RF_20696_RX2G_REG2_rx2g_gm_idac_main_SHIFT(rev)    0
#define RF_20696_RX2G_REG2_rx2g_gm_idac_main_MASK(rev)     0xf
#define RF_20696_RX2G_REG2_rx2g_gm_ptat_SHIFT(rev)         12
#define RF_20696_RX2G_REG2_rx2g_gm_ptat_MASK(rev)          0x7000
#define RF_20696_RX2G_REG2_rx2g_gm_idac_pmos_ds_SHIFT(rev) 8
#define RF_20696_RX2G_REG2_rx2g_gm_idac_pmos_ds_MASK(rev)  0xf00
#define RF_20696_RX2G_REG2_rx2g_gm_idac_nmos_ds_SHIFT(rev) 4
#define RF_20696_RX2G_REG2_rx2g_gm_idac_nmos_ds_MASK(rev)  0xf0

/* Register RF_20696_RX2G_REG3 */
#define RF0_20696_RX2G_REG3(rev)                                (0x69 | JTAG_20696_CR0)
#define RF1_20696_RX2G_REG3(rev)                                (0x69 | JTAG_20696_CR1)
#define RF2_20696_RX2G_REG3(rev)                                (0x69 | JTAG_20696_CR2)
#define RF3_20696_RX2G_REG3(rev)                                (0x69 | JTAG_20696_CR3)
#define RFX_20696_RX2G_REG3(rev)                                (0x69 | JTAG_20696_ALL)
#define RF_20696_RX2G_REG3_rx2g_gm_gain_SHIFT(rev)              14
#define RF_20696_RX2G_REG3_rx2g_gm_gain_MASK(rev)               0xc000
#define RF_20696_RX2G_REG3_rx2g_gm_loopback_en_SHIFT(rev)       5
#define RF_20696_RX2G_REG3_rx2g_gm_loopback_en_MASK(rev)        0x20
#define RF_20696_RX2G_REG3_rx2g_gm_ds_en_SHIFT(rev)             12
#define RF_20696_RX2G_REG3_rx2g_gm_ds_en_MASK(rev)              0x1000
#define RF_20696_RX2G_REG3_rx2g_gm_loopback_gain_SHIFT(rev)     6
#define RF_20696_RX2G_REG3_rx2g_gm_loopback_gain_MASK(rev)      0xc0
#define RF_20696_RX2G_REG3_rx2g_gm_en_SHIFT(rev)                13
#define RF_20696_RX2G_REG3_rx2g_gm_en_MASK(rev)                 0x2000
#define RF_20696_RX2G_REG3_rx2g_gm_loopback_mainpath_SHIFT(rev) 8
#define RF_20696_RX2G_REG3_rx2g_gm_loopback_mainpath_MASK(rev)  0x100

/* Register RF_20696_RX2G_REG4 */
#define RF0_20696_RX2G_REG4(rev)                           (0x6a | JTAG_20696_CR0)
#define RF1_20696_RX2G_REG4(rev)                           (0x6a | JTAG_20696_CR1)
#define RF2_20696_RX2G_REG4(rev)                           (0x6a | JTAG_20696_CR2)
#define RF3_20696_RX2G_REG4(rev)                           (0x6a | JTAG_20696_CR3)
#define RFX_20696_RX2G_REG4(rev)                           (0x6a | JTAG_20696_ALL)
#define RF_20696_RX2G_REG4_rx_ldo_pu_SHIFT(rev)            1
#define RF_20696_RX2G_REG4_rx_ldo_pu_MASK(rev)             0x2
#define RF_20696_RX2G_REG4_rx_ldo_out_en_SHIFT(rev)        6
#define RF_20696_RX2G_REG4_rx_ldo_out_en_MASK(rev)         0x40
#define RF_20696_RX2G_REG4_rx_ldo_refadj_ldo1p2_SHIFT(rev) 8
#define RF_20696_RX2G_REG4_rx_ldo_refadj_ldo1p2_MASK(rev)  0x1f00
#define RF_20696_RX2G_REG4_rx_ldo_adj_SHIFT(rev)           2
#define RF_20696_RX2G_REG4_rx_ldo_adj_MASK(rev)            0x1c
#define RF_20696_RX2G_REG4_rx_ldo_refsel_SHIFT(rev)        7
#define RF_20696_RX2G_REG4_rx_ldo_refsel_MASK(rev)         0x80
#define RF_20696_RX2G_REG4_rx_ldo_byp_SHIFT(rev)           0
#define RF_20696_RX2G_REG4_rx_ldo_byp_MASK(rev)            0x1

/* Register RF_20696_RX2G_REG5 */
#define RF0_20696_RX2G_REG5(rev)                          (0x6b | JTAG_20696_CR0)
#define RF1_20696_RX2G_REG5(rev)                          (0x6b | JTAG_20696_CR1)
#define RF2_20696_RX2G_REG5(rev)                          (0x6b | JTAG_20696_CR2)
#define RF3_20696_RX2G_REG5(rev)                          (0x6b | JTAG_20696_CR3)
#define RFX_20696_RX2G_REG5(rev)                          (0x6b | JTAG_20696_ALL)
#define RF_20696_RX2G_REG5_rx2g_wrssi1_mid_pu_SHIFT(rev)  10
#define RF_20696_RX2G_REG5_rx2g_wrssi1_mid_pu_MASK(rev)   0x400
#define RF_20696_RX2G_REG5_rx2g_wrssi0_high_pu_SHIFT(rev) 8
#define RF_20696_RX2G_REG5_rx2g_wrssi0_high_pu_MASK(rev)  0x100
#define RF_20696_RX2G_REG5_rx2g_wrssi1_low_pu_SHIFT(rev)  9
#define RF_20696_RX2G_REG5_rx2g_wrssi1_low_pu_MASK(rev)   0x200
#define RF_20696_RX2G_REG5_rx2g_wrssi1_high_pu_SHIFT(rev) 11
#define RF_20696_RX2G_REG5_rx2g_wrssi1_high_pu_MASK(rev)  0x800
#define RF_20696_RX2G_REG5_rx2g_wrssi0_mid_pu_SHIFT(rev)  7
#define RF_20696_RX2G_REG5_rx2g_wrssi0_mid_pu_MASK(rev)   0x80
#define RF_20696_RX2G_REG5_rx2g_wrssi0_low_pu_SHIFT(rev)  6
#define RF_20696_RX2G_REG5_rx2g_wrssi0_low_pu_MASK(rev)   0x40

/* Register RF_20696_RX2G_CFG1_OVR */
#define RF0_20696_RX2G_CFG1_OVR(rev)                                  (0x6c | JTAG_20696_CR0)
#define RF1_20696_RX2G_CFG1_OVR(rev)                                  (0x6c | JTAG_20696_CR1)
#define RF2_20696_RX2G_CFG1_OVR(rev)                                  (0x6c | JTAG_20696_CR2)
#define RF3_20696_RX2G_CFG1_OVR(rev)                                  (0x6c | JTAG_20696_CR3)
#define RFX_20696_RX2G_CFG1_OVR(rev)                                  (0x6c | JTAG_20696_ALL)
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_lna1_pu_SHIFT(rev)           13
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_lna1_pu_MASK(rev)            0x2000
#define RF_20696_RX2G_CFG1_OVR_ovr_rx2g_gm_gain_SHIFT(rev)            0
#define RF_20696_RX2G_CFG1_OVR_ovr_rx2g_gm_gain_MASK(rev)             0x1
#define RF_20696_RX2G_CFG1_OVR_ovr_rx2g_lo_en_SHIFT(rev)              2
#define RF_20696_RX2G_CFG1_OVR_ovr_rx2g_lo_en_MASK(rev)               0x4
#define RF_20696_RX2G_CFG1_OVR_ovr_rx2g_gm_pu_pulse_SHIFT(rev)        1
#define RF_20696_RX2G_CFG1_OVR_ovr_rx2g_gm_pu_pulse_MASK(rev)         0x2
#define RF_20696_RX2G_CFG1_OVR_ovr_rx_ldo_from_frontldo_SHIFT(rev)    14
#define RF_20696_RX2G_CFG1_OVR_ovr_rx_ldo_from_frontldo_MASK(rev)     0x4000
#define RF_20696_RX2G_CFG1_OVR_ovr_rx2g_gm_en_SHIFT(rev)              3
#define RF_20696_RX2G_CFG1_OVR_ovr_rx2g_gm_en_MASK(rev)               0x8
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_bias_reset_SHIFT(rev)        10
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_bias_reset_MASK(rev)         0x400
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_lna1_bypass_SHIFT(rev)       9
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_lna1_bypass_MASK(rev)        0x200
#define RF_20696_RX2G_CFG1_OVR_ovr_rx_ldo_pu_SHIFT(rev)               6
#define RF_20696_RX2G_CFG1_OVR_ovr_rx_ldo_pu_MASK(rev)                0x40
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_tr_rx_en_SHIFT(rev)          11
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_tr_rx_en_MASK(rev)           0x800
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_dig_wrssi1_pu_SHIFT(rev)     4
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_dig_wrssi1_pu_MASK(rev)      0x10
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_lna1_out_short_pu_SHIFT(rev) 12
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_lna1_out_short_pu_MASK(rev)  0x1000
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_lna1_gain_SHIFT(rev)         7
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_lna1_gain_MASK(rev)          0x80
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_lna1_Rout_SHIFT(rev)         8
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_lna1_Rout_MASK(rev)          0x100
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_dig_wrssi0_pu_SHIFT(rev)     5
#define RF_20696_RX2G_CFG1_OVR_ovr_lna2g_dig_wrssi0_pu_MASK(rev)      0x20

/* Register RF_20696_RX5G_REG1 */
#define RF0_20696_RX5G_REG1(rev)                         (0x6e | JTAG_20696_CR0)
#define RF1_20696_RX5G_REG1(rev)                         (0x6e | JTAG_20696_CR1)
#define RF2_20696_RX5G_REG1(rev)                         (0x6e | JTAG_20696_CR2)
#define RF3_20696_RX5G_REG1(rev)                         (0x6e | JTAG_20696_CR3)
#define RFX_20696_RX5G_REG1(rev)                         (0x6e | JTAG_20696_ALL)
#define RF_20696_RX5G_REG1_rx5g_lna_tr_rx_en_SHIFT(rev)  11
#define RF_20696_RX5G_REG1_rx5g_lna_tr_rx_en_MASK(rev)   0x800
#define RF_20696_RX5G_REG1_rx5g_lna_pu_SHIFT(rev)        5
#define RF_20696_RX5G_REG1_rx5g_lna_pu_MASK(rev)         0x20
#define RF_20696_RX5G_REG1_rx5g_lna_out_short_SHIFT(rev) 4
#define RF_20696_RX5G_REG1_rx5g_lna_out_short_MASK(rev)  0x10
#define RF_20696_RX5G_REG1_rx5g_lna_bypass_SHIFT(rev)    0
#define RF_20696_RX5G_REG1_rx5g_lna_bypass_MASK(rev)     0x1
#define RF_20696_RX5G_REG1_rx5g_lna_rout_SHIFT(rev)      7
#define RF_20696_RX5G_REG1_rx5g_lna_rout_MASK(rev)       0x780
#define RF_20696_RX5G_REG1_rx5g_lna_tune_SHIFT(rev)      12
#define RF_20696_RX5G_REG1_rx5g_lna_tune_MASK(rev)       0xf000
#define RF_20696_RX5G_REG1_rx5g_lna_pu_pulse_SHIFT(rev)  6
#define RF_20696_RX5G_REG1_rx5g_lna_pu_pulse_MASK(rev)   0x40
#define RF_20696_RX5G_REG1_rx5g_lna_gc_SHIFT(rev)        1
#define RF_20696_RX5G_REG1_rx5g_lna_gc_MASK(rev)         0xe

/* Register RF_20696_RX5G_REG2 */
#define RF0_20696_RX5G_REG2(rev)                                (0x6f | JTAG_20696_CR0)
#define RF1_20696_RX5G_REG2(rev)                                (0x6f | JTAG_20696_CR1)
#define RF2_20696_RX5G_REG2(rev)                                (0x6f | JTAG_20696_CR2)
#define RF3_20696_RX5G_REG2(rev)                                (0x6f | JTAG_20696_CR3)
#define RFX_20696_RX5G_REG2(rev)                                (0x6f | JTAG_20696_ALL)
#define RF_20696_RX5G_REG2_rx5g_lna_epapd_en_SHIFT(rev)         12
#define RF_20696_RX5G_REG2_rx5g_lna_epapd_en_MASK(rev)          0x1000
#define RF_20696_RX5G_REG2_rx5g_lna_ibias_ptat_slope_SHIFT(rev) 13
#define RF_20696_RX5G_REG2_rx5g_lna_ibias_ptat_slope_MASK(rev)  0xe000
#define RF_20696_RX5G_REG2_rx5g_lna_cc_SHIFT(rev)               4
#define RF_20696_RX5G_REG2_rx5g_lna_cc_MASK(rev)                0xf0
#define RF_20696_RX5G_REG2_rx5g_lna_auxpath_en_SHIFT(rev)       3
#define RF_20696_RX5G_REG2_rx5g_lna_auxpath_en_MASK(rev)        0x8
#define RF_20696_RX5G_REG2_rx5g_lna_epapd_attn_SHIFT(rev)       8
#define RF_20696_RX5G_REG2_rx5g_lna_epapd_attn_MASK(rev)        0xf00

/* Register RF_20696_RX5G_WRSSI0 */
#define RF0_20696_RX5G_WRSSI0(rev)                                 (0x70 | JTAG_20696_CR0)
#define RF1_20696_RX5G_WRSSI0(rev)                                 (0x70 | JTAG_20696_CR1)
#define RF2_20696_RX5G_WRSSI0(rev)                                 (0x70 | JTAG_20696_CR2)
#define RF3_20696_RX5G_WRSSI0(rev)                                 (0x70 | JTAG_20696_CR3)
#define RFX_20696_RX5G_WRSSI0(rev)                                 (0x70 | JTAG_20696_ALL)
#define RF_20696_RX5G_WRSSI0_rx5g_wrssi0_pu_SHIFT(rev)             6
#define RF_20696_RX5G_WRSSI0_rx5g_wrssi0_pu_MASK(rev)              0x40
#define RF_20696_RX5G_WRSSI0_rx5g_wrssi0_threshold_SHIFT(rev)      7
#define RF_20696_RX5G_WRSSI0_rx5g_wrssi0_threshold_MASK(rev)       0x780
#define RF_20696_RX5G_WRSSI0_rx5g_wrssi0_drive_strength_SHIFT(rev) 5
#define RF_20696_RX5G_WRSSI0_rx5g_wrssi0_drive_strength_MASK(rev)  0x20

/* Register RF_20696_RX5G_WRSSI1 */
#define RF0_20696_RX5G_WRSSI1(rev)                                (0x71 | JTAG_20696_CR0)
#define RF1_20696_RX5G_WRSSI1(rev)                                (0x71 | JTAG_20696_CR1)
#define RF2_20696_RX5G_WRSSI1(rev)                                (0x71 | JTAG_20696_CR2)
#define RF3_20696_RX5G_WRSSI1(rev)                                (0x71 | JTAG_20696_CR3)
#define RFX_20696_RX5G_WRSSI1(rev)                                (0x71 | JTAG_20696_ALL)
#define RF_20696_RX5G_WRSSI1_rx5g_wrssi_drive_strength_SHIFT(rev) 5
#define RF_20696_RX5G_WRSSI1_rx5g_wrssi_drive_strength_MASK(rev)  0x20
#define RF_20696_RX5G_WRSSI1_rx5g_wrssi_threshold_SHIFT(rev)      7
#define RF_20696_RX5G_WRSSI1_rx5g_wrssi_threshold_MASK(rev)       0x780
#define RF_20696_RX5G_WRSSI1_rx5g_wrssi_enable_SHIFT(rev)         6
#define RF_20696_RX5G_WRSSI1_rx5g_wrssi_enable_MASK(rev)          0x40

/* Register RF_20696_RX5G_REG4 */
#define RF0_20696_RX5G_REG4(rev)                                   (0x72 | JTAG_20696_CR0)
#define RF1_20696_RX5G_REG4(rev)                                   (0x72 | JTAG_20696_CR1)
#define RF2_20696_RX5G_REG4(rev)                                   (0x72 | JTAG_20696_CR2)
#define RF3_20696_RX5G_REG4(rev)                                   (0x72 | JTAG_20696_CR3)
#define RFX_20696_RX5G_REG4(rev)                                   (0x72 | JTAG_20696_ALL)
#define RF_20696_RX5G_REG4_rx5g_coup_loopback_en_SHIFT(rev)        3
#define RF_20696_RX5G_REG4_rx5g_coup_loopback_en_MASK(rev)         0x8
#define RF_20696_RX5G_REG4_rx5g_coup_loopback_attn_SHIFT(rev)      1
#define RF_20696_RX5G_REG4_rx5g_coup_loopback_attn_MASK(rev)       0x6
#define RF_20696_RX5G_REG4_rx5g_gm_pu_SHIFT(rev)                   14
#define RF_20696_RX5G_REG4_rx5g_gm_pu_MASK(rev)                    0x4000
#define RF_20696_RX5G_REG4_rx5g_gm_ibias_ptat_slope_SHIFT(rev)     9
#define RF_20696_RX5G_REG4_rx5g_gm_ibias_ptat_slope_MASK(rev)      0xe00
#define RF_20696_RX5G_REG4_rx5g_gm_loopback_en_mainpath_SHIFT(rev) 13
#define RF_20696_RX5G_REG4_rx5g_gm_loopback_en_mainpath_MASK(rev)  0x2000
#define RF_20696_RX5G_REG4_rx5g_gm_cc_SHIFT(rev)                   4
#define RF_20696_RX5G_REG4_rx5g_gm_cc_MASK(rev)                    0x1f0
#define RF_20696_RX5G_REG4_rx5g_gm_loopback_en_auxpath_SHIFT(rev)  12
#define RF_20696_RX5G_REG4_rx5g_gm_loopback_en_auxpath_MASK(rev)   0x1000

/* Register RF_20696_RX5G_REG5 */
#define RF0_20696_RX5G_REG5(rev)                        (0x73 | JTAG_20696_CR0)
#define RF1_20696_RX5G_REG5(rev)                        (0x73 | JTAG_20696_CR1)
#define RF2_20696_RX5G_REG5(rev)                        (0x73 | JTAG_20696_CR2)
#define RF3_20696_RX5G_REG5(rev)                        (0x73 | JTAG_20696_CR3)
#define RFX_20696_RX5G_REG5(rev)                        (0x73 | JTAG_20696_ALL)
#define RF_20696_RX5G_REG5_rx5g_mix_pu_SHIFT(rev)       10
#define RF_20696_RX5G_REG5_rx5g_mix_pu_MASK(rev)        0x400
#define RF_20696_RX5G_REG5_rx5g_mix_dc_level_SHIFT(rev) 8
#define RF_20696_RX5G_REG5_rx5g_mix_dc_level_MASK(rev)  0x300
#define RF_20696_RX5G_REG5_rx5g_gm_gc_SHIFT(rev)        1
#define RF_20696_RX5G_REG5_rx5g_gm_gc_MASK(rev)         0x6

/* Register RF_20696_RX5G_REG6 */
#define RF0_20696_RX5G_REG6(rev)                 (0x74 | JTAG_20696_CR0)
#define RF1_20696_RX5G_REG6(rev)                 (0x74 | JTAG_20696_CR1)
#define RF2_20696_RX5G_REG6(rev)                 (0x74 | JTAG_20696_CR2)
#define RF3_20696_RX5G_REG6(rev)                 (0x74 | JTAG_20696_CR3)
#define RFX_20696_RX5G_REG6(rev)                 (0x74 | JTAG_20696_ALL)
#define RF_20696_RX5G_REG6_rx5g_spare_SHIFT(rev) 0
#define RF_20696_RX5G_REG6_rx5g_spare_MASK(rev)  0xff

/* Register RF_20696_RX5G_WRSSI */
#define RF0_20696_RX5G_WRSSI(rev)                          (0x75 | JTAG_20696_CR0)
#define RF1_20696_RX5G_WRSSI(rev)                          (0x75 | JTAG_20696_CR1)
#define RF2_20696_RX5G_WRSSI(rev)                          (0x75 | JTAG_20696_CR2)
#define RF3_20696_RX5G_WRSSI(rev)                          (0x75 | JTAG_20696_CR3)
#define RFX_20696_RX5G_WRSSI(rev)                          (0x75 | JTAG_20696_ALL)
#define RF_20696_RX5G_WRSSI_rx5g_wrssi1_high_pu_SHIFT(rev) 9
#define RF_20696_RX5G_WRSSI_rx5g_wrssi1_high_pu_MASK(rev)  0x200
#define RF_20696_RX5G_WRSSI_rx5g_wrssi0_low_pu_SHIFT(rev)  4
#define RF_20696_RX5G_WRSSI_rx5g_wrssi0_low_pu_MASK(rev)   0x10
#define RF_20696_RX5G_WRSSI_rx5g_wrssi1_mid_pu_SHIFT(rev)  8
#define RF_20696_RX5G_WRSSI_rx5g_wrssi1_mid_pu_MASK(rev)   0x100
#define RF_20696_RX5G_WRSSI_rx5g_wrssi1_low_pu_SHIFT(rev)  7
#define RF_20696_RX5G_WRSSI_rx5g_wrssi1_low_pu_MASK(rev)   0x80
#define RF_20696_RX5G_WRSSI_rx5g_wrssi0_high_pu_SHIFT(rev) 6
#define RF_20696_RX5G_WRSSI_rx5g_wrssi0_high_pu_MASK(rev)  0x40
#define RF_20696_RX5G_WRSSI_rx5g_wrssi0_mid_pu_SHIFT(rev)  5
#define RF_20696_RX5G_WRSSI_rx5g_wrssi0_mid_pu_MASK(rev)   0x20

/* Register RF_20696_RX5G_CFG1_OVR */
#define RF0_20696_RX5G_CFG1_OVR(rev)                             (0x76 | JTAG_20696_CR0)
#define RF1_20696_RX5G_CFG1_OVR(rev)                             (0x76 | JTAG_20696_CR1)
#define RF2_20696_RX5G_CFG1_OVR(rev)                             (0x76 | JTAG_20696_CR2)
#define RF3_20696_RX5G_CFG1_OVR(rev)                             (0x76 | JTAG_20696_CR3)
#define RFX_20696_RX5G_CFG1_OVR(rev)                             (0x76 | JTAG_20696_ALL)
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_lna_bypass_SHIFT(rev)    4
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_lna_bypass_MASK(rev)     0x10
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_lna_pu_SHIFT(rev)        0
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_lna_pu_MASK(rev)         0x1
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_mix_pu_SHIFT(rev)        5
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_mix_pu_MASK(rev)         0x20
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_wrssi_enable_SHIFT(rev)  11
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_wrssi_enable_MASK(rev)   0x800
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_lna_rout_SHIFT(rev)      6
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_lna_rout_MASK(rev)       0x40
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_gm_gc_SHIFT(rev)         9
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_gm_gc_MASK(rev)          0x200
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_lna_pu_pulse_SHIFT(rev)  3
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_lna_pu_pulse_MASK(rev)   0x8
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_lna_out_short_SHIFT(rev) 1
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_lna_out_short_MASK(rev)  0x2
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_lna_tr_rx_en_SHIFT(rev)  2
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_lna_tr_rx_en_MASK(rev)   0x4
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_wrssi0_pu_SHIFT(rev)     10
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_wrssi0_pu_MASK(rev)      0x400
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_gm_pu_SHIFT(rev)         12
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_gm_pu_MASK(rev)          0x1000
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_lna_gc_SHIFT(rev)        7
#define RF_20696_RX5G_CFG1_OVR_ovr_rx5g_lna_gc_MASK(rev)         0x80

/* Register RF_20696_TIA_REG1 */
#define RF0_20696_TIA_REG1(rev)              (0x78 | JTAG_20696_CR0)
#define RF1_20696_TIA_REG1(rev)              (0x78 | JTAG_20696_CR1)
#define RF2_20696_TIA_REG1(rev)              (0x78 | JTAG_20696_CR2)
#define RF3_20696_TIA_REG1(rev)              (0x78 | JTAG_20696_CR3)
#define RFX_20696_TIA_REG1(rev)              (0x78 | JTAG_20696_ALL)
#define RF_20696_TIA_REG1_tia_g11_SHIFT(rev) 0
#define RF_20696_TIA_REG1_tia_g11_MASK(rev)  0x1fff

/* Register RF_20696_TIA_REG2 */
#define RF0_20696_TIA_REG2(rev)              (0x79 | JTAG_20696_CR0)
#define RF1_20696_TIA_REG2(rev)              (0x79 | JTAG_20696_CR1)
#define RF2_20696_TIA_REG2(rev)              (0x79 | JTAG_20696_CR2)
#define RF3_20696_TIA_REG2(rev)              (0x79 | JTAG_20696_CR3)
#define RFX_20696_TIA_REG2(rev)              (0x79 | JTAG_20696_ALL)
#define RF_20696_TIA_REG2_tia_g12_SHIFT(rev) 0
#define RF_20696_TIA_REG2_tia_g12_MASK(rev)  0x1fff

/* Register RF_20696_TIA_REG3 */
#define RF0_20696_TIA_REG3(rev)              (0x7a | JTAG_20696_CR0)
#define RF1_20696_TIA_REG3(rev)              (0x7a | JTAG_20696_CR1)
#define RF2_20696_TIA_REG3(rev)              (0x7a | JTAG_20696_CR2)
#define RF3_20696_TIA_REG3(rev)              (0x7a | JTAG_20696_CR3)
#define RFX_20696_TIA_REG3(rev)              (0x7a | JTAG_20696_ALL)
#define RF_20696_TIA_REG3_tia_g21_SHIFT(rev) 0
#define RF_20696_TIA_REG3_tia_g21_MASK(rev)  0x1fff

/* Register RF_20696_TIA_REG4 */
#define RF0_20696_TIA_REG4(rev)              (0x7b | JTAG_20696_CR0)
#define RF1_20696_TIA_REG4(rev)              (0x7b | JTAG_20696_CR1)
#define RF2_20696_TIA_REG4(rev)              (0x7b | JTAG_20696_CR2)
#define RF3_20696_TIA_REG4(rev)              (0x7b | JTAG_20696_CR3)
#define RFX_20696_TIA_REG4(rev)              (0x7b | JTAG_20696_ALL)
#define RF_20696_TIA_REG4_tia_g22_SHIFT(rev) 0
#define RF_20696_TIA_REG4_tia_g22_MASK(rev)  0x1fff

/* Register RF_20696_TIA_REG5 */
#define RF0_20696_TIA_REG5(rev)                      (0x7c | JTAG_20696_CR0)
#define RF1_20696_TIA_REG5(rev)                      (0x7c | JTAG_20696_CR1)
#define RF2_20696_TIA_REG5(rev)                      (0x7c | JTAG_20696_CR2)
#define RF3_20696_TIA_REG5(rev)                      (0x7c | JTAG_20696_CR3)
#define RFX_20696_TIA_REG5(rev)                      (0x7c | JTAG_20696_ALL)
#define RF_20696_TIA_REG5_tia_opamp1_bias_SHIFT(rev) 0
#define RF_20696_TIA_REG5_tia_opamp1_bias_MASK(rev)  0x3f
#define RF_20696_TIA_REG5_tia_spare_SHIFT(rev)       12
#define RF_20696_TIA_REG5_tia_spare_MASK(rev)        0xf000
#define RF_20696_TIA_REG5_tia_opamp2_bias_SHIFT(rev) 6
#define RF_20696_TIA_REG5_tia_opamp2_bias_MASK(rev)  0xfc0

/* Register RF_20696_TIA_REG6 */
#define RF0_20696_TIA_REG6(rev)                     (0x7d | JTAG_20696_CR0)
#define RF1_20696_TIA_REG6(rev)                     (0x7d | JTAG_20696_CR1)
#define RF2_20696_TIA_REG6(rev)                     (0x7d | JTAG_20696_CR2)
#define RF3_20696_TIA_REG6(rev)                     (0x7d | JTAG_20696_CR3)
#define RFX_20696_TIA_REG6(rev)                     (0x7d | JTAG_20696_ALL)
#define RF_20696_TIA_REG6_tia_c11_SHIFT(rev)        0
#define RF_20696_TIA_REG6_tia_c11_MASK(rev)         0x1f
#define RF_20696_TIA_REG6_tia_cmref_half_SHIFT(rev) 10
#define RF_20696_TIA_REG6_tia_cmref_half_MASK(rev)  0xfc00
#define RF_20696_TIA_REG6_tia_ginrc_SHIFT(rev)      5
#define RF_20696_TIA_REG6_tia_ginrc_MASK(rev)       0x3e0

/* Register RF_20696_TIA_REG7 */
#define RF0_20696_TIA_REG7(rev)                  (0x7e | JTAG_20696_CR0)
#define RF1_20696_TIA_REG7(rev)                  (0x7e | JTAG_20696_CR1)
#define RF2_20696_TIA_REG7(rev)                  (0x7e | JTAG_20696_CR2)
#define RF3_20696_TIA_REG7(rev)                  (0x7e | JTAG_20696_CR3)
#define RFX_20696_TIA_REG7(rev)                  (0x7e | JTAG_20696_ALL)
#define RF_20696_TIA_REG7_tia_pu_SHIFT(rev)      1
#define RF_20696_TIA_REG7_tia_pu_MASK(rev)       0x2
#define RF_20696_TIA_REG7_tia_bias_pu_SHIFT(rev) 0
#define RF_20696_TIA_REG7_tia_bias_pu_MASK(rev)  0x1

/* Register RF_20696_TIA_REG8 */
#define RF0_20696_TIA_REG8(rev)                      (0x7f | JTAG_20696_CR0)
#define RF1_20696_TIA_REG8(rev)                      (0x7f | JTAG_20696_CR1)
#define RF2_20696_TIA_REG8(rev)                      (0x7f | JTAG_20696_CR2)
#define RF3_20696_TIA_REG8(rev)                      (0x7f | JTAG_20696_CR3)
#define RFX_20696_TIA_REG8(rev)                      (0x7f | JTAG_20696_ALL)
#define RF_20696_TIA_REG8_tia_sw_test_bq1_SHIFT(rev) 0
#define RF_20696_TIA_REG8_tia_sw_test_bq1_MASK(rev)  0xffff

/* Register RF_20696_TIA_DCDAC_REG1 */
#define RF0_20696_TIA_DCDAC_REG1(rev)                  (0x80 | JTAG_20696_CR0)
#define RF1_20696_TIA_DCDAC_REG1(rev)                  (0x80 | JTAG_20696_CR1)
#define RF2_20696_TIA_DCDAC_REG1(rev)                  (0x80 | JTAG_20696_CR2)
#define RF3_20696_TIA_DCDAC_REG1(rev)                  (0x80 | JTAG_20696_CR3)
#define RFX_20696_TIA_DCDAC_REG1(rev)                  (0x80 | JTAG_20696_ALL)
#define RF_20696_TIA_DCDAC_REG1_tia_dcdac_i_SHIFT(rev) 0
#define RF_20696_TIA_DCDAC_REG1_tia_dcdac_i_MASK(rev)  0x3ff

/* Register RF_20696_TIA_DCDAC_REG2 */
#define RF0_20696_TIA_DCDAC_REG2(rev)                      (0x81 | JTAG_20696_CR0)
#define RF1_20696_TIA_DCDAC_REG2(rev)                      (0x81 | JTAG_20696_CR1)
#define RF2_20696_TIA_DCDAC_REG2(rev)                      (0x81 | JTAG_20696_CR2)
#define RF3_20696_TIA_DCDAC_REG2(rev)                      (0x81 | JTAG_20696_CR3)
#define RFX_20696_TIA_DCDAC_REG2(rev)                      (0x81 | JTAG_20696_ALL)
#define RF_20696_TIA_DCDAC_REG2_tia_dcdac_scale_SHIFT(rev) 10
#define RF_20696_TIA_DCDAC_REG2_tia_dcdac_scale_MASK(rev)  0x1c00
#define RF_20696_TIA_DCDAC_REG2_tia_dcdac_dump_SHIFT(rev)  14
#define RF_20696_TIA_DCDAC_REG2_tia_dcdac_dump_MASK(rev)   0x4000
#define RF_20696_TIA_DCDAC_REG2_tia_dcdac_pu_SHIFT(rev)    13
#define RF_20696_TIA_DCDAC_REG2_tia_dcdac_pu_MASK(rev)     0x2000
#define RF_20696_TIA_DCDAC_REG2_tia_dcdac_q_SHIFT(rev)     0
#define RF_20696_TIA_DCDAC_REG2_tia_dcdac_q_MASK(rev)      0x3ff

/* Register RF_20696_TIA_NBRSSI_REG1 */
#define RF0_20696_TIA_NBRSSI_REG1(rev)                                 (0x82 | JTAG_20696_CR0)
#define RF1_20696_TIA_NBRSSI_REG1(rev)                                 (0x82 | JTAG_20696_CR1)
#define RF2_20696_TIA_NBRSSI_REG1(rev)                                 (0x82 | JTAG_20696_CR2)
#define RF3_20696_TIA_NBRSSI_REG1(rev)                                 (0x82 | JTAG_20696_CR3)
#define RFX_20696_TIA_NBRSSI_REG1(rev)                                 (0x82 | JTAG_20696_ALL)
#define RF_20696_TIA_NBRSSI_REG1_tia_nbrssi1_amp_ac_couple_SHIFT(rev)  12
#define RF_20696_TIA_NBRSSI_REG1_tia_nbrssi1_amp_ac_couple_MASK(rev)   0x1000
#define RF_20696_TIA_NBRSSI_REG1_tia_nbrssi1_amp_gain_SHIFT(rev)       10
#define RF_20696_TIA_NBRSSI_REG1_tia_nbrssi1_amp_gain_MASK(rev)        0xc00
#define RF_20696_TIA_NBRSSI_REG1_tia_nbrssi1_use_amp_SHIFT(rev)        9
#define RF_20696_TIA_NBRSSI_REG1_tia_nbrssi1_use_amp_MASK(rev)         0x200
#define RF_20696_TIA_NBRSSI_REG1_tia_nbrssi1_threshold_high_SHIFT(rev) 6
#define RF_20696_TIA_NBRSSI_REG1_tia_nbrssi1_threshold_high_MASK(rev)  0x1c0
#define RF_20696_TIA_NBRSSI_REG1_tia_nbrssi1_threshold_low_SHIFT(rev)  0
#define RF_20696_TIA_NBRSSI_REG1_tia_nbrssi1_threshold_low_MASK(rev)   0x7
#define RF_20696_TIA_NBRSSI_REG1_tia_nbrssi1_threshold_mid_SHIFT(rev)  3
#define RF_20696_TIA_NBRSSI_REG1_tia_nbrssi1_threshold_mid_MASK(rev)   0x38

/* Register RF_20696_TIA_NBRSSI_REG2 */
#define RF0_20696_TIA_NBRSSI_REG2(rev)                                 (0x83 | JTAG_20696_CR0)
#define RF1_20696_TIA_NBRSSI_REG2(rev)                                 (0x83 | JTAG_20696_CR1)
#define RF2_20696_TIA_NBRSSI_REG2(rev)                                 (0x83 | JTAG_20696_CR2)
#define RF3_20696_TIA_NBRSSI_REG2(rev)                                 (0x83 | JTAG_20696_CR3)
#define RFX_20696_TIA_NBRSSI_REG2(rev)                                 (0x83 | JTAG_20696_ALL)
#define RF_20696_TIA_NBRSSI_REG2_tia_nbrssi2_threshold_low_SHIFT(rev)  0
#define RF_20696_TIA_NBRSSI_REG2_tia_nbrssi2_threshold_low_MASK(rev)   0x7
#define RF_20696_TIA_NBRSSI_REG2_tia_nbrssi2_threshold_mid_SHIFT(rev)  3
#define RF_20696_TIA_NBRSSI_REG2_tia_nbrssi2_threshold_mid_MASK(rev)   0x38
#define RF_20696_TIA_NBRSSI_REG2_tia_nbrssi2_threshold_high_SHIFT(rev) 6
#define RF_20696_TIA_NBRSSI_REG2_tia_nbrssi2_threshold_high_MASK(rev)  0x1c0

/* Register RF_20696_TIA_NBRSSI_REG3 */
#define RF0_20696_TIA_NBRSSI_REG3(rev)                       (0x84 | JTAG_20696_CR0)
#define RF1_20696_TIA_NBRSSI_REG3(rev)                       (0x84 | JTAG_20696_CR1)
#define RF2_20696_TIA_NBRSSI_REG3(rev)                       (0x84 | JTAG_20696_CR2)
#define RF3_20696_TIA_NBRSSI_REG3(rev)                       (0x84 | JTAG_20696_CR3)
#define RFX_20696_TIA_NBRSSI_REG3(rev)                       (0x84 | JTAG_20696_ALL)
#define RF_20696_TIA_NBRSSI_REG3_tia_nbrssi_pu_SHIFT(rev)    8
#define RF_20696_TIA_NBRSSI_REG3_tia_nbrssi_pu_MASK(rev)     0x100
#define RF_20696_TIA_NBRSSI_REG3_tia_nbrssi_bias_SHIFT(rev)  0
#define RF_20696_TIA_NBRSSI_REG3_tia_nbrssi_bias_MASK(rev)   0x3f
#define RF_20696_TIA_NBRSSI_REG3_tia_nbrssi_drive_SHIFT(rev) 6
#define RF_20696_TIA_NBRSSI_REG3_tia_nbrssi_drive_MASK(rev)  0xc0

/* Register RF_20696_TIA_GMULT_BQ1 */
#define RF0_20696_TIA_GMULT_BQ1(rev)                    (0x85 | JTAG_20696_CR0)
#define RF1_20696_TIA_GMULT_BQ1(rev)                    (0x85 | JTAG_20696_CR1)
#define RF2_20696_TIA_GMULT_BQ1(rev)                    (0x85 | JTAG_20696_CR2)
#define RF3_20696_TIA_GMULT_BQ1(rev)                    (0x85 | JTAG_20696_CR3)
#define RFX_20696_TIA_GMULT_BQ1(rev)                    (0x85 | JTAG_20696_ALL)
#define RF_20696_TIA_GMULT_BQ1_tia_gmult_bq1_SHIFT(rev) 0
#define RF_20696_TIA_GMULT_BQ1_tia_gmult_bq1_MASK(rev)  0xffff

/* Register RF_20696_TIA_CFG1_OVR */
#define RF0_20696_TIA_CFG1_OVR(rev)                          (0x86 | JTAG_20696_CR0)
#define RF1_20696_TIA_CFG1_OVR(rev)                          (0x86 | JTAG_20696_CR1)
#define RF2_20696_TIA_CFG1_OVR(rev)                          (0x86 | JTAG_20696_CR2)
#define RF3_20696_TIA_CFG1_OVR(rev)                          (0x86 | JTAG_20696_CR3)
#define RFX_20696_TIA_CFG1_OVR(rev)                          (0x86 | JTAG_20696_ALL)
#define RF_20696_TIA_CFG1_OVR_ovr_tia_c11_SHIFT(rev)         6
#define RF_20696_TIA_CFG1_OVR_ovr_tia_c11_MASK(rev)          0x40
#define RF_20696_TIA_CFG1_OVR_ovr_tia_nbrssi_pu_SHIFT(rev)   12
#define RF_20696_TIA_CFG1_OVR_ovr_tia_nbrssi_pu_MASK(rev)    0x1000
#define RF_20696_TIA_CFG1_OVR_ovr_tia_g11_SHIFT(rev)         2
#define RF_20696_TIA_CFG1_OVR_ovr_tia_g11_MASK(rev)          0x4
#define RF_20696_TIA_CFG1_OVR_ovr_tia_g12_SHIFT(rev)         3
#define RF_20696_TIA_CFG1_OVR_ovr_tia_g12_MASK(rev)          0x8
#define RF_20696_TIA_CFG1_OVR_ovr_tia_g21_SHIFT(rev)         4
#define RF_20696_TIA_CFG1_OVR_ovr_tia_g21_MASK(rev)          0x10
#define RF_20696_TIA_CFG1_OVR_ovr_tia_g22_SHIFT(rev)         5
#define RF_20696_TIA_CFG1_OVR_ovr_tia_g22_MASK(rev)          0x20
#define RF_20696_TIA_CFG1_OVR_ovr_tia_opamp2_bias_SHIFT(rev) 8
#define RF_20696_TIA_CFG1_OVR_ovr_tia_opamp2_bias_MASK(rev)  0x100
#define RF_20696_TIA_CFG1_OVR_ovr_tia_bias_pu_SHIFT(rev)     1
#define RF_20696_TIA_CFG1_OVR_ovr_tia_bias_pu_MASK(rev)      0x2
#define RF_20696_TIA_CFG1_OVR_ovr_tia_pu_SHIFT(rev)          0
#define RF_20696_TIA_CFG1_OVR_ovr_tia_pu_MASK(rev)           0x1
#define RF_20696_TIA_CFG1_OVR_ovr_tia_dcdac_i_SHIFT(rev)     9
#define RF_20696_TIA_CFG1_OVR_ovr_tia_dcdac_i_MASK(rev)      0x200
#define RF_20696_TIA_CFG1_OVR_ovr_tia_dcdac_q_SHIFT(rev)     10
#define RF_20696_TIA_CFG1_OVR_ovr_tia_dcdac_q_MASK(rev)      0x400
#define RF_20696_TIA_CFG1_OVR_ovr_tia_dcdac_pu_SHIFT(rev)    11
#define RF_20696_TIA_CFG1_OVR_ovr_tia_dcdac_pu_MASK(rev)     0x800
#define RF_20696_TIA_CFG1_OVR_ovr_tia_opamp1_bias_SHIFT(rev) 7
#define RF_20696_TIA_CFG1_OVR_ovr_tia_opamp1_bias_MASK(rev)  0x80

/* Register RF_20696_AFEDIV_CFG1_OVR */
#define RF0_20696_AFEDIV_CFG1_OVR(rev)                               (0x88 | JTAG_20696_CR0)
#define RF1_20696_AFEDIV_CFG1_OVR(rev)                               (0x88 | JTAG_20696_CR1)
#define RF2_20696_AFEDIV_CFG1_OVR(rev)                               (0x88 | JTAG_20696_CR2)
#define RF3_20696_AFEDIV_CFG1_OVR(rev)                               (0x88 | JTAG_20696_CR3)
#define RFX_20696_AFEDIV_CFG1_OVR(rev)                               (0x88 | JTAG_20696_ALL)
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_inbuf_pu_SHIFT(rev)      2
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_inbuf_pu_MASK(rev)       0x4
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_outbuf_adc_pu_SHIFT(rev) 0
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_outbuf_adc_pu_MASK(rev)  0x1
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_adc_div1_SHIFT(rev)      6
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_adc_div1_MASK(rev)       0x40
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_adc_div2_SHIFT(rev)      5
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_adc_div2_MASK(rev)       0x20
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_outbuf_dac_pu_SHIFT(rev) 1
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_outbuf_dac_pu_MASK(rev)  0x2
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_adc_div_reset_SHIFT(rev) 9
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_adc_div_reset_MASK(rev)  0x200
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_adc_div_pu_SHIFT(rev)    7
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_adc_div_pu_MASK(rev)     0x80
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_dac_div1_SHIFT(rev)      4
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_dac_div1_MASK(rev)       0x10
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_dac_div2_SHIFT(rev)      3
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_dac_div2_MASK(rev)       0x8
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_dac_div_pu_SHIFT(rev)    8
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_dac_div_pu_MASK(rev)     0x100
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_dac_div_reset_SHIFT(rev) 10
#define RF_20696_AFEDIV_CFG1_OVR_ovr_afediv_dac_div_reset_MASK(rev)  0x400

/* Register RF_20696_AFEDIV_REG2 */
#define RF0_20696_AFEDIV_REG2(rev)                            (0x93 | JTAG_20696_CR0)
#define RF1_20696_AFEDIV_REG2(rev)                            (0x93 | JTAG_20696_CR1)
#define RF2_20696_AFEDIV_REG2(rev)                            (0x93 | JTAG_20696_CR2)
#define RF3_20696_AFEDIV_REG2(rev)                            (0x93 | JTAG_20696_CR3)
#define RFX_20696_AFEDIV_REG2(rev)                            (0x93 | JTAG_20696_ALL)
#define RF_20696_AFEDIV_REG2_afediv_adc_div1_SHIFT(rev)       10
#define RF_20696_AFEDIV_REG2_afediv_adc_div1_MASK(rev)        0xfc00
#define RF_20696_AFEDIV_REG2_afediv_adc_div2_SHIFT(rev)       3
#define RF_20696_AFEDIV_REG2_afediv_adc_div2_MASK(rev)        0x3f8
#define RF_20696_AFEDIV_REG2_afediv_adc_sel_driver_SHIFT(rev) 0
#define RF_20696_AFEDIV_REG2_afediv_adc_sel_driver_MASK(rev)  0x7

/* Register RF_20696_AFEDIV_REG1 */
#define RF0_20696_AFEDIV_REG1(rev)                            (0x94 | JTAG_20696_CR0)
#define RF1_20696_AFEDIV_REG1(rev)                            (0x94 | JTAG_20696_CR1)
#define RF2_20696_AFEDIV_REG1(rev)                            (0x94 | JTAG_20696_CR2)
#define RF3_20696_AFEDIV_REG1(rev)                            (0x94 | JTAG_20696_CR3)
#define RFX_20696_AFEDIV_REG1(rev)                            (0x94 | JTAG_20696_ALL)
#define RF_20696_AFEDIV_REG1_afediv_dac_sel_driver_SHIFT(rev) 0
#define RF_20696_AFEDIV_REG1_afediv_dac_sel_driver_MASK(rev)  0x7
#define RF_20696_AFEDIV_REG1_afediv_dac_div1_SHIFT(rev)       10
#define RF_20696_AFEDIV_REG1_afediv_dac_div1_MASK(rev)        0xfc00
#define RF_20696_AFEDIV_REG1_afediv_dac_div2_SHIFT(rev)       3
#define RF_20696_AFEDIV_REG1_afediv_dac_div2_MASK(rev)        0x3f8

/* Register RF_20696_VBAT_CFG */
#define RF0_20696_VBAT_CFG(rev)                      (0x97 | JTAG_20696_CR0)
#define RF1_20696_VBAT_CFG(rev)                      (0x97 | JTAG_20696_CR1)
#define RF2_20696_VBAT_CFG(rev)                      (0x97 | JTAG_20696_CR2)
#define RF3_20696_VBAT_CFG(rev)                      (0x97 | JTAG_20696_CR3)
#define RFX_20696_VBAT_CFG(rev)                      (0x97 | JTAG_20696_ALL)
#define RF_20696_VBAT_CFG_vbat_bw_SHIFT(rev)         4
#define RF_20696_VBAT_CFG_vbat_bw_MASK(rev)          0xf0
#define RF_20696_VBAT_CFG_vbat_monitor_pu_SHIFT(rev) 0
#define RF_20696_VBAT_CFG_vbat_monitor_pu_MASK(rev)  0x1

/* Register RF_20696_GPAIO_SEL3 */
#define RF0_20696_GPAIO_SEL3(rev)                            (0x98 | JTAG_20696_CR0)
#define RF1_20696_GPAIO_SEL3(rev)                            (0x98 | JTAG_20696_CR1)
#define RF2_20696_GPAIO_SEL3(rev)                            (0x98 | JTAG_20696_CR2)
#define RF3_20696_GPAIO_SEL3(rev)                            (0x98 | JTAG_20696_CR3)
#define RFX_20696_GPAIO_SEL3(rev)                            (0x98 | JTAG_20696_ALL)
#define RF_20696_GPAIO_SEL3_gpaio_sel_32to47_port_SHIFT(rev) 0
#define RF_20696_GPAIO_SEL3_gpaio_sel_32to47_port_MASK(rev)  0xffff

/* Register RF_20696_AFEBIAS_REG0 */
#define RF0_20696_AFEBIAS_REG0(rev)                (0x99 | JTAG_20696_CR0)
#define RF1_20696_AFEBIAS_REG0(rev)                (0x99 | JTAG_20696_CR1)
#define RF2_20696_AFEBIAS_REG0(rev)                (0x99 | JTAG_20696_CR2)
#define RF3_20696_AFEBIAS_REG0(rev)                (0x99 | JTAG_20696_CR3)
#define RFX_20696_AFEBIAS_REG0(rev)                (0x99 | JTAG_20696_ALL)
#define RF_20696_AFEBIAS_REG0_bias_reg0_SHIFT(rev) 0
#define RF_20696_AFEBIAS_REG0_bias_reg0_MASK(rev)  0xffff

/* Register RF_20696_AFEBIAS_REG1 */
#define RF0_20696_AFEBIAS_REG1(rev)                (0x9a | JTAG_20696_CR0)
#define RF1_20696_AFEBIAS_REG1(rev)                (0x9a | JTAG_20696_CR1)
#define RF2_20696_AFEBIAS_REG1(rev)                (0x9a | JTAG_20696_CR2)
#define RF3_20696_AFEBIAS_REG1(rev)                (0x9a | JTAG_20696_CR3)
#define RFX_20696_AFEBIAS_REG1(rev)                (0x9a | JTAG_20696_ALL)
#define RF_20696_AFEBIAS_REG1_bias_reg1_SHIFT(rev) 0
#define RF_20696_AFEBIAS_REG1_bias_reg1_MASK(rev)  0xffff

/* Register RF_20696_TXDAC_REG0 */
#define RF0_20696_TXDAC_REG0(rev)                        (0x9f | JTAG_20696_CR0)
#define RF1_20696_TXDAC_REG0(rev)                        (0x9f | JTAG_20696_CR1)
#define RF2_20696_TXDAC_REG0(rev)                        (0x9f | JTAG_20696_CR2)
#define RF3_20696_TXDAC_REG0(rev)                        (0x9f | JTAG_20696_CR3)
#define RFX_20696_TXDAC_REG0(rev)                        (0x9f | JTAG_20696_ALL)
#define RF_20696_TXDAC_REG0_iqdac_pwrup_diode_SHIFT(rev) 0
#define RF_20696_TXDAC_REG0_iqdac_pwrup_diode_MASK(rev)  0x1
#define RF_20696_TXDAC_REG0_iqdac_buf_cc_SHIFT(rev)      14
#define RF_20696_TXDAC_REG0_iqdac_buf_cc_MASK(rev)       0xc000
#define RF_20696_TXDAC_REG0_iqdac_pwrup_I_SHIFT(rev)     1
#define RF_20696_TXDAC_REG0_iqdac_pwrup_I_MASK(rev)      0x2
#define RF_20696_TXDAC_REG0_iqdac_invclki_SHIFT(rev)     6
#define RF_20696_TXDAC_REG0_iqdac_invclki_MASK(rev)      0x40
#define RF_20696_TXDAC_REG0_iqdac_buf_bw_SHIFT(rev)      11
#define RF_20696_TXDAC_REG0_iqdac_buf_bw_MASK(rev)       0x3800
#define RF_20696_TXDAC_REG0_iqdac_pwrup_Q_SHIFT(rev)     2
#define RF_20696_TXDAC_REG0_iqdac_pwrup_Q_MASK(rev)      0x4
#define RF_20696_TXDAC_REG0_iqdac_invclko_SHIFT(rev)     7
#define RF_20696_TXDAC_REG0_iqdac_invclko_MASK(rev)      0x80
#define RF_20696_TXDAC_REG0_iqdac_attn_SHIFT(rev)        8
#define RF_20696_TXDAC_REG0_iqdac_attn_MASK(rev)         0x300
#define RF_20696_TXDAC_REG0_iqdac_reset_SHIFT(rev)       4
#define RF_20696_TXDAC_REG0_iqdac_reset_MASK(rev)        0x10
#define RF_20696_TXDAC_REG0_iqdac_buf_cmsel_SHIFT(rev)   10
#define RF_20696_TXDAC_REG0_iqdac_buf_cmsel_MASK(rev)    0x400
#define RF_20696_TXDAC_REG0_iqdac_buf_pu_SHIFT(rev)      3
#define RF_20696_TXDAC_REG0_iqdac_buf_pu_MASK(rev)       0x8
#define RF_20696_TXDAC_REG0_iqdac_tscb_enb_SHIFT(rev)    5
#define RF_20696_TXDAC_REG0_iqdac_tscb_enb_MASK(rev)     0x20

/* Register RF_20696_TXDAC_REG1 */
#define RF0_20696_TXDAC_REG1(rev)                           (0xa0 | JTAG_20696_CR0)
#define RF1_20696_TXDAC_REG1(rev)                           (0xa0 | JTAG_20696_CR1)
#define RF2_20696_TXDAC_REG1(rev)                           (0xa0 | JTAG_20696_CR2)
#define RF3_20696_TXDAC_REG1(rev)                           (0xa0 | JTAG_20696_CR3)
#define RFX_20696_TXDAC_REG1(rev)                           (0xa0 | JTAG_20696_ALL)
#define RF_20696_TXDAC_REG1_iqdac_buf_suref_ctrl_SHIFT(rev) 9
#define RF_20696_TXDAC_REG1_iqdac_buf_suref_ctrl_MASK(rev)  0x600
#define RF_20696_TXDAC_REG1_iqdac_buf_su_dis_SHIFT(rev)     14
#define RF_20696_TXDAC_REG1_iqdac_buf_su_dis_MASK(rev)      0x4000
#define RF_20696_TXDAC_REG1_iqdac_buf_op_cur_SHIFT(rev)     15
#define RF_20696_TXDAC_REG1_iqdac_buf_op_cur_MASK(rev)      0x8000
#define RF_20696_TXDAC_REG1_iqdac_lowcm_en_SHIFT(rev)       13
#define RF_20696_TXDAC_REG1_iqdac_lowcm_en_MASK(rev)        0x2000
#define RF_20696_TXDAC_REG1_iqdac_lowpwr_en_SHIFT(rev)      11
#define RF_20696_TXDAC_REG1_iqdac_lowpwr_en_MASK(rev)       0x1800
#define RF_20696_TXDAC_REG1_iqdac_Rfb_SHIFT(rev)            7
#define RF_20696_TXDAC_REG1_iqdac_Rfb_MASK(rev)             0x180
#define RF_20696_TXDAC_REG1_iqdac_buf_Cfb_SHIFT(rev)        0
#define RF_20696_TXDAC_REG1_iqdac_buf_Cfb_MASK(rev)         0x7f

/* Register RF_20696_TXDAC_REG2 */
#define RF0_20696_TXDAC_REG2(rev)                           (0xa1 | JTAG_20696_CR0)
#define RF1_20696_TXDAC_REG2(rev)                           (0xa1 | JTAG_20696_CR1)
#define RF2_20696_TXDAC_REG2(rev)                           (0xa1 | JTAG_20696_CR2)
#define RF3_20696_TXDAC_REG2(rev)                           (0xa1 | JTAG_20696_CR3)
#define RFX_20696_TXDAC_REG2(rev)                           (0xa1 | JTAG_20696_ALL)
#define RF_20696_TXDAC_REG2_i_config_IQDAC_spare_SHIFT(rev) 0
#define RF_20696_TXDAC_REG2_i_config_IQDAC_spare_MASK(rev)  0xffff

/* Register RF_20696_RXADC_CFG0 */
#define RF0_20696_RXADC_CFG0(rev)                             (0xa2 | JTAG_20696_CR0)
#define RF1_20696_RXADC_CFG0(rev)                             (0xa2 | JTAG_20696_CR1)
#define RF2_20696_RXADC_CFG0(rev)                             (0xa2 | JTAG_20696_CR2)
#define RF3_20696_RXADC_CFG0(rev)                             (0xa2 | JTAG_20696_CR3)
#define RFX_20696_RXADC_CFG0(rev)                             (0xa2 | JTAG_20696_ALL)
#define RF_20696_RXADC_CFG0_i_configRX_pd_adc_clk_SHIFT(rev)  1
#define RF_20696_RXADC_CFG0_i_configRX_pd_adc_clk_MASK(rev)   0x2
#define RF_20696_RXADC_CFG0_rxadc_power_mode_SHIFT(rev)       8
#define RF_20696_RXADC_CFG0_rxadc_power_mode_MASK(rev)        0x300
#define RF_20696_RXADC_CFG0_rxadc_puI_SHIFT(rev)              2
#define RF_20696_RXADC_CFG0_rxadc_puI_MASK(rev)               0x4
#define RF_20696_RXADC_CFG0_rxadc_reset_n_adc_I_SHIFT(rev)    4
#define RF_20696_RXADC_CFG0_rxadc_reset_n_adc_I_MASK(rev)     0x10
#define RF_20696_RXADC_CFG0_rxadc_start_cal_adc_I_SHIFT(rev)  11
#define RF_20696_RXADC_CFG0_rxadc_start_cal_adc_I_MASK(rev)   0x800
#define RF_20696_RXADC_CFG0_rxadc_puQ_SHIFT(rev)              3
#define RF_20696_RXADC_CFG0_rxadc_puQ_MASK(rev)               0x8
#define RF_20696_RXADC_CFG0_rxadc_reset_n_adc_Q_SHIFT(rev)    6
#define RF_20696_RXADC_CFG0_rxadc_reset_n_adc_Q_MASK(rev)     0x40
#define RF_20696_RXADC_CFG0_rxadc_start_cal_adc_Q_SHIFT(rev)  13
#define RF_20696_RXADC_CFG0_rxadc_start_cal_adc_Q_MASK(rev)   0x2000
#define RF_20696_RXADC_CFG0_rxadc_power_mode_enb_SHIFT(rev)   10
#define RF_20696_RXADC_CFG0_rxadc_power_mode_enb_MASK(rev)    0x400
#define RF_20696_RXADC_CFG0_i_configRX_force_reset_SHIFT(rev) 5
#define RF_20696_RXADC_CFG0_i_configRX_force_reset_MASK(rev)  0x20
#define RF_20696_RXADC_CFG0_afe_en_loopback_SHIFT(rev)        15
#define RF_20696_RXADC_CFG0_afe_en_loopback_MASK(rev)         0x8000

/* Register RF_20696_RXADC_CFG1 */
#define RF0_20696_RXADC_CFG1(rev)                       (0xa3 | JTAG_20696_CR0)
#define RF1_20696_RXADC_CFG1(rev)                       (0xa3 | JTAG_20696_CR1)
#define RF2_20696_RXADC_CFG1(rev)                       (0xa3 | JTAG_20696_CR2)
#define RF3_20696_RXADC_CFG1(rev)                       (0xa3 | JTAG_20696_CR3)
#define RFX_20696_RXADC_CFG1(rev)                       (0xa3 | JTAG_20696_ALL)
#define RF_20696_RXADC_CFG1_rxadc_buffer_per_SHIFT(rev) 0
#define RF_20696_RXADC_CFG1_rxadc_buffer_per_MASK(rev)  0x1f
#define RF_20696_RXADC_CFG1_rxadc_corr_dis_SHIFT(rev)   10
#define RF_20696_RXADC_CFG1_rxadc_corr_dis_MASK(rev)    0x400
#define RF_20696_RXADC_CFG1_rxadc_sum_div_SHIFT(rev)    12
#define RF_20696_RXADC_CFG1_rxadc_sum_div_MASK(rev)     0x7000
#define RF_20696_RXADC_CFG1_rxadc_wait_per_SHIFT(rev)   5
#define RF_20696_RXADC_CFG1_rxadc_wait_per_MASK(rev)    0x3e0
#define RF_20696_RXADC_CFG1_rxadc_coeff_sel_SHIFT(rev)  11
#define RF_20696_RXADC_CFG1_rxadc_coeff_sel_MASK(rev)   0x800

/* Register RF_20696_RXADC_CFG2 */
#define RF0_20696_RXADC_CFG2(rev)                             (0xa4 | JTAG_20696_CR0)
#define RF1_20696_RXADC_CFG2(rev)                             (0xa4 | JTAG_20696_CR1)
#define RF2_20696_RXADC_CFG2(rev)                             (0xa4 | JTAG_20696_CR2)
#define RF3_20696_RXADC_CFG2(rev)                             (0xa4 | JTAG_20696_CR3)
#define RFX_20696_RXADC_CFG2(rev)                             (0xa4 | JTAG_20696_ALL)
#define RF_20696_RXADC_CFG2_rxadc_ber_corr_en_SHIFT(rev)      15
#define RF_20696_RXADC_CFG2_rxadc_ber_corr_en_MASK(rev)       0x8000
#define RF_20696_RXADC_CFG2_rxadc_override_cal_val_SHIFT(rev) 11
#define RF_20696_RXADC_CFG2_rxadc_override_cal_val_MASK(rev)  0x800
#define RF_20696_RXADC_CFG2_rxadc_sar_cal_data_sel_SHIFT(rev) 12
#define RF_20696_RXADC_CFG2_rxadc_sar_cal_data_sel_MASK(rev)  0x7000
#define RF_20696_RXADC_CFG2_rxadc_sum_per_SHIFT(rev)          0
#define RF_20696_RXADC_CFG2_rxadc_sum_per_MASK(rev)           0x7f
#define RF_20696_RXADC_CFG2_rxadc_conv_status_addr_SHIFT(rev) 7
#define RF_20696_RXADC_CFG2_rxadc_conv_status_addr_MASK(rev)  0x380
#define RF_20696_RXADC_CFG2_rxadc_override_cal_en_SHIFT(rev)  10
#define RF_20696_RXADC_CFG2_rxadc_override_cal_en_MASK(rev)   0x400

/* Register RF_20696_RXADC_CFG3 */
#define RF0_20696_RXADC_CFG3(rev)                                 (0xa5 | JTAG_20696_CR0)
#define RF1_20696_RXADC_CFG3(rev)                                 (0xa5 | JTAG_20696_CR1)
#define RF2_20696_RXADC_CFG3(rev)                                 (0xa5 | JTAG_20696_CR2)
#define RF3_20696_RXADC_CFG3(rev)                                 (0xa5 | JTAG_20696_CR3)
#define RFX_20696_RXADC_CFG3(rev)                                 (0xa5 | JTAG_20696_ALL)
#define RF_20696_RXADC_CFG3_rxadc_ber_ctrl_SHIFT(rev)             0
#define RF_20696_RXADC_CFG3_rxadc_ber_ctrl_MASK(rev)              0x1
#define RF_20696_RXADC_CFG3_rxadc_ber_hist_rst_adc_I_SHIFT(rev)   7
#define RF_20696_RXADC_CFG3_rxadc_ber_hist_rst_adc_I_MASK(rev)    0x80
#define RF_20696_RXADC_CFG3_rxadc_ber_hist_rst_adc_Q_SHIFT(rev)   11
#define RF_20696_RXADC_CFG3_rxadc_ber_hist_rst_adc_Q_MASK(rev)    0x800
#define RF_20696_RXADC_CFG3_rxadc_coeff_out_ctrl_adc_I_SHIFT(rev) 4
#define RF_20696_RXADC_CFG3_rxadc_coeff_out_ctrl_adc_I_MASK(rev)  0x30
#define RF_20696_RXADC_CFG3_rxadc_coeff_out_ctrl_adc_Q_SHIFT(rev) 8
#define RF_20696_RXADC_CFG3_rxadc_coeff_out_ctrl_adc_Q_MASK(rev)  0x300
#define RF_20696_RXADC_CFG3_rxadc_conv_status_en_adc_I_SHIFT(rev) 6
#define RF_20696_RXADC_CFG3_rxadc_conv_status_en_adc_I_MASK(rev)  0x40
#define RF_20696_RXADC_CFG3_rxadc_conv_status_en_adc_Q_SHIFT(rev) 10
#define RF_20696_RXADC_CFG3_rxadc_conv_status_en_adc_Q_MASK(rev)  0x400
#define RF_20696_RXADC_CFG3_rxadc_cal_cap_SHIFT(rev)              1
#define RF_20696_RXADC_CFG3_rxadc_cal_cap_MASK(rev)               0xe

/* Register RF_20696_RXADC_CFG5 */
#define RF0_20696_RXADC_CFG5(rev)                             (0xa7 | JTAG_20696_CR0)
#define RF1_20696_RXADC_CFG5(rev)                             (0xa7 | JTAG_20696_CR1)
#define RF2_20696_RXADC_CFG5(rev)                             (0xa7 | JTAG_20696_CR2)
#define RF3_20696_RXADC_CFG5(rev)                             (0xa7 | JTAG_20696_CR3)
#define RFX_20696_RXADC_CFG5(rev)                             (0xa7 | JTAG_20696_ALL)
#define RF_20696_RXADC_CFG5_rxadc_coeff_cap2_adc_I_SHIFT(rev) 0
#define RF_20696_RXADC_CFG5_rxadc_coeff_cap2_adc_I_MASK(rev)  0x3f
#define RF_20696_RXADC_CFG5_rxadc_coeff_cap1_adc_I_SHIFT(rev) 8
#define RF_20696_RXADC_CFG5_rxadc_coeff_cap1_adc_I_MASK(rev)  0x3f00

/* Register RF_20696_RXADC_CFG6 */
#define RF0_20696_RXADC_CFG6(rev)                             (0xa8 | JTAG_20696_CR0)
#define RF1_20696_RXADC_CFG6(rev)                             (0xa8 | JTAG_20696_CR1)
#define RF2_20696_RXADC_CFG6(rev)                             (0xa8 | JTAG_20696_CR2)
#define RF3_20696_RXADC_CFG6(rev)                             (0xa8 | JTAG_20696_CR3)
#define RFX_20696_RXADC_CFG6(rev)                             (0xa8 | JTAG_20696_ALL)
#define RF_20696_RXADC_CFG6_rxadc_coeff_cap0_adc_I_SHIFT(rev) 0
#define RF_20696_RXADC_CFG6_rxadc_coeff_cap0_adc_I_MASK(rev)  0x3f

/* Register RF_20696_RXADC_CFG8 */
#define RF0_20696_RXADC_CFG8(rev)                             (0xaa | JTAG_20696_CR0)
#define RF1_20696_RXADC_CFG8(rev)                             (0xaa | JTAG_20696_CR1)
#define RF2_20696_RXADC_CFG8(rev)                             (0xaa | JTAG_20696_CR2)
#define RF3_20696_RXADC_CFG8(rev)                             (0xaa | JTAG_20696_CR3)
#define RFX_20696_RXADC_CFG8(rev)                             (0xaa | JTAG_20696_ALL)
#define RF_20696_RXADC_CFG8_rxadc_coeff_cap2_adc_Q_SHIFT(rev) 0
#define RF_20696_RXADC_CFG8_rxadc_coeff_cap2_adc_Q_MASK(rev)  0x3f
#define RF_20696_RXADC_CFG8_rxadc_coeff_cap1_adc_Q_SHIFT(rev) 6
#define RF_20696_RXADC_CFG8_rxadc_coeff_cap1_adc_Q_MASK(rev)  0xfc0

/* Register RF_20696_RXADC_CFG9 */
#define RF0_20696_RXADC_CFG9(rev)                             (0xab | JTAG_20696_CR0)
#define RF1_20696_RXADC_CFG9(rev)                             (0xab | JTAG_20696_CR1)
#define RF2_20696_RXADC_CFG9(rev)                             (0xab | JTAG_20696_CR2)
#define RF3_20696_RXADC_CFG9(rev)                             (0xab | JTAG_20696_CR3)
#define RFX_20696_RXADC_CFG9(rev)                             (0xab | JTAG_20696_ALL)
#define RF_20696_RXADC_CFG9_rxadc_coeff_cap0_adc_Q_SHIFT(rev) 0
#define RF_20696_RXADC_CFG9_rxadc_coeff_cap0_adc_Q_MASK(rev)  0x3f

/* Register RF_20696_RXADC_REG0 */
#define RF0_20696_RXADC_REG0(rev)                             (0xad | JTAG_20696_CR0)
#define RF1_20696_RXADC_REG0(rev)                             (0xad | JTAG_20696_CR1)
#define RF2_20696_RXADC_REG0(rev)                             (0xad | JTAG_20696_CR2)
#define RF3_20696_RXADC_REG0(rev)                             (0xad | JTAG_20696_CR3)
#define RFX_20696_RXADC_REG0(rev)                             (0xad | JTAG_20696_ALL)
#define RF_20696_RXADC_REG0_rxadc_i_clk_ret_inv_IQ_SHIFT(rev) 6
#define RF_20696_RXADC_REG0_rxadc_i_clk_ret_inv_IQ_MASK(rev)  0x40
#define RF_20696_RXADC_REG0_rxadc_sel_duty_SHIFT(rev)         11
#define RF_20696_RXADC_REG0_rxadc_sel_duty_MASK(rev)          0x800
#define RF_20696_RXADC_REG0_rxadc_clk_pe_dly_SHIFT(rev)       3
#define RF_20696_RXADC_REG0_rxadc_clk_pe_dly_MASK(rev)        0x38
#define RF_20696_RXADC_REG0_rxadc_clk_nv_dly_SHIFT(rev)       0
#define RF_20696_RXADC_REG0_rxadc_clk_nv_dly_MASK(rev)        0x7
#define RF_20696_RXADC_REG0_rxadc_mux_sel_lsb_I_SHIFT(rev)    7
#define RF_20696_RXADC_REG0_rxadc_mux_sel_lsb_I_MASK(rev)     0x180
#define RF_20696_RXADC_REG0_rxadc_mux_sel_lsb_Q_SHIFT(rev)    9
#define RF_20696_RXADC_REG0_rxadc_mux_sel_lsb_Q_MASK(rev)     0x600
#define RF_20696_RXADC_REG0_rxadc_reg0_spare_SHIFT(rev)       12
#define RF_20696_RXADC_REG0_rxadc_reg0_spare_MASK(rev)        0xf000

/* Register RF_20696_RXADC_REG1 */
#define RF0_20696_RXADC_REG1(rev)                         (0xae | JTAG_20696_CR0)
#define RF1_20696_RXADC_REG1(rev)                         (0xae | JTAG_20696_CR1)
#define RF2_20696_RXADC_REG1(rev)                         (0xae | JTAG_20696_CR2)
#define RF3_20696_RXADC_REG1(rev)                         (0xae | JTAG_20696_CR3)
#define RFX_20696_RXADC_REG1(rev)                         (0xae | JTAG_20696_ALL)
#define RF_20696_RXADC_REG1_rxadc_lat_fix_dly_SHIFT(rev)  10
#define RF_20696_RXADC_REG1_rxadc_lat_fix_dly_MASK(rev)   0x1c00
#define RF_20696_RXADC_REG1_rxadc_lat_dly_mode_SHIFT(rev) 5
#define RF_20696_RXADC_REG1_rxadc_lat_dly_mode_MASK(rev)  0x60
#define RF_20696_RXADC_REG1_rxadc_lat_pul_SHIFT(rev)      13
#define RF_20696_RXADC_REG1_rxadc_lat_pul_MASK(rev)       0xe000
#define RF_20696_RXADC_REG1_rxadc_adc_rez_SHIFT(rev)      0
#define RF_20696_RXADC_REG1_rxadc_adc_rez_MASK(rev)       0xf
#define RF_20696_RXADC_REG1_rxadc_lat_ext_dly_SHIFT(rev)  7
#define RF_20696_RXADC_REG1_rxadc_lat_ext_dly_MASK(rev)   0x380
#define RF_20696_RXADC_REG1_rxadc_data_rst_dly_SHIFT(rev) 4
#define RF_20696_RXADC_REG1_rxadc_data_rst_dly_MASK(rev)  0x10

/* Register RF_20696_RXADC_REG2 */
#define RF0_20696_RXADC_REG2(rev)                          (0xaf | JTAG_20696_CR0)
#define RF1_20696_RXADC_REG2(rev)                          (0xaf | JTAG_20696_CR1)
#define RF2_20696_RXADC_REG2(rev)                          (0xaf | JTAG_20696_CR2)
#define RF3_20696_RXADC_REG2(rev)                          (0xaf | JTAG_20696_CR3)
#define RFX_20696_RXADC_REG2(rev)                          (0xaf | JTAG_20696_ALL)
#define RF_20696_RXADC_REG2_rxadc_en_cal_bypass_SHIFT(rev) 9
#define RF_20696_RXADC_REG2_rxadc_en_cal_bypass_MASK(rev)  0x200
#define RF_20696_RXADC_REG2_rxadc_bp_cal_val_SHIFT(rev)    8
#define RF_20696_RXADC_REG2_rxadc_bp_cal_val_MASK(rev)     0x100
#define RF_20696_RXADC_REG2_rxadc_bp_cal_cap_SHIFT(rev)    3
#define RF_20696_RXADC_REG2_rxadc_bp_cal_cap_MASK(rev)     0x38
#define RF_20696_RXADC_REG2_rxadc_bp_cal_short_SHIFT(rev)  7
#define RF_20696_RXADC_REG2_rxadc_bp_cal_short_MASK(rev)   0x80
#define RF_20696_RXADC_REG2_rxadc_lat_start_dly_SHIFT(rev) 0
#define RF_20696_RXADC_REG2_rxadc_lat_start_dly_MASK(rev)  0x7
#define RF_20696_RXADC_REG2_rxadc_bp_cal_en_SHIFT(rev)     6
#define RF_20696_RXADC_REG2_rxadc_bp_cal_en_MASK(rev)      0x40
#define RF_20696_RXADC_REG2_rxadc_ti_ctune_I_SHIFT(rev)    10
#define RF_20696_RXADC_REG2_rxadc_ti_ctune_I_MASK(rev)     0x1c00
#define RF_20696_RXADC_REG2_rxadc_ti_ctune_Q_SHIFT(rev)    13
#define RF_20696_RXADC_REG2_rxadc_ti_ctune_Q_MASK(rev)     0xe000

/* Register RF_20696_RXADC_REG3 */
#define RF0_20696_RXADC_REG3(rev)                       (0xb0 | JTAG_20696_CR0)
#define RF1_20696_RXADC_REG3(rev)                       (0xb0 | JTAG_20696_CR1)
#define RF2_20696_RXADC_REG3(rev)                       (0xb0 | JTAG_20696_CR2)
#define RF3_20696_RXADC_REG3(rev)                       (0xb0 | JTAG_20696_CR3)
#define RFX_20696_RXADC_REG3(rev)                       (0xb0 | JTAG_20696_ALL)
#define RF_20696_RXADC_REG3_rxadc_reg3_spare_SHIFT(rev) 0
#define RF_20696_RXADC_REG3_rxadc_reg3_spare_MASK(rev)  0xffff

/* Register RF_20696_RXADC_REG4 */
#define RF0_20696_RXADC_REG4(rev)                         (0xb1 | JTAG_20696_CR0)
#define RF1_20696_RXADC_REG4(rev)                         (0xb1 | JTAG_20696_CR1)
#define RF2_20696_RXADC_REG4(rev)                         (0xb1 | JTAG_20696_CR2)
#define RF3_20696_RXADC_REG4(rev)                         (0xb1 | JTAG_20696_CR3)
#define RFX_20696_RXADC_REG4(rev)                         (0xb1 | JTAG_20696_ALL)
#define RF_20696_RXADC_REG4_rxadc_ref_can_mode_SHIFT(rev) 0
#define RF_20696_RXADC_REG4_rxadc_ref_can_mode_MASK(rev)  0x3
#define RF_20696_RXADC_REG4_rxadc_vincm_Q_ctl_SHIFT(rev)  8
#define RF_20696_RXADC_REG4_rxadc_vincm_Q_ctl_MASK(rev)   0x100
#define RF_20696_RXADC_REG4_rxadc_refcm_ctl_SHIFT(rev)    2
#define RF_20696_RXADC_REG4_rxadc_refcm_ctl_MASK(rev)     0x1c
#define RF_20696_RXADC_REG4_rxadc_sjcm_ctl_SHIFT(rev)     5
#define RF_20696_RXADC_REG4_rxadc_sjcm_ctl_MASK(rev)      0xe0
#define RF_20696_RXADC_REG4_rxadc_reg4_spare_SHIFT(rev)   9
#define RF_20696_RXADC_REG4_rxadc_reg4_spare_MASK(rev)    0xfe00

/* Register RF_20696_RXADC_REG5 */
#define RF0_20696_RXADC_REG5(rev)                         (0xb2 | JTAG_20696_CR0)
#define RF1_20696_RXADC_REG5(rev)                         (0xb2 | JTAG_20696_CR1)
#define RF2_20696_RXADC_REG5(rev)                         (0xb2 | JTAG_20696_CR2)
#define RF3_20696_RXADC_REG5(rev)                         (0xb2 | JTAG_20696_CR3)
#define RFX_20696_RXADC_REG5(rev)                         (0xb2 | JTAG_20696_ALL)
#define RF_20696_RXADC_REG5_rxadc_pd_refmode_SHIFT(rev)   3
#define RF_20696_RXADC_REG5_rxadc_pd_refmode_MASK(rev)    0x8
#define RF_20696_RXADC_REG5_rxadc_reg5_spare_SHIFT(rev)   5
#define RF_20696_RXADC_REG5_rxadc_reg5_spare_MASK(rev)    0xffe0
#define RF_20696_RXADC_REG5_rxadc_i_ber_det_th_SHIFT(rev) 0
#define RF_20696_RXADC_REG5_rxadc_i_ber_det_th_MASK(rev)  0x7
#define RF_20696_RXADC_REG5_pu_local_bias_SHIFT(rev)      4
#define RF_20696_RXADC_REG5_pu_local_bias_MASK(rev)       0x10

/* Register RF_20696_RXADC_CAL_STATUS */
#define RF0_20696_RXADC_CAL_STATUS(rev)                         (0xc0 | JTAG_20696_CR0)
#define RF1_20696_RXADC_CAL_STATUS(rev)                         (0xc0 | JTAG_20696_CR1)
#define RF2_20696_RXADC_CAL_STATUS(rev)                         (0xc0 | JTAG_20696_CR2)
#define RF3_20696_RXADC_CAL_STATUS(rev)                         (0xc0 | JTAG_20696_CR3)
#define RFX_20696_RXADC_CAL_STATUS(rev)                         (0xc0 | JTAG_20696_ALL)
#define RF_20696_RXADC_CAL_STATUS_o_rxadc_cal_done_I_SHIFT(rev) 0
#define RF_20696_RXADC_CAL_STATUS_o_rxadc_cal_done_I_MASK(rev)  0x1
#define RF_20696_RXADC_CAL_STATUS_o_rxadc_cal_done_Q_SHIFT(rev) 2
#define RF_20696_RXADC_CAL_STATUS_o_rxadc_cal_done_Q_MASK(rev)  0x4

/* Register RF_20696_AFE_CFG1_OVR1 */
#define RF0_20696_AFE_CFG1_OVR1(rev)                                 (0xc1 | JTAG_20696_CR0)
#define RF1_20696_AFE_CFG1_OVR1(rev)                                 (0xc1 | JTAG_20696_CR1)
#define RF2_20696_AFE_CFG1_OVR1(rev)                                 (0xc1 | JTAG_20696_CR2)
#define RF3_20696_AFE_CFG1_OVR1(rev)                                 (0xc1 | JTAG_20696_CR3)
#define RFX_20696_AFE_CFG1_OVR1(rev)                                 (0xc1 | JTAG_20696_ALL)
#define RF_20696_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap2_adc_I_SHIFT(rev) 11
#define RF_20696_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap2_adc_I_MASK(rev)  0x800
#define RF_20696_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap2_adc_Q_SHIFT(rev) 5
#define RF_20696_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap2_adc_Q_MASK(rev)  0x20
#define RF_20696_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap1_adc_I_SHIFT(rev) 10
#define RF_20696_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap1_adc_I_MASK(rev)  0x400
#define RF_20696_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap1_adc_Q_SHIFT(rev) 4
#define RF_20696_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap1_adc_Q_MASK(rev)  0x10
#define RF_20696_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap0_adc_I_SHIFT(rev) 9
#define RF_20696_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap0_adc_I_MASK(rev)  0x200
#define RF_20696_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap0_adc_Q_SHIFT(rev) 3
#define RF_20696_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap0_adc_Q_MASK(rev)  0x8

/* Register RF_20696_AFE_CFG1_OVR2 */
#define RF0_20696_AFE_CFG1_OVR2(rev)                            (0xc2 | JTAG_20696_CR0)
#define RF1_20696_AFE_CFG1_OVR2(rev)                            (0xc2 | JTAG_20696_CR1)
#define RF2_20696_AFE_CFG1_OVR2(rev)                            (0xc2 | JTAG_20696_CR2)
#define RF3_20696_AFE_CFG1_OVR2(rev)                            (0xc2 | JTAG_20696_CR3)
#define RFX_20696_AFE_CFG1_OVR2(rev)                            (0xc2 | JTAG_20696_ALL)
#define RF_20696_AFE_CFG1_OVR2_ovr_rxadc_puI_SHIFT(rev)         2
#define RF_20696_AFE_CFG1_OVR2_ovr_rxadc_puI_MASK(rev)          0x4
#define RF_20696_AFE_CFG1_OVR2_ovr_iqdac_pwrup_Q_SHIFT(rev)     5
#define RF_20696_AFE_CFG1_OVR2_ovr_iqdac_pwrup_Q_MASK(rev)      0x20
#define RF_20696_AFE_CFG1_OVR2_ovr_rxadc_power_mode_SHIFT(rev)  0
#define RF_20696_AFE_CFG1_OVR2_ovr_rxadc_power_mode_MASK(rev)   0x1
#define RF_20696_AFE_CFG1_OVR2_ovr_rxadc_puQ_SHIFT(rev)         1
#define RF_20696_AFE_CFG1_OVR2_ovr_rxadc_puQ_MASK(rev)          0x2
#define RF_20696_AFE_CFG1_OVR2_ovr_pu_local_bias_SHIFT(rev)     15
#define RF_20696_AFE_CFG1_OVR2_ovr_pu_local_bias_MASK(rev)      0x8000
#define RF_20696_AFE_CFG1_OVR2_ovr_iqdac_pwrup_diode_SHIFT(rev) 10
#define RF_20696_AFE_CFG1_OVR2_ovr_iqdac_pwrup_diode_MASK(rev)  0x400
#define RF_20696_AFE_CFG1_OVR2_ovr_iqdac_reset_SHIFT(rev)       13
#define RF_20696_AFE_CFG1_OVR2_ovr_iqdac_reset_MASK(rev)        0x2000
#define RF_20696_AFE_CFG1_OVR2_ovr_rxadc_pd_refmode_SHIFT(rev)  14
#define RF_20696_AFE_CFG1_OVR2_ovr_rxadc_pd_refmode_MASK(rev)   0x4000
#define RF_20696_AFE_CFG1_OVR2_ovr_iqdac_buf_pu_SHIFT(rev)      11
#define RF_20696_AFE_CFG1_OVR2_ovr_iqdac_buf_pu_MASK(rev)       0x800
#define RF_20696_AFE_CFG1_OVR2_ovr_iqdac_pwrup_I_SHIFT(rev)     6
#define RF_20696_AFE_CFG1_OVR2_ovr_iqdac_pwrup_I_MASK(rev)      0x40

/* Register RF_20696_SPARE_CFG0 */
#define RF0_20696_SPARE_CFG0(rev)              (0xc3 | JTAG_20696_CR0)
#define RF1_20696_SPARE_CFG0(rev)              (0xc3 | JTAG_20696_CR1)
#define RF2_20696_SPARE_CFG0(rev)              (0xc3 | JTAG_20696_CR2)
#define RF3_20696_SPARE_CFG0(rev)              (0xc3 | JTAG_20696_CR3)
#define RFX_20696_SPARE_CFG0(rev)              (0xc3 | JTAG_20696_ALL)
#define RF_20696_SPARE_CFG0_spare_0_SHIFT(rev) 0
#define RF_20696_SPARE_CFG0_spare_0_MASK(rev)  0xffff

/* Register RF_20696_SPARE_CFG1 */
#define RF0_20696_SPARE_CFG1(rev)              (0xc4 | JTAG_20696_CR0)
#define RF1_20696_SPARE_CFG1(rev)              (0xc4 | JTAG_20696_CR1)
#define RF2_20696_SPARE_CFG1(rev)              (0xc4 | JTAG_20696_CR2)
#define RF3_20696_SPARE_CFG1(rev)              (0xc4 | JTAG_20696_CR3)
#define RFX_20696_SPARE_CFG1(rev)              (0xc4 | JTAG_20696_ALL)
#define RF_20696_SPARE_CFG1_spare_1_SHIFT(rev) 0
#define RF_20696_SPARE_CFG1_spare_1_MASK(rev)  0xffff

/* Register RF_20696_SPARE_CFG2 */
#define RF0_20696_SPARE_CFG2(rev)              (0xc5 | JTAG_20696_CR0)
#define RF1_20696_SPARE_CFG2(rev)              (0xc5 | JTAG_20696_CR1)
#define RF2_20696_SPARE_CFG2(rev)              (0xc5 | JTAG_20696_CR2)
#define RF3_20696_SPARE_CFG2(rev)              (0xc5 | JTAG_20696_CR3)
#define RFX_20696_SPARE_CFG2(rev)              (0xc5 | JTAG_20696_ALL)
#define RF_20696_SPARE_CFG2_spare_2_SHIFT(rev) 0
#define RF_20696_SPARE_CFG2_spare_2_MASK(rev)  0xffff

/* Register RF_20696_SPARE_CFG3 */
#define RF0_20696_SPARE_CFG3(rev)              (0xc6 | JTAG_20696_CR0)
#define RF1_20696_SPARE_CFG3(rev)              (0xc6 | JTAG_20696_CR1)
#define RF2_20696_SPARE_CFG3(rev)              (0xc6 | JTAG_20696_CR2)
#define RF3_20696_SPARE_CFG3(rev)              (0xc6 | JTAG_20696_CR3)
#define RFX_20696_SPARE_CFG3(rev)              (0xc6 | JTAG_20696_ALL)
#define RF_20696_SPARE_CFG3_spare_3_SHIFT(rev) 0
#define RF_20696_SPARE_CFG3_spare_3_MASK(rev)  0xffff

/* Register RF_20696_SPARE_CFG4 */
#define RF0_20696_SPARE_CFG4(rev)              (0xc7 | JTAG_20696_CR0)
#define RF1_20696_SPARE_CFG4(rev)              (0xc7 | JTAG_20696_CR1)
#define RF2_20696_SPARE_CFG4(rev)              (0xc7 | JTAG_20696_CR2)
#define RF3_20696_SPARE_CFG4(rev)              (0xc7 | JTAG_20696_CR3)
#define RFX_20696_SPARE_CFG4(rev)              (0xc7 | JTAG_20696_ALL)
#define RF_20696_SPARE_CFG4_spare_4_SHIFT(rev) 0
#define RF_20696_SPARE_CFG4_spare_4_MASK(rev)  0xffff

/* Register RF_20696_SPARE_CFG5 */
#define RF0_20696_SPARE_CFG5(rev)              (0xc8 | JTAG_20696_CR0)
#define RF1_20696_SPARE_CFG5(rev)              (0xc8 | JTAG_20696_CR1)
#define RF2_20696_SPARE_CFG5(rev)              (0xc8 | JTAG_20696_CR2)
#define RF3_20696_SPARE_CFG5(rev)              (0xc8 | JTAG_20696_CR3)
#define RFX_20696_SPARE_CFG5(rev)              (0xc8 | JTAG_20696_ALL)
#define RF_20696_SPARE_CFG5_spare_5_SHIFT(rev) 0
#define RF_20696_SPARE_CFG5_spare_5_MASK(rev)  0xffff

/* Register RF_20696_SPARE_CFG6 */
#define RF0_20696_SPARE_CFG6(rev)              (0xc9 | JTAG_20696_CR0)
#define RF1_20696_SPARE_CFG6(rev)              (0xc9 | JTAG_20696_CR1)
#define RF2_20696_SPARE_CFG6(rev)              (0xc9 | JTAG_20696_CR2)
#define RF3_20696_SPARE_CFG6(rev)              (0xc9 | JTAG_20696_CR3)
#define RFX_20696_SPARE_CFG6(rev)              (0xc9 | JTAG_20696_ALL)
#define RF_20696_SPARE_CFG6_spare_6_SHIFT(rev) 0
#define RF_20696_SPARE_CFG6_spare_6_MASK(rev)  0xffff

/* Register RF_20696_SPARE_CFG7 */
#define RF0_20696_SPARE_CFG7(rev)              (0xca | JTAG_20696_CR0)
#define RF1_20696_SPARE_CFG7(rev)              (0xca | JTAG_20696_CR1)
#define RF2_20696_SPARE_CFG7(rev)              (0xca | JTAG_20696_CR2)
#define RF3_20696_SPARE_CFG7(rev)              (0xca | JTAG_20696_CR3)
#define RFX_20696_SPARE_CFG7(rev)              (0xca | JTAG_20696_ALL)
#define RF_20696_SPARE_CFG7_spare_7_SHIFT(rev) 0
#define RF_20696_SPARE_CFG7_spare_7_MASK(rev)  0xffff

/* Register RF_20696_SPARE_CFG8 */
#define RF0_20696_SPARE_CFG8(rev)              (0xcb | JTAG_20696_CR0)
#define RF1_20696_SPARE_CFG8(rev)              (0xcb | JTAG_20696_CR1)
#define RF2_20696_SPARE_CFG8(rev)              (0xcb | JTAG_20696_CR2)
#define RF3_20696_SPARE_CFG8(rev)              (0xcb | JTAG_20696_CR3)
#define RFX_20696_SPARE_CFG8(rev)              (0xcb | JTAG_20696_ALL)
#define RF_20696_SPARE_CFG8_spare_8_SHIFT(rev) 0
#define RF_20696_SPARE_CFG8_spare_8_MASK(rev)  0xffff

/* Register RF_20696_SPARE_CFG9 */
#define RF0_20696_SPARE_CFG9(rev)              (0xcc | JTAG_20696_CR0)
#define RF1_20696_SPARE_CFG9(rev)              (0xcc | JTAG_20696_CR1)
#define RF2_20696_SPARE_CFG9(rev)              (0xcc | JTAG_20696_CR2)
#define RF3_20696_SPARE_CFG9(rev)              (0xcc | JTAG_20696_CR3)
#define RFX_20696_SPARE_CFG9(rev)              (0xcc | JTAG_20696_ALL)
#define RF_20696_SPARE_CFG9_spare_9_SHIFT(rev) 0
#define RF_20696_SPARE_CFG9_spare_9_MASK(rev)  0xffff

/* Register RF_20696_SPARE_CFG10 */
#define RF0_20696_SPARE_CFG10(rev)               (0xcd | JTAG_20696_CR0)
#define RF1_20696_SPARE_CFG10(rev)               (0xcd | JTAG_20696_CR1)
#define RF2_20696_SPARE_CFG10(rev)               (0xcd | JTAG_20696_CR2)
#define RF3_20696_SPARE_CFG10(rev)               (0xcd | JTAG_20696_CR3)
#define RFX_20696_SPARE_CFG10(rev)               (0xcd | JTAG_20696_ALL)
#define RF_20696_SPARE_CFG10_spare_10_SHIFT(rev) 0
#define RF_20696_SPARE_CFG10_spare_10_MASK(rev)  0xffff

/* Register RF_20696_SPARE_CFG11 */
#define RF0_20696_SPARE_CFG11(rev)               (0xce | JTAG_20696_CR0)
#define RF1_20696_SPARE_CFG11(rev)               (0xce | JTAG_20696_CR1)
#define RF2_20696_SPARE_CFG11(rev)               (0xce | JTAG_20696_CR2)
#define RF3_20696_SPARE_CFG11(rev)               (0xce | JTAG_20696_CR3)
#define RFX_20696_SPARE_CFG11(rev)               (0xce | JTAG_20696_ALL)
#define RF_20696_SPARE_CFG11_spare_11_SHIFT(rev) 0
#define RF_20696_SPARE_CFG11_spare_11_MASK(rev)  0xffff

/* Register RF_20696_SPARE_CFG12 */
#define RF0_20696_SPARE_CFG12(rev)               (0xcf | JTAG_20696_CR0)
#define RF1_20696_SPARE_CFG12(rev)               (0xcf | JTAG_20696_CR1)
#define RF2_20696_SPARE_CFG12(rev)               (0xcf | JTAG_20696_CR2)
#define RF3_20696_SPARE_CFG12(rev)               (0xcf | JTAG_20696_CR3)
#define RFX_20696_SPARE_CFG12(rev)               (0xcf | JTAG_20696_ALL)
#define RF_20696_SPARE_CFG12_spare_12_SHIFT(rev) 0
#define RF_20696_SPARE_CFG12_spare_12_MASK(rev)  0xffff

/* Register RF_20696_GPAIO_SEL2 */
#define RF0_20696_GPAIO_SEL2(rev)               (0xd1 | JTAG_20696_CR0)
#define RF1_20696_GPAIO_SEL2(rev)               (0xd1 | JTAG_20696_CR1)
#define RF2_20696_GPAIO_SEL2(rev)               (0xd1 | JTAG_20696_CR2)
#define RF3_20696_GPAIO_SEL2(rev)               (0xd1 | JTAG_20696_CR3)
#define RFX_20696_GPAIO_SEL2(rev)               (0xd1 | JTAG_20696_ALL)
#define RF_20696_GPAIO_SEL2_gpaio_pu_SHIFT(rev) 0
#define RF_20696_GPAIO_SEL2_gpaio_pu_MASK(rev)  0x1

/* Register RF_20696_GPAIO_SEL1 */
#define RF0_20696_GPAIO_SEL1(rev)                            (0xd2 | JTAG_20696_CR0)
#define RF1_20696_GPAIO_SEL1(rev)                            (0xd2 | JTAG_20696_CR1)
#define RF2_20696_GPAIO_SEL1(rev)                            (0xd2 | JTAG_20696_CR2)
#define RF3_20696_GPAIO_SEL1(rev)                            (0xd2 | JTAG_20696_CR3)
#define RFX_20696_GPAIO_SEL1(rev)                            (0xd2 | JTAG_20696_ALL)
#define RF_20696_GPAIO_SEL1_gpaio_sel_16to31_port_SHIFT(rev) 0
#define RF_20696_GPAIO_SEL1_gpaio_sel_16to31_port_MASK(rev)  0xffff

/* Register RF_20696_GPAIO_SEL0 */
#define RF0_20696_GPAIO_SEL0(rev)                           (0xd3 | JTAG_20696_CR0)
#define RF1_20696_GPAIO_SEL0(rev)                           (0xd3 | JTAG_20696_CR1)
#define RF2_20696_GPAIO_SEL0(rev)                           (0xd3 | JTAG_20696_CR2)
#define RF3_20696_GPAIO_SEL0(rev)                           (0xd3 | JTAG_20696_CR3)
#define RFX_20696_GPAIO_SEL0(rev)                           (0xd3 | JTAG_20696_ALL)
#define RF_20696_GPAIO_SEL0_gpaio_sel_0to15_port_SHIFT(rev) 0
#define RF_20696_GPAIO_SEL0_gpaio_sel_0to15_port_MASK(rev)  0xffff

/* Register RF_20696_TEMPSENSE_OVR1 */
#define RF0_20696_TEMPSENSE_OVR1(rev)                                (0xd4 | JTAG_20696_CR0)
#define RF1_20696_TEMPSENSE_OVR1(rev)                                (0xd4 | JTAG_20696_CR1)
#define RF2_20696_TEMPSENSE_OVR1(rev)                                (0xd4 | JTAG_20696_CR2)
#define RF3_20696_TEMPSENSE_OVR1(rev)                                (0xd4 | JTAG_20696_CR3)
#define RFX_20696_TEMPSENSE_OVR1(rev)                                (0xd4 | JTAG_20696_ALL)
#define RF_20696_TEMPSENSE_OVR1_ovr_tempsense_swap_amp_SHIFT(rev)    2
#define RF_20696_TEMPSENSE_OVR1_ovr_tempsense_swap_amp_MASK(rev)     0x4
#define RF_20696_TEMPSENSE_OVR1_ovr_tempsense_sel_Vbe_Vbg_SHIFT(rev) 1
#define RF_20696_TEMPSENSE_OVR1_ovr_tempsense_sel_Vbe_Vbg_MASK(rev)  0x2
#define RF_20696_TEMPSENSE_OVR1_ovr_tempsense_pu_SHIFT(rev)          0
#define RF_20696_TEMPSENSE_OVR1_ovr_tempsense_pu_MASK(rev)           0x1

/* Register RF_20696_TEMPSENSE_CFG */
#define RF0_20696_TEMPSENSE_CFG(rev)                            (0xd5 | JTAG_20696_CR0)
#define RF1_20696_TEMPSENSE_CFG(rev)                            (0xd5 | JTAG_20696_CR1)
#define RF2_20696_TEMPSENSE_CFG(rev)                            (0xd5 | JTAG_20696_CR2)
#define RF3_20696_TEMPSENSE_CFG(rev)                            (0xd5 | JTAG_20696_CR3)
#define RFX_20696_TEMPSENSE_CFG(rev)                            (0xd5 | JTAG_20696_ALL)
#define RF_20696_TEMPSENSE_CFG_tempsense_swap_amp_SHIFT(rev)    2
#define RF_20696_TEMPSENSE_CFG_tempsense_swap_amp_MASK(rev)     0x4
#define RF_20696_TEMPSENSE_CFG_tempsense_sel_Vbe_Vbg_SHIFT(rev) 1
#define RF_20696_TEMPSENSE_CFG_tempsense_sel_Vbe_Vbg_MASK(rev)  0x2
#define RF_20696_TEMPSENSE_CFG_tempsense_pu_SHIFT(rev)          0
#define RF_20696_TEMPSENSE_CFG_tempsense_pu_MASK(rev)           0x1

/* Register RF_20696_VBAT_OVR1 */
#define RF0_20696_VBAT_OVR1(rev)                          (0xd6 | JTAG_20696_CR0)
#define RF1_20696_VBAT_OVR1(rev)                          (0xd6 | JTAG_20696_CR1)
#define RF2_20696_VBAT_OVR1(rev)                          (0xd6 | JTAG_20696_CR2)
#define RF3_20696_VBAT_OVR1(rev)                          (0xd6 | JTAG_20696_CR3)
#define RFX_20696_VBAT_OVR1(rev)                          (0xd6 | JTAG_20696_ALL)
#define RF_20696_VBAT_OVR1_ovr_vbat_monitor_pu_SHIFT(rev) 0
#define RF_20696_VBAT_OVR1_ovr_vbat_monitor_pu_MASK(rev)  0x1

/* Register RF_20696_SPARE_CFG13 */
#define RF0_20696_SPARE_CFG13(rev)               (0x100 | JTAG_20696_CR0)
#define RF1_20696_SPARE_CFG13(rev)               (0x100 | JTAG_20696_CR1)
#define RF2_20696_SPARE_CFG13(rev)               (0x100 | JTAG_20696_CR2)
#define RF3_20696_SPARE_CFG13(rev)               (0x100 | JTAG_20696_CR3)
#define RFX_20696_SPARE_CFG13(rev)               (0x100 | JTAG_20696_ALL)
#define RF_20696_SPARE_CFG13_spare_13_SHIFT(rev) 0
#define RF_20696_SPARE_CFG13_spare_13_MASK(rev)  0xffff

/* Register RF_20696_BG_REG13 */
#define RF0_20696_BG_REG13(rev)                              (0x1c1 | JTAG_20696_CR0)
#define RF1_20696_BG_REG13(rev)                              (0x1c1 | JTAG_20696_CR1)
#define RF2_20696_BG_REG13(rev)                              (0x1c1 | JTAG_20696_CR2)
#define RF3_20696_BG_REG13(rev)                              (0x1c1 | JTAG_20696_CR3)
#define RFX_20696_BG_REG13(rev)                              (0x1c1 | JTAG_20696_ALL)
#define RF_20696_BG_REG13_bg_ctat_uncal_mirror_pu_SHIFT(rev) 2
#define RF_20696_BG_REG13_bg_ctat_uncal_mirror_pu_MASK(rev)  0x4
#define RF_20696_BG_REG13_bg_ptat_cal_mirror_pu_SHIFT(rev)   1
#define RF_20696_BG_REG13_bg_ptat_cal_mirror_pu_MASK(rev)    0x2
#define RF_20696_BG_REG13_bg_ptat_uncal_mirror_pu_SHIFT(rev) 0
#define RF_20696_BG_REG13_bg_ptat_uncal_mirror_pu_MASK(rev)  0x1
#define RF_20696_BG_REG13_bg_ctat_cal_mirror_pu_SHIFT(rev)   3
#define RF_20696_BG_REG13_bg_ctat_cal_mirror_pu_MASK(rev)    0x8

/* Register RF_20696_BG_REG14 */
#define RF0_20696_BG_REG14(rev)                    (0x1c2 | JTAG_20696_CR0)
#define RF1_20696_BG_REG14(rev)                    (0x1c2 | JTAG_20696_CR1)
#define RF2_20696_BG_REG14(rev)                    (0x1c2 | JTAG_20696_CR2)
#define RF3_20696_BG_REG14(rev)                    (0x1c2 | JTAG_20696_CR3)
#define RFX_20696_BG_REG14(rev)                    (0x1c2 | JTAG_20696_ALL)
#define RF_20696_BG_REG14_bg_ctrl_spare_SHIFT(rev) 0
#define RF_20696_BG_REG14_bg_ctrl_spare_MASK(rev)  0xffff

/* Register RF_20696_TX2G_PAD_REG1 */
#define RF0_20696_TX2G_PAD_REG1(rev)                               (0x1c3 | JTAG_20696_CR0)
#define RF1_20696_TX2G_PAD_REG1(rev)                               (0x1c3 | JTAG_20696_CR1)
#define RF2_20696_TX2G_PAD_REG1(rev)                               (0x1c3 | JTAG_20696_CR2)
#define RF3_20696_TX2G_PAD_REG1(rev)                               (0x1c3 | JTAG_20696_CR3)
#define RFX_20696_TX2G_PAD_REG1(rev)                               (0x1c3 | JTAG_20696_ALL)
#define RF_20696_TX2G_PAD_REG1_tx2g_pad_idac_mirror_cas_SHIFT(rev) 2
#define RF_20696_TX2G_PAD_REG1_tx2g_pad_idac_mirror_cas_MASK(rev)  0x3c
#define RF_20696_TX2G_PAD_REG1_tx2g_pad_idac_gm_SHIFT(rev)         6
#define RF_20696_TX2G_PAD_REG1_tx2g_pad_idac_gm_MASK(rev)          0x7c0
#define RF_20696_TX2G_PAD_REG1_tx2g_pad_idac_cas_off_SHIFT(rev)    11
#define RF_20696_TX2G_PAD_REG1_tx2g_pad_idac_cas_off_MASK(rev)     0xf800

/* Register RF_20696_TX2G_MIX_REG2 */
#define RF0_20696_TX2G_MIX_REG2(rev)                           (0x1c4 | JTAG_20696_CR0)
#define RF1_20696_TX2G_MIX_REG2(rev)                           (0x1c4 | JTAG_20696_CR1)
#define RF2_20696_TX2G_MIX_REG2(rev)                           (0x1c4 | JTAG_20696_CR2)
#define RF3_20696_TX2G_MIX_REG2(rev)                           (0x1c4 | JTAG_20696_CR3)
#define RFX_20696_TX2G_MIX_REG2(rev)                           (0x1c4 | JTAG_20696_ALL)
#define RF_20696_TX2G_MIX_REG2_tx2g_mx_bias_cas_off_SHIFT(rev) 1
#define RF_20696_TX2G_MIX_REG2_tx2g_mx_bias_cas_off_MASK(rev)  0x2
#define RF_20696_TX2G_MIX_REG2_tx2g_mx_idac_bb_SHIFT(rev)      7
#define RF_20696_TX2G_MIX_REG2_tx2g_mx_idac_bb_MASK(rev)       0xf80
#define RF_20696_TX2G_MIX_REG2_tx2g_mx_idac_cas_SHIFT(rev)     2
#define RF_20696_TX2G_MIX_REG2_tx2g_mx_idac_cas_MASK(rev)      0x7c
#define RF_20696_TX2G_MIX_REG2_tx2g_mx_idac_tune_SHIFT(rev)    12
#define RF_20696_TX2G_MIX_REG2_tx2g_mx_idac_tune_MASK(rev)     0xf000

/* Register RF_20696_TX2G_PAD_REG2 */
#define RF0_20696_TX2G_PAD_REG2(rev)                                       (0x1c5 | JTAG_20696_CR0)
#define RF1_20696_TX2G_PAD_REG2(rev)                                       (0x1c5 | JTAG_20696_CR1)
#define RF2_20696_TX2G_PAD_REG2(rev)                                       (0x1c5 | JTAG_20696_CR2)
#define RF3_20696_TX2G_PAD_REG2(rev)                                       (0x1c5 | JTAG_20696_CR3)
#define RFX_20696_TX2G_PAD_REG2(rev)                                       (0x1c5 | JTAG_20696_ALL)
#define RF_20696_TX2G_PAD_REG2_tx2g_pad_idac_mirror_cas_replica_SHIFT(rev) 8
#define RF_20696_TX2G_PAD_REG2_tx2g_pad_idac_mirror_cas_replica_MASK(rev)  0xf00
#define RF_20696_TX2G_PAD_REG2_tx2g_pad_idac_mirror_cas_gm_SHIFT(rev)      12
#define RF_20696_TX2G_PAD_REG2_tx2g_pad_idac_mirror_cas_gm_MASK(rev)       0xf000
#define RF_20696_TX2G_PAD_REG2_tx2g_pad_idac_tune_SHIFT(rev)               4
#define RF_20696_TX2G_PAD_REG2_tx2g_pad_idac_tune_MASK(rev)                0xf0

/* Register RF_20696_TX2G_PAD_REG3 */
#define RF0_20696_TX2G_PAD_REG3(rev)                        (0x1c6 | JTAG_20696_CR0)
#define RF1_20696_TX2G_PAD_REG3(rev)                        (0x1c6 | JTAG_20696_CR1)
#define RF2_20696_TX2G_PAD_REG3(rev)                        (0x1c6 | JTAG_20696_CR2)
#define RF3_20696_TX2G_PAD_REG3(rev)                        (0x1c6 | JTAG_20696_CR3)
#define RFX_20696_TX2G_PAD_REG3(rev)                        (0x1c6 | JTAG_20696_ALL)
#define RF_20696_TX2G_PAD_REG3_pad2g_tune_SHIFT(rev)        7
#define RF_20696_TX2G_PAD_REG3_pad2g_tune_MASK(rev)         0x780
#define RF_20696_TX2G_PAD_REG3_tx2g_pad_idac_cas_SHIFT(rev) 11
#define RF_20696_TX2G_PAD_REG3_tx2g_pad_idac_cas_MASK(rev)  0xf800

/* Register RF_20696_TX2G_PAD_REG0 */
#define RF0_20696_TX2G_PAD_REG0(rev)                              (0x1c7 | JTAG_20696_CR0)
#define RF1_20696_TX2G_PAD_REG0(rev)                              (0x1c7 | JTAG_20696_CR1)
#define RF2_20696_TX2G_PAD_REG0(rev)                              (0x1c7 | JTAG_20696_CR2)
#define RF3_20696_TX2G_PAD_REG0(rev)                              (0x1c7 | JTAG_20696_CR3)
#define RFX_20696_TX2G_PAD_REG0(rev)                              (0x1c7 | JTAG_20696_ALL)
#define RF_20696_TX2G_PAD_REG0_tx2g_pad_bias_offset_en_SHIFT(rev) 13
#define RF_20696_TX2G_PAD_REG0_tx2g_pad_bias_offset_en_MASK(rev)  0x2000
#define RF_20696_TX2G_PAD_REG0_tx2g_pad_bias_reset_cas_SHIFT(rev) 9
#define RF_20696_TX2G_PAD_REG0_tx2g_pad_bias_reset_cas_MASK(rev)  0x200
#define RF_20696_TX2G_PAD_REG0_tx2g_pad_bias_cas_off_SHIFT(rev)   10
#define RF_20696_TX2G_PAD_REG0_tx2g_pad_bias_cas_off_MASK(rev)    0x400
#define RF_20696_TX2G_PAD_REG0_tx2g_pad_bias_reset_gm_SHIFT(rev)  11
#define RF_20696_TX2G_PAD_REG0_tx2g_pad_bias_reset_gm_MASK(rev)   0x800
#define RF_20696_TX2G_PAD_REG0_pad2g_pu_SHIFT(rev)                15
#define RF_20696_TX2G_PAD_REG0_pad2g_pu_MASK(rev)                 0x8000
#define RF_20696_TX2G_PAD_REG0_tx2g_bias_ntat_en_pad_SHIFT(rev)   12
#define RF_20696_TX2G_PAD_REG0_tx2g_bias_ntat_en_pad_MASK(rev)    0x1000
#define RF_20696_TX2G_PAD_REG0_pad2g_gpio_sw_pu_SHIFT(rev)        14
#define RF_20696_TX2G_PAD_REG0_pad2g_gpio_sw_pu_MASK(rev)         0x4000

/* Register RF_20696_RXADC_CAP1_STAT */
#define RF0_20696_RXADC_CAP1_STAT(rev)                         (0x1c8 | JTAG_20696_CR0)
#define RF1_20696_RXADC_CAP1_STAT(rev)                         (0x1c8 | JTAG_20696_CR1)
#define RF2_20696_RXADC_CAP1_STAT(rev)                         (0x1c8 | JTAG_20696_CR2)
#define RF3_20696_RXADC_CAP1_STAT(rev)                         (0x1c8 | JTAG_20696_CR3)
#define RFX_20696_RXADC_CAP1_STAT(rev)                         (0x1c8 | JTAG_20696_ALL)
#define RF_20696_RXADC_CAP1_STAT_o_coeff_cap1_adc_I_SHIFT(rev) 8
#define RF_20696_RXADC_CAP1_STAT_o_coeff_cap1_adc_I_MASK(rev)  0xff00
#define RF_20696_RXADC_CAP1_STAT_o_coeff_cap1_adc_Q_SHIFT(rev) 0
#define RF_20696_RXADC_CAP1_STAT_o_coeff_cap1_adc_Q_MASK(rev)  0xff

/* Register RF_20696_LOGEN_CORE_REG4 */
#define RF0_20696_LOGEN_CORE_REG4(rev)                          (0x1c9 | JTAG_20696_CR0)
#define RF1_20696_LOGEN_CORE_REG4(rev)                          (0x1c9 | JTAG_20696_CR1)
#define RF2_20696_LOGEN_CORE_REG4(rev)                          (0x1c9 | JTAG_20696_CR2)
#define RF3_20696_LOGEN_CORE_REG4(rev)                          (0x1c9 | JTAG_20696_CR3)
#define RFX_20696_LOGEN_CORE_REG4(rev)                          (0x1c9 | JTAG_20696_ALL)
#define RF_20696_LOGEN_CORE_REG4_logen_tx_rccr_tune_SHIFT(rev)  8
#define RF_20696_LOGEN_CORE_REG4_logen_tx_rccr_tune_MASK(rev)   0xf00
#define RF_20696_LOGEN_CORE_REG4_logen_div_txbuf_str_SHIFT(rev) 5
#define RF_20696_LOGEN_CORE_REG4_logen_div_txbuf_str_MASK(rev)  0xe0
#define RF_20696_LOGEN_CORE_REG4_logen_div_rxbuf_str_SHIFT(rev) 2
#define RF_20696_LOGEN_CORE_REG4_logen_div_rxbuf_str_MASK(rev)  0x1c
#define RF_20696_LOGEN_CORE_REG4_logen_rx_rccr_tune_SHIFT(rev)  12
#define RF_20696_LOGEN_CORE_REG4_logen_rx_rccr_tune_MASK(rev)   0xf000

/* Register RF_20696_TX5G_PA_PAD_GC_REG */
#define RF0_20696_TX5G_PA_PAD_GC_REG(rev)                        (0x1cb | JTAG_20696_CR0)
#define RF1_20696_TX5G_PA_PAD_GC_REG(rev)                        (0x1cb | JTAG_20696_CR1)
#define RF2_20696_TX5G_PA_PAD_GC_REG(rev)                        (0x1cb | JTAG_20696_CR2)
#define RF3_20696_TX5G_PA_PAD_GC_REG(rev)                        (0x1cb | JTAG_20696_CR3)
#define RFX_20696_TX5G_PA_PAD_GC_REG(rev)                        (0x1cb | JTAG_20696_ALL)
#define RF_20696_TX5G_PA_PAD_GC_REG_pad5g_gc_SHIFT(rev)          0
#define RF_20696_TX5G_PA_PAD_GC_REG_pad5g_gc_MASK(rev)           0xff
#define RF_20696_TX5G_PA_PAD_GC_REG_tx5g_pa_gain_ctrl_SHIFT(rev) 8
#define RF_20696_TX5G_PA_PAD_GC_REG_tx5g_pa_gain_ctrl_MASK(rev)  0xff00

/* Register RF_20696_RXADC_CONV_STAT_I */
#define RF0_20696_RXADC_CONV_STAT_I(rev)                          (0x1cc | JTAG_20696_CR0)
#define RF1_20696_RXADC_CONV_STAT_I(rev)                          (0x1cc | JTAG_20696_CR1)
#define RF2_20696_RXADC_CONV_STAT_I(rev)                          (0x1cc | JTAG_20696_CR2)
#define RF3_20696_RXADC_CONV_STAT_I(rev)                          (0x1cc | JTAG_20696_CR3)
#define RFX_20696_RXADC_CONV_STAT_I(rev)                          (0x1cc | JTAG_20696_ALL)
#define RF_20696_RXADC_CONV_STAT_I_o_conv_status_adc_I_SHIFT(rev) 0
#define RF_20696_RXADC_CONV_STAT_I_o_conv_status_adc_I_MASK(rev)  0xffff

/* Register RF_20696_TX5G_PAD_REG3 */
#define RF0_20696_TX5G_PAD_REG3(rev)                               (0x1cd | JTAG_20696_CR0)
#define RF1_20696_TX5G_PAD_REG3(rev)                               (0x1cd | JTAG_20696_CR1)
#define RF2_20696_TX5G_PAD_REG3(rev)                               (0x1cd | JTAG_20696_CR2)
#define RF3_20696_TX5G_PAD_REG3(rev)                               (0x1cd | JTAG_20696_CR3)
#define RFX_20696_TX5G_PAD_REG3(rev)                               (0x1cd | JTAG_20696_ALL)
#define RF_20696_TX5G_PAD_REG3_tx5g_pad_max_cas_bias_SHIFT(rev)    13
#define RF_20696_TX5G_PAD_REG3_tx5g_pad_max_cas_bias_MASK(rev)     0x2000
#define RF_20696_TX5G_PAD_REG3_pad5g_bias_filter_bypass_SHIFT(rev) 9
#define RF_20696_TX5G_PAD_REG3_pad5g_bias_filter_bypass_MASK(rev)  0x200
#define RF_20696_TX5G_PAD_REG3_pad5g_bias_filter_SHIFT(rev)        10
#define RF_20696_TX5G_PAD_REG3_pad5g_bias_filter_MASK(rev)         0xc00
#define RF_20696_TX5G_PAD_REG3_pad5g_tune_SHIFT(rev)               5
#define RF_20696_TX5G_PAD_REG3_pad5g_tune_MASK(rev)                0x1e0
#define RF_20696_TX5G_PAD_REG3_tx5g_pad_de_q_SHIFT(rev)            3
#define RF_20696_TX5G_PAD_REG3_tx5g_pad_de_q_MASK(rev)             0x18
#define RF_20696_TX5G_PAD_REG3_tx5g_pad_max_pmos_vbias_SHIFT(rev)  12
#define RF_20696_TX5G_PAD_REG3_tx5g_pad_max_pmos_vbias_MASK(rev)   0x1000
#define RF_20696_TX5G_PAD_REG3_tx5g_pad_vcas_monitor_sw_SHIFT(rev) 14
#define RF_20696_TX5G_PAD_REG3_tx5g_pad_vcas_monitor_sw_MASK(rev)  0xc000

/* Register RF_20696_TX5G_PAD_REG2 */
#define RF0_20696_TX5G_PAD_REG2(rev)                                       (0x1ce | JTAG_20696_CR0)
#define RF1_20696_TX5G_PAD_REG2(rev)                                       (0x1ce | JTAG_20696_CR1)
#define RF2_20696_TX5G_PAD_REG2(rev)                                       (0x1ce | JTAG_20696_CR2)
#define RF3_20696_TX5G_PAD_REG2(rev)                                       (0x1ce | JTAG_20696_CR3)
#define RFX_20696_TX5G_PAD_REG2(rev)                                       (0x1ce | JTAG_20696_ALL)
#define RF_20696_TX5G_PAD_REG2_tx5g_idac_pad_incap_compen_slope_SHIFT(rev) 7
#define RF_20696_TX5G_PAD_REG2_tx5g_idac_pad_incap_compen_slope_MASK(rev)  0x380
#define RF_20696_TX5G_PAD_REG2_tx5g_idac_pad_tuning_slope_SHIFT(rev)       1
#define RF_20696_TX5G_PAD_REG2_tx5g_idac_pad_tuning_slope_MASK(rev)        0x6
#define RF_20696_TX5G_PAD_REG2_tx5g_idac_pad_incap_compen_SHIFT(rev)       10
#define RF_20696_TX5G_PAD_REG2_tx5g_idac_pad_incap_compen_MASK(rev)        0xfc00
#define RF_20696_TX5G_PAD_REG2_tx5g_idac_pad_tuning_SHIFT(rev)             3
#define RF_20696_TX5G_PAD_REG2_tx5g_idac_pad_tuning_MASK(rev)              0x78

/* Register RF_20696_TX2G_MISC_CFG3 */
#define RF0_20696_TX2G_MISC_CFG3(rev)                  (0x1cf | JTAG_20696_CR0)
#define RF1_20696_TX2G_MISC_CFG3(rev)                  (0x1cf | JTAG_20696_CR1)
#define RF2_20696_TX2G_MISC_CFG3(rev)                  (0x1cf | JTAG_20696_CR2)
#define RF3_20696_TX2G_MISC_CFG3(rev)                  (0x1cf | JTAG_20696_CR3)
#define RFX_20696_TX2G_MISC_CFG3(rev)                  (0x1cf | JTAG_20696_ALL)
#define RF_20696_TX2G_MISC_CFG3_tx2g_spare6_SHIFT(rev) 0
#define RF_20696_TX2G_MISC_CFG3_tx2g_spare6_MASK(rev)  0xff
#define RF_20696_TX2G_MISC_CFG3_tx2g_spare7_SHIFT(rev) 8
#define RF_20696_TX2G_MISC_CFG3_tx2g_spare7_MASK(rev)  0xff00

/* Register RF_20696_LPF_REG13 */
#define RF0_20696_LPF_REG13(rev)                   (0x1d0 | JTAG_20696_CR0)
#define RF1_20696_LPF_REG13(rev)                   (0x1d0 | JTAG_20696_CR1)
#define RF2_20696_LPF_REG13(rev)                   (0x1d0 | JTAG_20696_CR2)
#define RF3_20696_LPF_REG13(rev)                   (0x1d0 | JTAG_20696_CR3)
#define RFX_20696_LPF_REG13(rev)                   (0x1d0 | JTAG_20696_ALL)
#define RF_20696_LPF_REG13_lpf_bq2_gain_SHIFT(rev) 12
#define RF_20696_LPF_REG13_lpf_bq2_gain_MASK(rev)  0xf000
#define RF_20696_LPF_REG13_lpf_bq2_bw_SHIFT(rev)   8
#define RF_20696_LPF_REG13_lpf_bq2_bw_MASK(rev)    0xf00

/* Register RF_20696_TIA_REG9 */
#define RF0_20696_TIA_REG9(rev)                   (0x1d1 | JTAG_20696_CR0)
#define RF1_20696_TIA_REG9(rev)                   (0x1d1 | JTAG_20696_CR1)
#define RF2_20696_TIA_REG9(rev)                   (0x1d1 | JTAG_20696_CR2)
#define RF3_20696_TIA_REG9(rev)                   (0x1d1 | JTAG_20696_CR3)
#define RFX_20696_TIA_REG9(rev)                   (0x1d1 | JTAG_20696_ALL)
#define RF_20696_TIA_REG9_tia_bq1_gain_SHIFT(rev) 12
#define RF_20696_TIA_REG9_tia_bq1_gain_MASK(rev)  0xf000
#define RF_20696_TIA_REG9_tia_bq1_bw_SHIFT(rev)   10
#define RF_20696_TIA_REG9_tia_bq1_bw_MASK(rev)    0xc00

/* Register RF_20696_TX5G_PA_REG3 */
#define RF0_20696_TX5G_PA_REG3(rev)                                (0x1d2 | JTAG_20696_CR0)
#define RF1_20696_TX5G_PA_REG3(rev)                                (0x1d2 | JTAG_20696_CR1)
#define RF2_20696_TX5G_PA_REG3(rev)                                (0x1d2 | JTAG_20696_CR2)
#define RF3_20696_TX5G_PA_REG3(rev)                                (0x1d2 | JTAG_20696_CR3)
#define RFX_20696_TX5G_PA_REG3(rev)                                (0x1d2 | JTAG_20696_ALL)
#define RF_20696_TX5G_PA_REG3_tx5g_idac_pa_tuning_SHIFT(rev)       12
#define RF_20696_TX5G_PA_REG3_tx5g_idac_pa_tuning_MASK(rev)        0xf000
#define RF_20696_TX5G_PA_REG3_tx5g_idac_pa_tuning_slope_SHIFT(rev) 10
#define RF_20696_TX5G_PA_REG3_tx5g_idac_pa_tuning_slope_MASK(rev)  0xc00

/* Register RF_20696_TX5G_MISC_CFG5 */
#define RF0_20696_TX5G_MISC_CFG5(rev)                  (0x1d3 | JTAG_20696_CR0)
#define RF1_20696_TX5G_MISC_CFG5(rev)                  (0x1d3 | JTAG_20696_CR1)
#define RF2_20696_TX5G_MISC_CFG5(rev)                  (0x1d3 | JTAG_20696_CR2)
#define RF3_20696_TX5G_MISC_CFG5(rev)                  (0x1d3 | JTAG_20696_CR3)
#define RFX_20696_TX5G_MISC_CFG5(rev)                  (0x1d3 | JTAG_20696_ALL)
#define RF_20696_TX5G_MISC_CFG5_tx5g_spare2_SHIFT(rev) 0
#define RF_20696_TX5G_MISC_CFG5_tx5g_spare2_MASK(rev)  0xff
#define RF_20696_TX5G_MISC_CFG5_tx5g_spare3_SHIFT(rev) 8
#define RF_20696_TX5G_MISC_CFG5_tx5g_spare3_MASK(rev)  0xff00

/* Register RF_20696_TX5G_MISC_CFG3 */
#define RF0_20696_TX5G_MISC_CFG3(rev)                  (0x1d4 | JTAG_20696_CR0)
#define RF1_20696_TX5G_MISC_CFG3(rev)                  (0x1d4 | JTAG_20696_CR1)
#define RF2_20696_TX5G_MISC_CFG3(rev)                  (0x1d4 | JTAG_20696_CR2)
#define RF3_20696_TX5G_MISC_CFG3(rev)                  (0x1d4 | JTAG_20696_CR3)
#define RFX_20696_TX5G_MISC_CFG3(rev)                  (0x1d4 | JTAG_20696_ALL)
#define RF_20696_TX5G_MISC_CFG3_tx5g_spare6_SHIFT(rev) 0
#define RF_20696_TX5G_MISC_CFG3_tx5g_spare6_MASK(rev)  0xff
#define RF_20696_TX5G_MISC_CFG3_tx5g_spare7_SHIFT(rev) 8
#define RF_20696_TX5G_MISC_CFG3_tx5g_spare7_MASK(rev)  0xff00

/* Register RF_20696_TX5G_MISC_CFG4 */
#define RF0_20696_TX5G_MISC_CFG4(rev)                  (0x1d5 | JTAG_20696_CR0)
#define RF1_20696_TX5G_MISC_CFG4(rev)                  (0x1d5 | JTAG_20696_CR1)
#define RF2_20696_TX5G_MISC_CFG4(rev)                  (0x1d5 | JTAG_20696_CR2)
#define RF3_20696_TX5G_MISC_CFG4(rev)                  (0x1d5 | JTAG_20696_CR3)
#define RFX_20696_TX5G_MISC_CFG4(rev)                  (0x1d5 | JTAG_20696_ALL)
#define RF_20696_TX5G_MISC_CFG4_tx5g_spare4_SHIFT(rev) 0
#define RF_20696_TX5G_MISC_CFG4_tx5g_spare4_MASK(rev)  0xff
#define RF_20696_TX5G_MISC_CFG4_tx5g_spare5_SHIFT(rev) 8
#define RF_20696_TX5G_MISC_CFG4_tx5g_spare5_MASK(rev)  0xff00

/* Register RF_20696_RXADC_CAP0_STAT */
#define RF0_20696_RXADC_CAP0_STAT(rev)                         (0x1d6 | JTAG_20696_CR0)
#define RF1_20696_RXADC_CAP0_STAT(rev)                         (0x1d6 | JTAG_20696_CR1)
#define RF2_20696_RXADC_CAP0_STAT(rev)                         (0x1d6 | JTAG_20696_CR2)
#define RF3_20696_RXADC_CAP0_STAT(rev)                         (0x1d6 | JTAG_20696_CR3)
#define RFX_20696_RXADC_CAP0_STAT(rev)                         (0x1d6 | JTAG_20696_ALL)
#define RF_20696_RXADC_CAP0_STAT_o_coeff_cap0_adc_I_SHIFT(rev) 8
#define RF_20696_RXADC_CAP0_STAT_o_coeff_cap0_adc_I_MASK(rev)  0xff00
#define RF_20696_RXADC_CAP0_STAT_o_coeff_cap0_adc_Q_SHIFT(rev) 0
#define RF_20696_RXADC_CAP0_STAT_o_coeff_cap0_adc_Q_MASK(rev)  0xff

/* Register RF_20696_TX5G_MIX_REG2 */
#define RF0_20696_TX5G_MIX_REG2(rev)                              (0x1d7 | JTAG_20696_CR0)
#define RF1_20696_TX5G_MIX_REG2(rev)                              (0x1d7 | JTAG_20696_CR1)
#define RF2_20696_TX5G_MIX_REG2(rev)                              (0x1d7 | JTAG_20696_CR2)
#define RF3_20696_TX5G_MIX_REG2(rev)                              (0x1d7 | JTAG_20696_CR3)
#define RFX_20696_TX5G_MIX_REG2(rev)                              (0x1d7 | JTAG_20696_ALL)
#define RF_20696_TX5G_MIX_REG2_tx5g_idac_mx_lodc_slope_SHIFT(rev) 8
#define RF_20696_TX5G_MIX_REG2_tx5g_idac_mx_lodc_slope_MASK(rev)  0x700
#define RF_20696_TX5G_MIX_REG2_mx5g_tune_SHIFT(rev)               4
#define RF_20696_TX5G_MIX_REG2_mx5g_tune_MASK(rev)                0xf0
#define RF_20696_TX5G_MIX_REG2_tx5g_idac_mx_lodc_SHIFT(rev)       11
#define RF_20696_TX5G_MIX_REG2_tx5g_idac_mx_lodc_MASK(rev)        0xf800

/* Register RF_20696_TX2G_PAD_GC_REG */
#define RF0_20696_TX2G_PAD_GC_REG(rev)               (0x1d8 | JTAG_20696_CR0)
#define RF1_20696_TX2G_PAD_GC_REG(rev)               (0x1d8 | JTAG_20696_CR1)
#define RF2_20696_TX2G_PAD_GC_REG(rev)               (0x1d8 | JTAG_20696_CR2)
#define RF3_20696_TX2G_PAD_GC_REG(rev)               (0x1d8 | JTAG_20696_CR3)
#define RFX_20696_TX2G_PAD_GC_REG(rev)               (0x1d8 | JTAG_20696_ALL)
#define RF_20696_TX2G_PAD_GC_REG_pad2g_gc_SHIFT(rev) 8
#define RF_20696_TX2G_PAD_GC_REG_pad2g_gc_MASK(rev)  0xff00

/* Register RF_20696_TX5G_MIX_GC_REG */
#define RF0_20696_TX5G_MIX_GC_REG(rev)                 (0x1d9 | JTAG_20696_CR0)
#define RF1_20696_TX5G_MIX_GC_REG(rev)                 (0x1d9 | JTAG_20696_CR1)
#define RF2_20696_TX5G_MIX_GC_REG(rev)                 (0x1d9 | JTAG_20696_CR2)
#define RF3_20696_TX5G_MIX_GC_REG(rev)                 (0x1d9 | JTAG_20696_CR3)
#define RFX_20696_TX5G_MIX_GC_REG(rev)                 (0x1d9 | JTAG_20696_ALL)
#define RF_20696_TX5G_MIX_GC_REG_tx5g_mx_gc_SHIFT(rev) 8
#define RF_20696_TX5G_MIX_GC_REG_tx5g_mx_gc_MASK(rev)  0xf00
#define RF_20696_TX5G_MIX_GC_REG_tx5g_gm_gc_SHIFT(rev) 12
#define RF_20696_TX5G_MIX_GC_REG_tx5g_gm_gc_MASK(rev)  0xf000

/* Register RF_20696_RXADC_CAP2_STAT */
#define RF0_20696_RXADC_CAP2_STAT(rev)                         (0x1da | JTAG_20696_CR0)
#define RF1_20696_RXADC_CAP2_STAT(rev)                         (0x1da | JTAG_20696_CR1)
#define RF2_20696_RXADC_CAP2_STAT(rev)                         (0x1da | JTAG_20696_CR2)
#define RF3_20696_RXADC_CAP2_STAT(rev)                         (0x1da | JTAG_20696_CR3)
#define RFX_20696_RXADC_CAP2_STAT(rev)                         (0x1da | JTAG_20696_ALL)
#define RF_20696_RXADC_CAP2_STAT_o_coeff_cap2_adc_I_SHIFT(rev) 8
#define RF_20696_RXADC_CAP2_STAT_o_coeff_cap2_adc_I_MASK(rev)  0xff00
#define RF_20696_RXADC_CAP2_STAT_o_coeff_cap2_adc_Q_SHIFT(rev) 0
#define RF_20696_RXADC_CAP2_STAT_o_coeff_cap2_adc_Q_MASK(rev)  0xff

/* Register RF_20696_TX5G_PAD_REG1 */
#define RF0_20696_TX5G_PAD_REG1(rev)                                  (0x1db | JTAG_20696_CR0)
#define RF1_20696_TX5G_PAD_REG1(rev)                                  (0x1db | JTAG_20696_CR1)
#define RF2_20696_TX5G_PAD_REG1(rev)                                  (0x1db | JTAG_20696_CR2)
#define RF3_20696_TX5G_PAD_REG1(rev)                                  (0x1db | JTAG_20696_CR3)
#define RFX_20696_TX5G_PAD_REG1(rev)                                  (0x1db | JTAG_20696_ALL)
#define RF_20696_TX5G_PAD_REG1_tx5g_idac_pad_main_SHIFT(rev)          11
#define RF_20696_TX5G_PAD_REG1_tx5g_idac_pad_main_MASK(rev)           0xf800
#define RF_20696_TX5G_PAD_REG1_tx5g_idac_pad_cas_bot_SHIFT(rev)       3
#define RF_20696_TX5G_PAD_REG1_tx5g_idac_pad_cas_bot_MASK(rev)        0xf8
#define RF_20696_TX5G_PAD_REG1_tx5g_idac_pad_main_slope_SHIFT(rev)    8
#define RF_20696_TX5G_PAD_REG1_tx5g_idac_pad_main_slope_MASK(rev)     0x700
#define RF_20696_TX5G_PAD_REG1_tx5g_idac_pad_cas_slope_bot_SHIFT(rev) 0
#define RF_20696_TX5G_PAD_REG1_tx5g_idac_pad_cas_slope_bot_MASK(rev)  0x7

/* Register RF_20696_TX2G_MIX_REG4 */
#define RF0_20696_TX2G_MIX_REG4(rev)                (0x1dc | JTAG_20696_CR0)
#define RF1_20696_TX2G_MIX_REG4(rev)                (0x1dc | JTAG_20696_CR1)
#define RF2_20696_TX2G_MIX_REG4(rev)                (0x1dc | JTAG_20696_CR2)
#define RF3_20696_TX2G_MIX_REG4(rev)                (0x1dc | JTAG_20696_CR3)
#define RFX_20696_TX2G_MIX_REG4(rev)                (0x1dc | JTAG_20696_ALL)
#define RF_20696_TX2G_MIX_REG4_mx2g_tune_SHIFT(rev) 12
#define RF_20696_TX2G_MIX_REG4_mx2g_tune_MASK(rev)  0xf000

/* Register RF_20696_TX2G_BIAS_REG0 */
#define RF0_20696_TX2G_BIAS_REG0(rev)                             (0x1dd | JTAG_20696_CR0)
#define RF1_20696_TX2G_BIAS_REG0(rev)                             (0x1dd | JTAG_20696_CR1)
#define RF2_20696_TX2G_BIAS_REG0(rev)                             (0x1dd | JTAG_20696_CR2)
#define RF3_20696_TX2G_BIAS_REG0(rev)                             (0x1dd | JTAG_20696_CR3)
#define RFX_20696_TX2G_BIAS_REG0(rev)                             (0x1dd | JTAG_20696_ALL)
#define RF_20696_TX2G_BIAS_REG0_tx2g_bias_slope_mx_lo_SHIFT(rev)  4
#define RF_20696_TX2G_BIAS_REG0_tx2g_bias_slope_mx_lo_MASK(rev)   0xf0
#define RF_20696_TX2G_BIAS_REG0_tx2g_bias_slope_mx_bb_SHIFT(rev)  12
#define RF_20696_TX2G_BIAS_REG0_tx2g_bias_slope_mx_bb_MASK(rev)   0xf000
#define RF_20696_TX2G_BIAS_REG0_tx2g_bias_slope_mx_cas_SHIFT(rev) 8
#define RF_20696_TX2G_BIAS_REG0_tx2g_bias_slope_mx_cas_MASK(rev)  0xf00

/* Register RF_20696_TX2G_MIX_REG1 */
#define RF0_20696_TX2G_MIX_REG1(rev)                                      (0x1de | JTAG_20696_CR0)
#define RF1_20696_TX2G_MIX_REG1(rev)                                      (0x1de | JTAG_20696_CR1)
#define RF2_20696_TX2G_MIX_REG1(rev)                                      (0x1de | JTAG_20696_CR2)
#define RF3_20696_TX2G_MIX_REG1(rev)                                      (0x1de | JTAG_20696_CR3)
#define RFX_20696_TX2G_MIX_REG1(rev)                                      (0x1de | JTAG_20696_ALL)
#define RF_20696_TX2G_MIX_REG1_tx2g_mx_idac_mirror_cas_SHIFT(rev)         11
#define RF_20696_TX2G_MIX_REG1_tx2g_mx_idac_mirror_cas_MASK(rev)          0xf800
#define RF_20696_TX2G_MIX_REG1_tx2g_mx_idac_mirror_cas_bb_SHIFT(rev)      6
#define RF_20696_TX2G_MIX_REG1_tx2g_mx_idac_mirror_cas_bb_MASK(rev)       0x7c0
#define RF_20696_TX2G_MIX_REG1_tx2g_mx_idac_mirror_cas_replica_SHIFT(rev) 1
#define RF_20696_TX2G_MIX_REG1_tx2g_mx_idac_mirror_cas_replica_MASK(rev)  0x3e

/* Register RF_20696_TX2G_MIX_REG0 */
#define RF0_20696_TX2G_MIX_REG0(rev)                              (0x1df | JTAG_20696_CR0)
#define RF1_20696_TX2G_MIX_REG0(rev)                              (0x1df | JTAG_20696_CR1)
#define RF2_20696_TX2G_MIX_REG0(rev)                              (0x1df | JTAG_20696_CR2)
#define RF3_20696_TX2G_MIX_REG0(rev)                              (0x1df | JTAG_20696_CR3)
#define RFX_20696_TX2G_MIX_REG0(rev)                              (0x1df | JTAG_20696_ALL)
#define RF_20696_TX2G_MIX_REG0_tx2g_mx_gm_offset_en_SHIFT(rev)    13
#define RF_20696_TX2G_MIX_REG0_tx2g_mx_gm_offset_en_MASK(rev)     0x2000
#define RF_20696_TX2G_MIX_REG0_tx2g_mx_bias_pu_SHIFT(rev)         15
#define RF_20696_TX2G_MIX_REG0_tx2g_mx_bias_pu_MASK(rev)          0x8000
#define RF_20696_TX2G_MIX_REG0_pa2g_tssi_ctrl_pu_SHIFT(rev)       6
#define RF_20696_TX2G_MIX_REG0_pa2g_tssi_ctrl_pu_MASK(rev)        0x40
#define RF_20696_TX2G_MIX_REG0_tx2g_mx_bias_reset_bbdc_SHIFT(rev) 9
#define RF_20696_TX2G_MIX_REG0_tx2g_mx_bias_reset_bbdc_MASK(rev)  0x200
#define RF_20696_TX2G_MIX_REG0_cal2g_pa_pu_SHIFT(rev)             7
#define RF_20696_TX2G_MIX_REG0_cal2g_pa_pu_MASK(rev)              0x80
#define RF_20696_TX2G_MIX_REG0_tx2g_mx_bias_reset_cas_SHIFT(rev)  11
#define RF_20696_TX2G_MIX_REG0_tx2g_mx_bias_reset_cas_MASK(rev)   0x800
#define RF_20696_TX2G_MIX_REG0_tx2g_mx_gpio_cas_en_SHIFT(rev)     14
#define RF_20696_TX2G_MIX_REG0_tx2g_mx_gpio_cas_en_MASK(rev)      0x4000
#define RF_20696_TX2G_MIX_REG0_tx2g_mx_bias_reset_lo_SHIFT(rev)   10
#define RF_20696_TX2G_MIX_REG0_tx2g_mx_bias_reset_lo_MASK(rev)    0x400
#define RF_20696_TX2G_MIX_REG0_tx2g_bias_pu_SHIFT(rev)            12
#define RF_20696_TX2G_MIX_REG0_tx2g_bias_pu_MASK(rev)             0x1000
#define RF_20696_TX2G_MIX_REG0_tx2g_bias_ntat_en_mx_SHIFT(rev)    8
#define RF_20696_TX2G_MIX_REG0_tx2g_bias_ntat_en_mx_MASK(rev)     0x100

/* Register RF_20696_TX2G_MIX_REG3 */
#define RF0_20696_TX2G_MIX_REG3(rev)                             (0x1e0 | JTAG_20696_CR0)
#define RF1_20696_TX2G_MIX_REG3(rev)                             (0x1e0 | JTAG_20696_CR1)
#define RF2_20696_TX2G_MIX_REG3(rev)                             (0x1e0 | JTAG_20696_CR2)
#define RF3_20696_TX2G_MIX_REG3(rev)                             (0x1e0 | JTAG_20696_CR3)
#define RFX_20696_TX2G_MIX_REG3(rev)                             (0x1e0 | JTAG_20696_ALL)
#define RF_20696_TX2G_MIX_REG3_tx2g_mx_idac_cas_off_SHIFT(rev)   11
#define RF_20696_TX2G_MIX_REG3_tx2g_mx_idac_cas_off_MASK(rev)    0xf800
#define RF_20696_TX2G_MIX_REG3_tx2g_mx_idac_lo_SHIFT(rev)        6
#define RF_20696_TX2G_MIX_REG3_tx2g_mx_idac_lo_MASK(rev)         0x7c0
#define RF_20696_TX2G_MIX_REG3_tx2g_mx_idac_mirror_lo_SHIFT(rev) 2
#define RF_20696_TX2G_MIX_REG3_tx2g_mx_idac_mirror_lo_MASK(rev)  0x3c

/* Register RF_20696_TX5G_PA_REG4 */
#define RF0_20696_TX5G_PA_REG4(rev)                                 (0x1e1 | JTAG_20696_CR0)
#define RF1_20696_TX5G_PA_REG4(rev)                                 (0x1e1 | JTAG_20696_CR1)
#define RF2_20696_TX5G_PA_REG4(rev)                                 (0x1e1 | JTAG_20696_CR2)
#define RF3_20696_TX5G_PA_REG4(rev)                                 (0x1e1 | JTAG_20696_CR3)
#define RFX_20696_TX5G_PA_REG4(rev)                                 (0x1e1 | JTAG_20696_ALL)
#define RF_20696_TX5G_PA_REG4_tx5g_pa_max_pmos_vbias_SHIFT(rev)     12
#define RF_20696_TX5G_PA_REG4_tx5g_pa_max_pmos_vbias_MASK(rev)      0x1000
#define RF_20696_TX5G_PA_REG4_tx5g_pa_bias_filter_SHIFT(rev)        10
#define RF_20696_TX5G_PA_REG4_tx5g_pa_bias_filter_MASK(rev)         0xc00
#define RF_20696_TX5G_PA_REG4_tx5g_pa_bias_filter_bypass_SHIFT(rev) 9
#define RF_20696_TX5G_PA_REG4_tx5g_pa_bias_filter_bypass_MASK(rev)  0x200
#define RF_20696_TX5G_PA_REG4_tx5g_pa_tune_SHIFT(rev)               5
#define RF_20696_TX5G_PA_REG4_tx5g_pa_tune_MASK(rev)                0x1e0
#define RF_20696_TX5G_PA_REG4_tx5g_pa_gpaio_seriessw_SHIFT(rev)     14
#define RF_20696_TX5G_PA_REG4_tx5g_pa_gpaio_seriessw_MASK(rev)      0xc000
#define RF_20696_TX5G_PA_REG4_tx5g_pa_max_cas_vbias_SHIFT(rev)      13
#define RF_20696_TX5G_PA_REG4_tx5g_pa_max_cas_vbias_MASK(rev)       0x2000

/* Register RF_20696_TX5G_MISC_CFG6 */
#define RF0_20696_TX5G_MISC_CFG6(rev)                  (0x1e2 | JTAG_20696_CR0)
#define RF1_20696_TX5G_MISC_CFG6(rev)                  (0x1e2 | JTAG_20696_CR1)
#define RF2_20696_TX5G_MISC_CFG6(rev)                  (0x1e2 | JTAG_20696_CR2)
#define RF3_20696_TX5G_MISC_CFG6(rev)                  (0x1e2 | JTAG_20696_CR3)
#define RFX_20696_TX5G_MISC_CFG6(rev)                  (0x1e2 | JTAG_20696_ALL)
#define RF_20696_TX5G_MISC_CFG6_tx5g_spare0_SHIFT(rev) 0
#define RF_20696_TX5G_MISC_CFG6_tx5g_spare0_MASK(rev)  0xff
#define RF_20696_TX5G_MISC_CFG6_tx5g_spare1_SHIFT(rev) 8
#define RF_20696_TX5G_MISC_CFG6_tx5g_spare1_MASK(rev)  0xff00

/* Register RF_20696_TX5G_PA_REG1 */
#define RF0_20696_TX5G_PA_REG1(rev)                              (0x1e3 | JTAG_20696_CR0)
#define RF1_20696_TX5G_PA_REG1(rev)                              (0x1e3 | JTAG_20696_CR1)
#define RF2_20696_TX5G_PA_REG1(rev)                              (0x1e3 | JTAG_20696_CR2)
#define RF3_20696_TX5G_PA_REG1(rev)                              (0x1e3 | JTAG_20696_CR3)
#define RFX_20696_TX5G_PA_REG1(rev)                              (0x1e3 | JTAG_20696_ALL)
#define RF_20696_TX5G_PA_REG1_tx5g_idac_pa_main_SHIFT(rev)       10
#define RF_20696_TX5G_PA_REG1_tx5g_idac_pa_main_MASK(rev)        0xfc00
#define RF_20696_TX5G_PA_REG1_tx5g_idac_pa_cas_SHIFT(rev)        0
#define RF_20696_TX5G_PA_REG1_tx5g_idac_pa_cas_MASK(rev)         0x3f
#define RF_20696_TX5G_PA_REG1_tx5g_idac_pa_main_slope_SHIFT(rev) 6
#define RF_20696_TX5G_PA_REG1_tx5g_idac_pa_main_slope_MASK(rev)  0x3c0

/* Register RF_20696_TX5G_PA_REG2 */
#define RF0_20696_TX5G_PA_REG2(rev)                                      (0x1e4 | JTAG_20696_CR0)
#define RF1_20696_TX5G_PA_REG2(rev)                                      (0x1e4 | JTAG_20696_CR1)
#define RF2_20696_TX5G_PA_REG2(rev)                                      (0x1e4 | JTAG_20696_CR2)
#define RF3_20696_TX5G_PA_REG2(rev)                                      (0x1e4 | JTAG_20696_CR3)
#define RFX_20696_TX5G_PA_REG2(rev)                                      (0x1e4 | JTAG_20696_ALL)
#define RF_20696_TX5G_PA_REG2_tx5g_idac_pa_incap_compen_slope_SHIFT(rev) 2
#define RF_20696_TX5G_PA_REG2_tx5g_idac_pa_incap_compen_slope_MASK(rev)  0x3c
#define RF_20696_TX5G_PA_REG2_tx5g_idac_pa_incap_compen_SHIFT(rev)       6
#define RF_20696_TX5G_PA_REG2_tx5g_idac_pa_incap_compen_MASK(rev)        0xfc0
#define RF_20696_TX5G_PA_REG2_tx5g_idac_pa_cas_slope_SHIFT(rev)          12
#define RF_20696_TX5G_PA_REG2_tx5g_idac_pa_cas_slope_MASK(rev)           0xf000

/* Register RF_20696_TX2G_MISC_CFG2 */
#define RF0_20696_TX2G_MISC_CFG2(rev)                  (0x1ea | JTAG_20696_CR0)
#define RF1_20696_TX2G_MISC_CFG2(rev)                  (0x1ea | JTAG_20696_CR1)
#define RF2_20696_TX2G_MISC_CFG2(rev)                  (0x1ea | JTAG_20696_CR2)
#define RF3_20696_TX2G_MISC_CFG2(rev)                  (0x1ea | JTAG_20696_CR3)
#define RFX_20696_TX2G_MISC_CFG2(rev)                  (0x1ea | JTAG_20696_ALL)
#define RF_20696_TX2G_MISC_CFG2_tx2g_spare8_SHIFT(rev) 0
#define RF_20696_TX2G_MISC_CFG2_tx2g_spare8_MASK(rev)  0xff
#define RF_20696_TX2G_MISC_CFG2_tx2g_spare9_SHIFT(rev) 8
#define RF_20696_TX2G_MISC_CFG2_tx2g_spare9_MASK(rev)  0xff00

/* Register RF_20696_TX5G_MISC_CFG2 */
#define RF0_20696_TX5G_MISC_CFG2(rev)                  (0x1eb | JTAG_20696_CR0)
#define RF1_20696_TX5G_MISC_CFG2(rev)                  (0x1eb | JTAG_20696_CR1)
#define RF2_20696_TX5G_MISC_CFG2(rev)                  (0x1eb | JTAG_20696_CR2)
#define RF3_20696_TX5G_MISC_CFG2(rev)                  (0x1eb | JTAG_20696_CR3)
#define RFX_20696_TX5G_MISC_CFG2(rev)                  (0x1eb | JTAG_20696_ALL)
#define RF_20696_TX5G_MISC_CFG2_tx5g_spare8_SHIFT(rev) 0
#define RF_20696_TX5G_MISC_CFG2_tx5g_spare8_MASK(rev)  0xff
#define RF_20696_TX5G_MISC_CFG2_tx5g_spare9_SHIFT(rev) 8
#define RF_20696_TX5G_MISC_CFG2_tx5g_spare9_MASK(rev)  0xff00

/* Register RF_20696_TX2G_MISC_CFG4 */
#define RF0_20696_TX2G_MISC_CFG4(rev)                  (0x1ec | JTAG_20696_CR0)
#define RF1_20696_TX2G_MISC_CFG4(rev)                  (0x1ec | JTAG_20696_CR1)
#define RF2_20696_TX2G_MISC_CFG4(rev)                  (0x1ec | JTAG_20696_CR2)
#define RF3_20696_TX2G_MISC_CFG4(rev)                  (0x1ec | JTAG_20696_CR3)
#define RFX_20696_TX2G_MISC_CFG4(rev)                  (0x1ec | JTAG_20696_ALL)
#define RF_20696_TX2G_MISC_CFG4_tx2g_spare4_SHIFT(rev) 0
#define RF_20696_TX2G_MISC_CFG4_tx2g_spare4_MASK(rev)  0xff
#define RF_20696_TX2G_MISC_CFG4_tx2g_spare5_SHIFT(rev) 8
#define RF_20696_TX2G_MISC_CFG4_tx2g_spare5_MASK(rev)  0xff00

/* Register RF_20696_TX2G_MISC_CFG5 */
#define RF0_20696_TX2G_MISC_CFG5(rev)                  (0x1ed | JTAG_20696_CR0)
#define RF1_20696_TX2G_MISC_CFG5(rev)                  (0x1ed | JTAG_20696_CR1)
#define RF2_20696_TX2G_MISC_CFG5(rev)                  (0x1ed | JTAG_20696_CR2)
#define RF3_20696_TX2G_MISC_CFG5(rev)                  (0x1ed | JTAG_20696_CR3)
#define RFX_20696_TX2G_MISC_CFG5(rev)                  (0x1ed | JTAG_20696_ALL)
#define RF_20696_TX2G_MISC_CFG5_tx2g_spare2_SHIFT(rev) 0
#define RF_20696_TX2G_MISC_CFG5_tx2g_spare2_MASK(rev)  0xff
#define RF_20696_TX2G_MISC_CFG5_tx2g_spare3_SHIFT(rev) 8
#define RF_20696_TX2G_MISC_CFG5_tx2g_spare3_MASK(rev)  0xff00

/* Register RF_20696_TX2G_MISC_CFG6 */
#define RF0_20696_TX2G_MISC_CFG6(rev)                  (0x1ee | JTAG_20696_CR0)
#define RF1_20696_TX2G_MISC_CFG6(rev)                  (0x1ee | JTAG_20696_CR1)
#define RF2_20696_TX2G_MISC_CFG6(rev)                  (0x1ee | JTAG_20696_CR2)
#define RF3_20696_TX2G_MISC_CFG6(rev)                  (0x1ee | JTAG_20696_CR3)
#define RFX_20696_TX2G_MISC_CFG6(rev)                  (0x1ee | JTAG_20696_ALL)
#define RF_20696_TX2G_MISC_CFG6_tx2g_spare0_SHIFT(rev) 0
#define RF_20696_TX2G_MISC_CFG6_tx2g_spare0_MASK(rev)  0xff
#define RF_20696_TX2G_MISC_CFG6_tx2g_spare1_SHIFT(rev) 8
#define RF_20696_TX2G_MISC_CFG6_tx2g_spare1_MASK(rev)  0xff00

/* Register RF_20696_LOGEN_CORE_REG0 */
#define RF0_20696_LOGEN_CORE_REG0(rev)                                    (0x1f1 | JTAG_20696_CR0)
#define RF1_20696_LOGEN_CORE_REG0(rev)                                    (0x1f1 | JTAG_20696_CR1)
#define RF2_20696_LOGEN_CORE_REG0(rev)                                    (0x1f1 | JTAG_20696_CR2)
#define RF3_20696_LOGEN_CORE_REG0(rev)                                    (0x1f1 | JTAG_20696_CR3)
#define RFX_20696_LOGEN_CORE_REG0(rev)                                    (0x1f1 | JTAG_20696_ALL)
#define RF_20696_LOGEN_CORE_REG0_logen_tx_rccr_pu_SHIFT(rev)              12
#define RF_20696_LOGEN_CORE_REG0_logen_tx_rccr_pu_MASK(rev)               0x1000
#define RF_20696_LOGEN_CORE_REG0_logen_gm_pu_SHIFT(rev)                   14
#define RF_20696_LOGEN_CORE_REG0_logen_gm_pu_MASK(rev)                    0x4000
#define RF_20696_LOGEN_CORE_REG0_logen_div2_pu_SHIFT(rev)                 8
#define RF_20696_LOGEN_CORE_REG0_logen_div2_pu_MASK(rev)                  0x100
#define RF_20696_LOGEN_CORE_REG0_logen_bias_pu_SHIFT(rev)                 13
#define RF_20696_LOGEN_CORE_REG0_logen_bias_pu_MASK(rev)                  0x2000
#define RF_20696_LOGEN_CORE_REG0_logen_5g_rx_rccr_iqbias_short_SHIFT(rev) 6
#define RF_20696_LOGEN_CORE_REG0_logen_5g_rx_rccr_iqbias_short_MASK(rev)  0x40
#define RF_20696_LOGEN_CORE_REG0_logen_rx_rccr_pu_SHIFT(rev)              11
#define RF_20696_LOGEN_CORE_REG0_logen_rx_rccr_pu_MASK(rev)               0x800
#define RF_20696_LOGEN_CORE_REG0_logen_tx5g_reset_SHIFT(rev)              4
#define RF_20696_LOGEN_CORE_REG0_logen_tx5g_reset_MASK(rev)               0x10
#define RF_20696_LOGEN_CORE_REG0_logen_core_bias_reset_SHIFT(rev)         7
#define RF_20696_LOGEN_CORE_REG0_logen_core_bias_reset_MASK(rev)          0x80
#define RF_20696_LOGEN_CORE_REG0_logen_lc_pu_SHIFT(rev)                   15
#define RF_20696_LOGEN_CORE_REG0_logen_lc_pu_MASK(rev)                    0x8000
#define RF_20696_LOGEN_CORE_REG0_logen_div2_txbuf_pu_SHIFT(rev)           10
#define RF_20696_LOGEN_CORE_REG0_logen_div2_txbuf_pu_MASK(rev)            0x400
#define RF_20696_LOGEN_CORE_REG0_logen_div2_rxbuf_pu_SHIFT(rev)           9
#define RF_20696_LOGEN_CORE_REG0_logen_div2_rxbuf_pu_MASK(rev)            0x200
#define RF_20696_LOGEN_CORE_REG0_logen_5g_tx_rccr_iqbias_short_SHIFT(rev) 5
#define RF_20696_LOGEN_CORE_REG0_logen_5g_tx_rccr_iqbias_short_MASK(rev)  0x20
#define RF_20696_LOGEN_CORE_REG0_logen_rx5g_reset_SHIFT(rev)              3
#define RF_20696_LOGEN_CORE_REG0_logen_rx5g_reset_MASK(rev)               0x8

/* Register RF_20696_LOGEN_CORE_REG1 */
#define RF0_20696_LOGEN_CORE_REG1(rev)                               (0x1f2 | JTAG_20696_CR0)
#define RF1_20696_LOGEN_CORE_REG1(rev)                               (0x1f2 | JTAG_20696_CR1)
#define RF2_20696_LOGEN_CORE_REG1(rev)                               (0x1f2 | JTAG_20696_CR2)
#define RF3_20696_LOGEN_CORE_REG1(rev)                               (0x1f2 | JTAG_20696_CR3)
#define RFX_20696_LOGEN_CORE_REG1(rev)                               (0x1f2 | JTAG_20696_ALL)
#define RF_20696_LOGEN_CORE_REG1_logen_2g_tx_pdet_en_SHIFT(rev)      13
#define RF_20696_LOGEN_CORE_REG1_logen_2g_tx_pdet_en_MASK(rev)       0x6000
#define RF_20696_LOGEN_CORE_REG1_logen_pdet_en_SHIFT(rev)            15
#define RF_20696_LOGEN_CORE_REG1_logen_pdet_en_MASK(rev)             0x8000
#define RF_20696_LOGEN_CORE_REG1_logen_5g_rx_rccr_pdet_en_SHIFT(rev) 7
#define RF_20696_LOGEN_CORE_REG1_logen_5g_rx_rccr_pdet_en_MASK(rev)  0x180
#define RF_20696_LOGEN_CORE_REG1_logen_2g_rx_pdet_en_SHIFT(rev)      11
#define RF_20696_LOGEN_CORE_REG1_logen_2g_rx_pdet_en_MASK(rev)       0x1800
#define RF_20696_LOGEN_CORE_REG1_logen_5g_tx_rccr_pdet_en_SHIFT(rev) 9
#define RF_20696_LOGEN_CORE_REG1_logen_5g_tx_rccr_pdet_en_MASK(rev)  0x600

/* Register RF_20696_LOGEN_CORE_REG2 */
#define RF0_20696_LOGEN_CORE_REG2(rev)                            (0x1f3 | JTAG_20696_CR0)
#define RF1_20696_LOGEN_CORE_REG2(rev)                            (0x1f3 | JTAG_20696_CR1)
#define RF2_20696_LOGEN_CORE_REG2(rev)                            (0x1f3 | JTAG_20696_CR2)
#define RF3_20696_LOGEN_CORE_REG2(rev)                            (0x1f3 | JTAG_20696_CR3)
#define RFX_20696_LOGEN_CORE_REG2(rev)                            (0x1f3 | JTAG_20696_ALL)
#define RF_20696_LOGEN_CORE_REG2_logen_spare0_idac52u_SHIFT(rev)  7
#define RF_20696_LOGEN_CORE_REG2_logen_spare0_idac52u_MASK(rev)   0x380
#define RF_20696_LOGEN_CORE_REG2_logen_rx_rccr_idac26u_SHIFT(rev) 13
#define RF_20696_LOGEN_CORE_REG2_logen_rx_rccr_idac26u_MASK(rev)  0xe000
#define RF_20696_LOGEN_CORE_REG2_logen_spare1_idac26u_SHIFT(rev)  4
#define RF_20696_LOGEN_CORE_REG2_logen_spare1_idac26u_MASK(rev)   0x70
#define RF_20696_LOGEN_CORE_REG2_logen_spare2_idac52u_SHIFT(rev)  1
#define RF_20696_LOGEN_CORE_REG2_logen_spare2_idac52u_MASK(rev)   0xe
#define RF_20696_LOGEN_CORE_REG2_logen_tx_rccr_idac26u_SHIFT(rev) 10
#define RF_20696_LOGEN_CORE_REG2_logen_tx_rccr_idac26u_MASK(rev)  0x1c00

/* Register RF_20696_LOGEN_CORE_REG3 */
#define RF0_20696_LOGEN_CORE_REG3(rev)                           (0x1f4 | JTAG_20696_CR0)
#define RF1_20696_LOGEN_CORE_REG3(rev)                           (0x1f4 | JTAG_20696_CR1)
#define RF2_20696_LOGEN_CORE_REG3(rev)                           (0x1f4 | JTAG_20696_CR2)
#define RF3_20696_LOGEN_CORE_REG3(rev)                           (0x1f4 | JTAG_20696_CR3)
#define RFX_20696_LOGEN_CORE_REG3(rev)                           (0x1f4 | JTAG_20696_ALL)
#define RF_20696_LOGEN_CORE_REG3_logen_gm_idac104u_SHIFT(rev)    7
#define RF_20696_LOGEN_CORE_REG3_logen_gm_idac104u_MASK(rev)     0x380
#define RF_20696_LOGEN_CORE_REG3_logen_lc_ctune_SHIFT(rev)       0
#define RF_20696_LOGEN_CORE_REG3_logen_lc_ctune_MASK(rev)        0xf
#define RF_20696_LOGEN_CORE_REG3_logen_bias_ptat_SHIFT(rev)      10
#define RF_20696_LOGEN_CORE_REG3_logen_bias_ptat_MASK(rev)       0x1c00
#define RF_20696_LOGEN_CORE_REG3_logen_spare0_idac26u_SHIFT(rev) 4
#define RF_20696_LOGEN_CORE_REG3_logen_spare0_idac26u_MASK(rev)  0x70
#define RF_20696_LOGEN_CORE_REG3_logen_lc_idac52u_SHIFT(rev)     13
#define RF_20696_LOGEN_CORE_REG3_logen_lc_idac52u_MASK(rev)      0xe000

/* Register RF_20696_AFEDIV_REG0 */
#define RF0_20696_AFEDIV_REG0(rev)                              (0x1f5 | JTAG_20696_CR0)
#define RF1_20696_AFEDIV_REG0(rev)                              (0x1f5 | JTAG_20696_CR1)
#define RF2_20696_AFEDIV_REG0(rev)                              (0x1f5 | JTAG_20696_CR2)
#define RF3_20696_AFEDIV_REG0(rev)                              (0x1f5 | JTAG_20696_CR3)
#define RFX_20696_AFEDIV_REG0(rev)                              (0x1f5 | JTAG_20696_ALL)
#define RF_20696_AFEDIV_REG0_afediv_adc_div_pu_SHIFT(rev)       12
#define RF_20696_AFEDIV_REG0_afediv_adc_div_pu_MASK(rev)        0x1000
#define RF_20696_AFEDIV_REG0_afediv_dac_div_pu_SHIFT(rev)       11
#define RF_20696_AFEDIV_REG0_afediv_dac_div_pu_MASK(rev)        0x800
#define RF_20696_AFEDIV_REG0_afediv_dac_div_reset_SHIFT(rev)    7
#define RF_20696_AFEDIV_REG0_afediv_dac_div_reset_MASK(rev)     0x80
#define RF_20696_AFEDIV_REG0_afediv_dac_bypass_reset_SHIFT(rev) 9
#define RF_20696_AFEDIV_REG0_afediv_dac_bypass_reset_MASK(rev)  0x200
#define RF_20696_AFEDIV_REG0_afediv_outbuf_adc_pu_SHIFT(rev)    14
#define RF_20696_AFEDIV_REG0_afediv_outbuf_adc_pu_MASK(rev)     0x4000
#define RF_20696_AFEDIV_REG0_afediv_sel_common_SHIFT(rev)       6
#define RF_20696_AFEDIV_REG0_afediv_sel_common_MASK(rev)        0x40
#define RF_20696_AFEDIV_REG0_afediv_inbuf_pu_SHIFT(rev)         15
#define RF_20696_AFEDIV_REG0_afediv_inbuf_pu_MASK(rev)          0x8000
#define RF_20696_AFEDIV_REG0_afediv_outbuf_dac_pu_SHIFT(rev)    13
#define RF_20696_AFEDIV_REG0_afediv_outbuf_dac_pu_MASK(rev)     0x2000
#define RF_20696_AFEDIV_REG0_afediv_adc_bypass_reset_SHIFT(rev) 10
#define RF_20696_AFEDIV_REG0_afediv_adc_bypass_reset_MASK(rev)  0x400
#define RF_20696_AFEDIV_REG0_afediv_adc_div_reset_SHIFT(rev)    8
#define RF_20696_AFEDIV_REG0_afediv_adc_div_reset_MASK(rev)     0x100

/* Register RF_20696_LOGEN_CORE_OVR0 */
#define RF0_20696_LOGEN_CORE_OVR0(rev)                              (0x1f6 | JTAG_20696_CR0)
#define RF1_20696_LOGEN_CORE_OVR0(rev)                              (0x1f6 | JTAG_20696_CR1)
#define RF2_20696_LOGEN_CORE_OVR0(rev)                              (0x1f6 | JTAG_20696_CR2)
#define RF3_20696_LOGEN_CORE_OVR0(rev)                              (0x1f6 | JTAG_20696_CR3)
#define RFX_20696_LOGEN_CORE_OVR0(rev)                              (0x1f6 | JTAG_20696_ALL)
#define RF_20696_LOGEN_CORE_OVR0_ovr_logen_div2_txbuf_pu_SHIFT(rev) 11
#define RF_20696_LOGEN_CORE_OVR0_ovr_logen_div2_txbuf_pu_MASK(rev)  0x800
#define RF_20696_LOGEN_CORE_OVR0_ovr_logen_rx_rccr_pu_SHIFT(rev)    12
#define RF_20696_LOGEN_CORE_OVR0_ovr_logen_rx_rccr_pu_MASK(rev)     0x1000
#define RF_20696_LOGEN_CORE_OVR0_ovr_logen_div2_rxbuf_pu_SHIFT(rev) 10
#define RF_20696_LOGEN_CORE_OVR0_ovr_logen_div2_rxbuf_pu_MASK(rev)  0x400
#define RF_20696_LOGEN_CORE_OVR0_ovr_logen_tx5g_reset_SHIFT(rev)    15
#define RF_20696_LOGEN_CORE_OVR0_ovr_logen_tx5g_reset_MASK(rev)     0x8000
#define RF_20696_LOGEN_CORE_OVR0_ovr_logen_rx5g_reset_SHIFT(rev)    14
#define RF_20696_LOGEN_CORE_OVR0_ovr_logen_rx5g_reset_MASK(rev)     0x4000
#define RF_20696_LOGEN_CORE_OVR0_ovr_logen_tx_rccr_pu_SHIFT(rev)    13
#define RF_20696_LOGEN_CORE_OVR0_ovr_logen_tx_rccr_pu_MASK(rev)     0x2000

/* Register RF_20696_RXADC_CONV_STAT_Q */
#define RF0_20696_RXADC_CONV_STAT_Q(rev)                          (0x1f7 | JTAG_20696_CR0)
#define RF1_20696_RXADC_CONV_STAT_Q(rev)                          (0x1f7 | JTAG_20696_CR1)
#define RF2_20696_RXADC_CONV_STAT_Q(rev)                          (0x1f7 | JTAG_20696_CR2)
#define RF3_20696_RXADC_CONV_STAT_Q(rev)                          (0x1f7 | JTAG_20696_CR3)
#define RFX_20696_RXADC_CONV_STAT_Q(rev)                          (0x1f7 | JTAG_20696_ALL)
#define RF_20696_RXADC_CONV_STAT_Q_o_conv_status_adc_Q_SHIFT(rev) 0
#define RF_20696_RXADC_CONV_STAT_Q_o_conv_status_adc_Q_MASK(rev)  0xffff

/* Register RF_20696_BG_OVR2 */
#define RF0_20696_BG_OVR2(rev)                                  (0x1f8 | JTAG_20696_CR0)
#define RF1_20696_BG_OVR2(rev)                                  (0x1f8 | JTAG_20696_CR1)
#define RF2_20696_BG_OVR2(rev)                                  (0x1f8 | JTAG_20696_CR2)
#define RF3_20696_BG_OVR2(rev)                                  (0x1f8 | JTAG_20696_CR3)
#define RFX_20696_BG_OVR2(rev)                                  (0x1f8 | JTAG_20696_ALL)
#define RF_20696_BG_OVR2_ovr_bg_ctat_uncal_mirror_pu_SHIFT(rev) 2
#define RF_20696_BG_OVR2_ovr_bg_ctat_uncal_mirror_pu_MASK(rev)  0x4
#define RF_20696_BG_OVR2_ovr_bg_ptat_cal_mirror_pu_SHIFT(rev)   1
#define RF_20696_BG_OVR2_ovr_bg_ptat_cal_mirror_pu_MASK(rev)    0x2
#define RF_20696_BG_OVR2_ovr_bg_ctat_cal_mirror_pu_SHIFT(rev)   3
#define RF_20696_BG_OVR2_ovr_bg_ctat_cal_mirror_pu_MASK(rev)    0x8
#define RF_20696_BG_OVR2_ovr_bg_ptat_uncal_mirror_pu_SHIFT(rev) 0
#define RF_20696_BG_OVR2_ovr_bg_ptat_uncal_mirror_pu_MASK(rev)  0x1

/* Register RF_20696_TX2G_MIX_GC_REG */
#define RF0_20696_TX2G_MIX_GC_REG(rev)                        (0x1f9 | JTAG_20696_CR0)
#define RF1_20696_TX2G_MIX_GC_REG(rev)                        (0x1f9 | JTAG_20696_CR1)
#define RF2_20696_TX2G_MIX_GC_REG(rev)                        (0x1f9 | JTAG_20696_CR2)
#define RF3_20696_TX2G_MIX_GC_REG(rev)                        (0x1f9 | JTAG_20696_CR3)
#define RFX_20696_TX2G_MIX_GC_REG(rev)                        (0x1f9 | JTAG_20696_ALL)
#define RF_20696_TX2G_MIX_GC_REG_tx2g_mx_gc_cas_SHIFT(rev)    4
#define RF_20696_TX2G_MIX_GC_REG_tx2g_mx_gc_cas_MASK(rev)     0x3f0
#define RF_20696_TX2G_MIX_GC_REG_tx2g_mx_gc_SHIFT(rev)        12
#define RF_20696_TX2G_MIX_GC_REG_tx2g_mx_gc_MASK(rev)         0xf000
#define RF_20696_TX2G_MIX_GC_REG_tx2g_mx_gc_branch_SHIFT(rev) 10
#define RF_20696_TX2G_MIX_GC_REG_tx2g_mx_gc_branch_MASK(rev)  0xc00

/* Register RF_20696_TX5G_PA_PAD_REG0 */
#define RF0_20696_TX5G_PA_PAD_REG0(rev)                           (0x1fa | JTAG_20696_CR0)
#define RF1_20696_TX5G_PA_PAD_REG0(rev)                           (0x1fa | JTAG_20696_CR1)
#define RF2_20696_TX5G_PA_PAD_REG0(rev)                           (0x1fa | JTAG_20696_CR2)
#define RF3_20696_TX5G_PA_PAD_REG0(rev)                           (0x1fa | JTAG_20696_CR3)
#define RFX_20696_TX5G_PA_PAD_REG0(rev)                           (0x1fa | JTAG_20696_ALL)
#define RF_20696_TX5G_PA_PAD_REG0_tx5g_pa_bias_pu_SHIFT(rev)      12
#define RF_20696_TX5G_PA_PAD_REG0_tx5g_pa_bias_pu_MASK(rev)       0x1000
#define RF_20696_TX5G_PA_PAD_REG0_tx5g_pa_pu_SHIFT(rev)           14
#define RF_20696_TX5G_PA_PAD_REG0_tx5g_pa_pu_MASK(rev)            0x4000
#define RF_20696_TX5G_PA_PAD_REG0_tx5g_pa_bias_cas_pu_SHIFT(rev)  13
#define RF_20696_TX5G_PA_PAD_REG0_tx5g_pa_bias_cas_pu_MASK(rev)   0x2000
#define RF_20696_TX5G_PA_PAD_REG0_tx5g_pad_pu_SHIFT(rev)          15
#define RF_20696_TX5G_PA_PAD_REG0_tx5g_pad_pu_MASK(rev)           0x8000
#define RF_20696_TX5G_PA_PAD_REG0_tx5g_pad_bias_cas_pu_SHIFT(rev) 11
#define RF_20696_TX5G_PA_PAD_REG0_tx5g_pad_bias_cas_pu_MASK(rev)  0x800
#define RF_20696_TX5G_PA_PAD_REG0_tx5g_pad_bias_pu_SHIFT(rev)     10
#define RF_20696_TX5G_PA_PAD_REG0_tx5g_pad_bias_pu_MASK(rev)      0x400

/* Register RF_20696_TXDAC_REG3 */
#define RF0_20696_TXDAC_REG3(rev)                                    (0x1fb | JTAG_20696_CR0)
#define RF1_20696_TXDAC_REG3(rev)                                    (0x1fb | JTAG_20696_CR1)
#define RF2_20696_TXDAC_REG3(rev)                                    (0x1fb | JTAG_20696_CR2)
#define RF3_20696_TXDAC_REG3(rev)                                    (0x1fb | JTAG_20696_CR3)
#define RFX_20696_TXDAC_REG3(rev)                                    (0x1fb | JTAG_20696_ALL)
#define RF_20696_TXDAC_REG3_i_config_IQDACbuf_2g_cmref_en_SHIFT(rev) 15
#define RF_20696_TXDAC_REG3_i_config_IQDACbuf_2g_cmref_en_MASK(rev)  0x8000

/* Register RF_20696_TX5G_MIX_REG0 */
#define RF0_20696_TX5G_MIX_REG0(rev)                              (0x1fc | JTAG_20696_CR0)
#define RF1_20696_TX5G_MIX_REG0(rev)                              (0x1fc | JTAG_20696_CR1)
#define RF2_20696_TX5G_MIX_REG0(rev)                              (0x1fc | JTAG_20696_CR2)
#define RF3_20696_TX5G_MIX_REG0(rev)                              (0x1fc | JTAG_20696_CR3)
#define RFX_20696_TX5G_MIX_REG0(rev)                              (0x1fc | JTAG_20696_ALL)
#define RF_20696_TX5G_MIX_REG0_tx5g_mx_bias_reset_lo_SHIFT(rev)   2
#define RF_20696_TX5G_MIX_REG0_tx5g_mx_bias_reset_lo_MASK(rev)    0x4
#define RF_20696_TX5G_MIX_REG0_cal5g_pa_pu_SHIFT(rev)             7
#define RF_20696_TX5G_MIX_REG0_cal5g_pa_pu_MASK(rev)              0x80
#define RF_20696_TX5G_MIX_REG0_tx5g_mx_bias_src_pu_SHIFT(rev)     14
#define RF_20696_TX5G_MIX_REG0_tx5g_mx_bias_src_pu_MASK(rev)      0x4000
#define RF_20696_TX5G_MIX_REG0_tx5g_mx_amp_det_pu_SHIFT(rev)      13
#define RF_20696_TX5G_MIX_REG0_tx5g_mx_amp_det_pu_MASK(rev)       0x2000
#define RF_20696_TX5G_MIX_REG0_tx5g_pad_bias_reset_SHIFT(rev)     4
#define RF_20696_TX5G_MIX_REG0_tx5g_pad_bias_reset_MASK(rev)      0x10
#define RF_20696_TX5G_MIX_REG0_tx5g_mx_bias_reset_bbdc_SHIFT(rev) 0
#define RF_20696_TX5G_MIX_REG0_tx5g_mx_bias_reset_bbdc_MASK(rev)  0x1
#define RF_20696_TX5G_MIX_REG0_tx5g_pa_bias_reset_SHIFT(rev)      3
#define RF_20696_TX5G_MIX_REG0_tx5g_pa_bias_reset_MASK(rev)       0x8
#define RF_20696_TX5G_MIX_REG0_tx_bias_pu_SHIFT(rev)              5
#define RF_20696_TX5G_MIX_REG0_tx_bias_pu_MASK(rev)               0x20
#define RF_20696_TX5G_MIX_REG0_pa5g_tssi_ctrl_pu_SHIFT(rev)       6
#define RF_20696_TX5G_MIX_REG0_pa5g_tssi_ctrl_pu_MASK(rev)        0x40
#define RF_20696_TX5G_MIX_REG0_tx5g_mx_bias_pu_SHIFT(rev)         15
#define RF_20696_TX5G_MIX_REG0_tx5g_mx_bias_pu_MASK(rev)          0x8000

/* Register RF_20696_TX2G_BIAS_REG1 */
#define RF0_20696_TX2G_BIAS_REG1(rev)                              (0x1fd | JTAG_20696_CR0)
#define RF1_20696_TX2G_BIAS_REG1(rev)                              (0x1fd | JTAG_20696_CR1)
#define RF2_20696_TX2G_BIAS_REG1(rev)                              (0x1fd | JTAG_20696_CR2)
#define RF3_20696_TX2G_BIAS_REG1(rev)                              (0x1fd | JTAG_20696_CR3)
#define RFX_20696_TX2G_BIAS_REG1(rev)                              (0x1fd | JTAG_20696_ALL)
#define RF_20696_TX2G_BIAS_REG1_tx2g_bias_slope_pad_gm_SHIFT(rev)  12
#define RF_20696_TX2G_BIAS_REG1_tx2g_bias_slope_pad_gm_MASK(rev)   0xf000
#define RF_20696_TX2G_BIAS_REG1_tx2g_bias_slope_pad_cas_SHIFT(rev) 8
#define RF_20696_TX2G_BIAS_REG1_tx2g_bias_slope_pad_cas_MASK(rev)  0xf00

/* Register RF_20696_TX5G_MIX_REG1 */
#define RF0_20696_TX5G_MIX_REG1(rev)                                  (0x1ff | JTAG_20696_CR0)
#define RF1_20696_TX5G_MIX_REG1(rev)                                  (0x1ff | JTAG_20696_CR1)
#define RF2_20696_TX5G_MIX_REG1(rev)                                  (0x1ff | JTAG_20696_CR2)
#define RF3_20696_TX5G_MIX_REG1(rev)                                  (0x1ff | JTAG_20696_CR3)
#define RFX_20696_TX5G_MIX_REG1(rev)                                  (0x1ff | JTAG_20696_ALL)
#define RF_20696_TX5G_MIX_REG1_tx5g_idac_mx5g_tuning_SHIFT(rev)       12
#define RF_20696_TX5G_MIX_REG1_tx5g_idac_mx5g_tuning_MASK(rev)        0xf000
#define RF_20696_TX5G_MIX_REG1_tx5g_idac_mx_bbdc_SHIFT(rev)           5
#define RF_20696_TX5G_MIX_REG1_tx5g_idac_mx_bbdc_MASK(rev)            0x3e0
#define RF_20696_TX5G_MIX_REG1_tx5g_idac_mx5g_tuning_slope_SHIFT(rev) 10
#define RF_20696_TX5G_MIX_REG1_tx5g_idac_mx5g_tuning_slope_MASK(rev)  0xc00
#define RF_20696_TX5G_MIX_REG1_tx5g_idac_mx_bbdc_slope_SHIFT(rev)     2
#define RF_20696_TX5G_MIX_REG1_tx5g_idac_mx_bbdc_slope_MASK(rev)      0x1c
#define RF_20696_TX5G_MIX_REG1_tx5g_mx_de_q_SHIFT(rev)                0
#define RF_20696_TX5G_MIX_REG1_tx5g_mx_de_q_MASK(rev)                 0x3

/* Register RF_20696_WLLDO1P8_OVR */
#define RF0_20696_WLLDO1P8_OVR(rev)                               INVALID_ADDRESS
#define RF1_20696_WLLDO1P8_OVR(rev)                               (0x87 | JTAG_20696_CR1)
#define RF2_20696_WLLDO1P8_OVR(rev)                               INVALID_ADDRESS
#define RF3_20696_WLLDO1P8_OVR(rev)                               (0x87 | JTAG_20696_CR3)
#define RF_20696_WLLDO1P8_OVR_ovr_ldo1P8_from_frontldo_SHIFT(rev) 0
#define RF_20696_WLLDO1P8_OVR_ovr_ldo1P8_from_frontldo_MASK(rev)  0x1
#define RF_20696_WLLDO1P8_OVR_ovr_ldo1p8_pu_SHIFT(rev)            1
#define RF_20696_WLLDO1P8_OVR_ovr_ldo1p8_pu_MASK(rev)             0x2

/* Register RF_20696_LDO1P8_STAT */
#define RF0_20696_LDO1P8_STAT(rev)                         INVALID_ADDRESS
#define RF1_20696_LDO1P8_STAT(rev)                         (0x89 | JTAG_20696_CR1)
#define RF2_20696_LDO1P8_STAT(rev)                         INVALID_ADDRESS
#define RF3_20696_LDO1P8_STAT(rev)                         (0x89 | JTAG_20696_CR3)
#define RF_20696_LDO1P8_STAT_ldo1P8_ldo1p2adj_SHIFT(rev)   3
#define RF_20696_LDO1P8_STAT_ldo1P8_ldo1p2adj_MASK(rev)    0xf8
#define RF_20696_LDO1P8_STAT_i_LDO1p8_0p9refadj_SHIFT(rev) 0
#define RF_20696_LDO1P8_STAT_i_LDO1p8_0p9refadj_MASK(rev)  0x3
#define RF_20696_LDO1P8_STAT_ldo1p8_pu_SHIFT(rev)          8
#define RF_20696_LDO1P8_STAT_ldo1p8_pu_MASK(rev)           0x100

/* Register RF_20696_BG_REG2 */
#define RF0_20696_BG_REG2(rev)                          INVALID_ADDRESS
#define RF1_20696_BG_REG2(rev)                          (0x8a | JTAG_20696_CR1)
#define RF2_20696_BG_REG2(rev)                          INVALID_ADDRESS
#define RF3_20696_BG_REG2(rev)                          INVALID_ADDRESS
#define RF_20696_BG_REG2_bg_pu_bgcore_SHIFT(rev)        13
#define RF_20696_BG_REG2_bg_pu_bgcore_MASK(rev)         0x2000
#define RF_20696_BG_REG2_bg_pu_V2I_SHIFT(rev)           12
#define RF_20696_BG_REG2_bg_pu_V2I_MASK(rev)            0x1000
#define RF_20696_BG_REG2_bg_a_count_trim_SHIFT(rev)     6
#define RF_20696_BG_REG2_bg_a_count_trim_MASK(rev)      0xfc0
#define RF_20696_BG_REG2_bg_b_count_trim_SHIFT(rev)     0
#define RF_20696_BG_REG2_bg_b_count_trim_MASK(rev)      0x3f
#define RF_20696_BG_REG2_bg_ate_rcal_trim_en_SHIFT(rev) 15
#define RF_20696_BG_REG2_bg_ate_rcal_trim_en_MASK(rev)  0x8000
#define RF_20696_BG_REG2_bg_pulse_SHIFT(rev)            14
#define RF_20696_BG_REG2_bg_pulse_MASK(rev)             0x4000

/* Register RF_20696_BG_REG5 */
#define RF0_20696_BG_REG5(rev)                     INVALID_ADDRESS
#define RF1_20696_BG_REG5(rev)                     (0x8b | JTAG_20696_CR1)
#define RF2_20696_BG_REG5(rev)                     INVALID_ADDRESS
#define RF3_20696_BG_REG5(rev)                     INVALID_ADDRESS
#define RF_20696_BG_REG5_bg_afe_vbgtrim_SHIFT(rev) 0
#define RF_20696_BG_REG5_bg_afe_vbgtrim_MASK(rev)  0x3f

/* Register RF_20696_BG_REG4 */
#define RF0_20696_BG_REG4(rev)                      INVALID_ADDRESS
#define RF1_20696_BG_REG4(rev)                      (0x8c | JTAG_20696_CR1)
#define RF2_20696_BG_REG4(rev)                      INVALID_ADDRESS
#define RF3_20696_BG_REG4(rev)                      INVALID_ADDRESS
#define RF_20696_BG_REG4_bg_wlan_vbgtrim_SHIFT(rev) 6
#define RF_20696_BG_REG4_bg_wlan_vbgtrim_MASK(rev)  0xfc0
#define RF_20696_BG_REG4_bg_wlan_vptrim_SHIFT(rev)  0
#define RF_20696_BG_REG4_bg_wlan_vptrim_MASK(rev)   0x3f

/* Register RF_20696_BG_REG7 */
#define RF0_20696_BG_REG7(rev)                          INVALID_ADDRESS
#define RF1_20696_BG_REG7(rev)                          (0x8d | JTAG_20696_CR1)
#define RF2_20696_BG_REG7(rev)                          INVALID_ADDRESS
#define RF3_20696_BG_REG7(rev)                          INVALID_ADDRESS
#define RF_20696_BG_REG7_bg_Ictat_cal_trim_SHIFT(rev)   8
#define RF_20696_BG_REG7_bg_Ictat_cal_trim_MASK(rev)    0xf00
#define RF_20696_BG_REG7_bg_Ictat_uncal_trim_SHIFT(rev) 4
#define RF_20696_BG_REG7_bg_Ictat_uncal_trim_MASK(rev)  0xf0
#define RF_20696_BG_REG7_bg_Iptat_trim_SHIFT(rev)       0
#define RF_20696_BG_REG7_bg_Iptat_trim_MASK(rev)        0xf

/* Register RF_20696_BG_REG6 */
#define RF0_20696_BG_REG6(rev)                             INVALID_ADDRESS
#define RF1_20696_BG_REG6(rev)                             (0x8e | JTAG_20696_CR1)
#define RF2_20696_BG_REG6(rev)                             INVALID_ADDRESS
#define RF3_20696_BG_REG6(rev)                             INVALID_ADDRESS
#define RF_20696_BG_REG6_bg_vbg_ctat_cal_trim_SHIFT(rev)   8
#define RF_20696_BG_REG6_bg_vbg_ctat_cal_trim_MASK(rev)    0xf00
#define RF_20696_BG_REG6_bg_vbg_ptat_trim_SHIFT(rev)       0
#define RF_20696_BG_REG6_bg_vbg_ptat_trim_MASK(rev)        0xf
#define RF_20696_BG_REG6_bg_vbg_ctat_uncal_trim_SHIFT(rev) 4
#define RF_20696_BG_REG6_bg_vbg_ctat_uncal_trim_MASK(rev)  0xf0

/* Register RF_20696_BG_REG9 */
#define RF0_20696_BG_REG9(rev)                             INVALID_ADDRESS
#define RF1_20696_BG_REG9(rev)                             (0x8f | JTAG_20696_CR1)
#define RF2_20696_BG_REG9(rev)                             INVALID_ADDRESS
#define RF3_20696_BG_REG9(rev)                             INVALID_ADDRESS
#define RF_20696_BG_REG9_bg_wlpmu_cal_mancodes_SHIFT(rev)  0
#define RF_20696_BG_REG9_bg_wlpmu_cal_mancodes_MASK(rev)   0x3f
#define RF_20696_BG_REG9_bg_wlpmu_cal_seldiv_SHIFT(rev)    6
#define RF_20696_BG_REG9_bg_wlpmu_cal_seldiv_MASK(rev)     0x1c0
#define RF_20696_BG_REG9_bg_wlpmu_vrefadj_cbuck_SHIFT(rev) 9
#define RF_20696_BG_REG9_bg_wlpmu_vrefadj_cbuck_MASK(rev)  0x3e00

/* Register RF_20696_BG_REG8 */
#define RF0_20696_BG_REG8(rev)                       INVALID_ADDRESS
#define RF1_20696_BG_REG8(rev)                       (0x90 | JTAG_20696_CR1)
#define RF2_20696_BG_REG8(rev)                       INVALID_ADDRESS
#define RF3_20696_BG_REG8(rev)                       INVALID_ADDRESS
#define RF_20696_BG_REG8_bg_ate_rcal_trim_SHIFT(rev) 9
#define RF_20696_BG_REG8_bg_ate_rcal_trim_MASK(rev)  0xfe00
#define RF_20696_BG_REG8_bg_rcal_trim_SHIFT(rev)     0
#define RF_20696_BG_REG8_bg_rcal_trim_MASK(rev)      0x3f

/* Register RF_20696_BG_REG11 */
#define RF0_20696_BG_REG11(rev)                        INVALID_ADDRESS
#define RF1_20696_BG_REG11(rev)                        (0x91 | JTAG_20696_CR1)
#define RF2_20696_BG_REG11(rev)                        INVALID_ADDRESS
#define RF3_20696_BG_REG11(rev)                        INVALID_ADDRESS
#define RF_20696_BG_REG11_bg_wlpmu_calcode_SHIFT(rev)  0
#define RF_20696_BG_REG11_bg_wlpmu_calcode_MASK(rev)   0x3f
#define RF_20696_BG_REG11_bg_wlpmu_cal_done_SHIFT(rev) 6
#define RF_20696_BG_REG11_bg_wlpmu_cal_done_MASK(rev)  0x40

/* Register RF_20696_BG_REG10 */
#define RF0_20696_BG_REG10(rev)                            INVALID_ADDRESS
#define RF1_20696_BG_REG10(rev)                            (0x92 | JTAG_20696_CR1)
#define RF2_20696_BG_REG10(rev)                            INVALID_ADDRESS
#define RF3_20696_BG_REG10(rev)                            INVALID_ADDRESS
#define RF_20696_BG_REG10_bg_wlpmu_pu_bg_ref_SHIFT(rev)    2
#define RF_20696_BG_REG10_bg_wlpmu_pu_bg_ref_MASK(rev)     0x4
#define RF_20696_BG_REG10_bg_wlpmu_en_i_SHIFT(rev)         5
#define RF_20696_BG_REG10_bg_wlpmu_en_i_MASK(rev)          0x20
#define RF_20696_BG_REG10_bg_wlpmu_bypcal_SHIFT(rev)       6
#define RF_20696_BG_REG10_bg_wlpmu_bypcal_MASK(rev)        0x40
#define RF_20696_BG_REG10_bg_wlpmu_clk10M_en_SHIFT(rev)    1
#define RF_20696_BG_REG10_bg_wlpmu_clk10M_en_MASK(rev)     0x2
#define RF_20696_BG_REG10_bg_wlpmu_vref_sel_SHIFT(rev)     3
#define RF_20696_BG_REG10_bg_wlpmu_vref_sel_MASK(rev)      0x8
#define RF_20696_BG_REG10_bg_wlpmu_startcal_SHIFT(rev)     0
#define RF_20696_BG_REG10_bg_wlpmu_startcal_MASK(rev)      0x1
#define RF_20696_BG_REG10_bg_wlpmu_pu_cbuck_ref_SHIFT(rev) 4
#define RF_20696_BG_REG10_bg_wlpmu_pu_cbuck_ref_MASK(rev)  0x10

/* Register RF_20696_BG_REG12 */
#define RF0_20696_BG_REG12(rev)                     INVALID_ADDRESS
#define RF1_20696_BG_REG12(rev)                     (0x95 | JTAG_20696_CR1)
#define RF2_20696_BG_REG12(rev)                     INVALID_ADDRESS
#define RF3_20696_BG_REG12(rev)                     INVALID_ADDRESS
#define RF_20696_BG_REG12_bgpmu_calcode_SHIFT(rev)  2
#define RF_20696_BG_REG12_bgpmu_calcode_MASK(rev)   0xfc
#define RF_20696_BG_REG12_ldo1p8_puok_en_SHIFT(rev) 1
#define RF_20696_BG_REG12_ldo1p8_puok_en_MASK(rev)  0x2

/* Register RF_20696_VCCIO_OVR1 */
#define RF0_20696_VCCIO_OVR1(rev)                           INVALID_ADDRESS
#define RF1_20696_VCCIO_OVR1(rev)                           (0xea | JTAG_20696_CR1)
#define RF2_20696_VCCIO_OVR1(rev)                           INVALID_ADDRESS
#define RF3_20696_VCCIO_OVR1(rev)                           INVALID_ADDRESS
#define RF_20696_VCCIO_OVR1_ovr_vccio_monitor_pu_SHIFT(rev) 0
#define RF_20696_VCCIO_OVR1_ovr_vccio_monitor_pu_MASK(rev)  0x1

/* Register RF_20696_VCCIO_CFG */
#define RF0_20696_VCCIO_CFG(rev)                       INVALID_ADDRESS
#define RF1_20696_VCCIO_CFG(rev)                       (0xeb | JTAG_20696_CR1)
#define RF2_20696_VCCIO_CFG(rev)                       INVALID_ADDRESS
#define RF3_20696_VCCIO_CFG(rev)                       INVALID_ADDRESS
#define RF_20696_VCCIO_CFG_vccio_monitor_pu_SHIFT(rev) 0
#define RF_20696_VCCIO_CFG_vccio_monitor_pu_MASK(rev)  0x1
#define RF_20696_VCCIO_CFG_vccio_bw_SHIFT(rev)         4
#define RF_20696_VCCIO_CFG_vccio_bw_MASK(rev)          0xf0

/* Register RF_20696_RCAL_CFG_NORTH */
#define RF0_20696_RCAL_CFG_NORTH(rev)                 INVALID_ADDRESS
#define RF1_20696_RCAL_CFG_NORTH(rev)                 (0xec | JTAG_20696_CR1)
#define RF2_20696_RCAL_CFG_NORTH(rev)                 INVALID_ADDRESS
#define RF3_20696_RCAL_CFG_NORTH(rev)                 INVALID_ADDRESS
#define RF_20696_RCAL_CFG_NORTH_rcal_pu_SHIFT(rev)    0
#define RF_20696_RCAL_CFG_NORTH_rcal_pu_MASK(rev)     0x1
#define RF_20696_RCAL_CFG_NORTH_rcal_valid_SHIFT(rev) 1
#define RF_20696_RCAL_CFG_NORTH_rcal_valid_MASK(rev)  0x2
#define RF_20696_RCAL_CFG_NORTH_rcal_value_SHIFT(rev) 2
#define RF_20696_RCAL_CFG_NORTH_rcal_value_MASK(rev)  0xfc

/* Register RF_20696_RCAL_CFG_EAST */
#define RF0_20696_RCAL_CFG_EAST(rev)                     INVALID_ADDRESS
#define RF1_20696_RCAL_CFG_EAST(rev)                     (0xed | JTAG_20696_CR1)
#define RF2_20696_RCAL_CFG_EAST(rev)                     INVALID_ADDRESS
#define RF3_20696_RCAL_CFG_EAST(rev)                     INVALID_ADDRESS
#define RF_20696_RCAL_CFG_EAST_rcal_div_cntrl_SHIFT(rev) 0
#define RF_20696_RCAL_CFG_EAST_rcal_div_cntrl_MASK(rev)  0x3

/* Register RF_20696_RCCAL_CFG2 */
#define RF0_20696_RCCAL_CFG2(rev)                  INVALID_ADDRESS
#define RF1_20696_RCCAL_CFG2(rev)                  (0xee | JTAG_20696_CR1)
#define RF2_20696_RCCAL_CFG2(rev)                  INVALID_ADDRESS
#define RF3_20696_RCCAL_CFG2(rev)                  INVALID_ADDRESS
#define RF_20696_RCCAL_CFG2_rccal_P1_SHIFT(rev)    6
#define RF_20696_RCCAL_CFG2_rccal_P1_MASK(rev)     0xc0
#define RF_20696_RCCAL_CFG2_rccal_Q1_SHIFT(rev)    4
#define RF_20696_RCCAL_CFG2_rccal_Q1_MASK(rev)     0x30
#define RF_20696_RCCAL_CFG2_rccal_R1_SHIFT(rev)    2
#define RF_20696_RCCAL_CFG2_rccal_R1_MASK(rev)     0xc
#define RF_20696_RCCAL_CFG2_rccal_X1_SHIFT(rev)    8
#define RF_20696_RCCAL_CFG2_rccal_X1_MASK(rev)     0xff00
#define RF_20696_RCCAL_CFG2_rccal_START_SHIFT(rev) 0
#define RF_20696_RCCAL_CFG2_rccal_START_MASK(rev)  0x1

/* Register RF_20696_RCCAL_CFG3 */
#define RF0_20696_RCCAL_CFG3(rev)                INVALID_ADDRESS
#define RF1_20696_RCCAL_CFG3(rev)                (0xef | JTAG_20696_CR1)
#define RF2_20696_RCCAL_CFG3(rev)                INVALID_ADDRESS
#define RF3_20696_RCCAL_CFG3(rev)                INVALID_ADDRESS
#define RF_20696_RCCAL_CFG3_rccal_Trc_SHIFT(rev) 0
#define RF_20696_RCCAL_CFG3_rccal_Trc_MASK(rev)  0x1fff

/* Register RF_20696_RCCAL_CFG0 */
#define RF0_20696_RCCAL_CFG0(rev)                     INVALID_ADDRESS
#define RF1_20696_RCCAL_CFG0(rev)                     (0xf0 | JTAG_20696_CR1)
#define RF2_20696_RCCAL_CFG0(rev)                     INVALID_ADDRESS
#define RF3_20696_RCCAL_CFG0(rev)                     INVALID_ADDRESS
#define RF_20696_RCCAL_CFG0_lpo_pu_SHIFT(rev)         1
#define RF_20696_RCCAL_CFG0_lpo_pu_MASK(rev)          0x2
#define RF_20696_RCCAL_CFG0_rccal_mode_reg_SHIFT(rev) 2
#define RF_20696_RCCAL_CFG0_rccal_mode_reg_MASK(rev)  0x4
#define RF_20696_RCCAL_CFG0_rccal_gpio_en_SHIFT(rev)  3
#define RF_20696_RCCAL_CFG0_rccal_gpio_en_MASK(rev)   0x8
#define RF_20696_RCCAL_CFG0_rccal_pu_SHIFT(rev)       0
#define RF_20696_RCCAL_CFG0_rccal_pu_MASK(rev)        0x1
#define RF_20696_RCCAL_CFG0_rccal_sc_SHIFT(rev)       4
#define RF_20696_RCCAL_CFG0_rccal_sc_MASK(rev)        0x30
#define RF_20696_RCCAL_CFG0_rccal_sr_SHIFT(rev)       6
#define RF_20696_RCCAL_CFG0_rccal_sr_MASK(rev)        0x40

/* Register RF_20696_RCCAL_CFG1 */
#define RF0_20696_RCCAL_CFG1(rev)                    INVALID_ADDRESS
#define RF1_20696_RCCAL_CFG1(rev)                    (0xf1 | JTAG_20696_CR1)
#define RF2_20696_RCCAL_CFG1(rev)                    INVALID_ADDRESS
#define RF3_20696_RCCAL_CFG1(rev)                    INVALID_ADDRESS
#define RF_20696_RCCAL_CFG1_rccal_out_clk_SHIFT(rev) 0
#define RF_20696_RCCAL_CFG1_rccal_out_clk_MASK(rev)  0x1

/* Register RF_20696_RCCAL_CFG6 */
#define RF0_20696_RCCAL_CFG6(rev)               INVALID_ADDRESS
#define RF1_20696_RCCAL_CFG6(rev)               (0xf2 | JTAG_20696_CR1)
#define RF2_20696_RCCAL_CFG6(rev)               INVALID_ADDRESS
#define RF3_20696_RCCAL_CFG6(rev)               INVALID_ADDRESS
#define RF_20696_RCCAL_CFG6_rccal_N1_SHIFT(rev) 0
#define RF_20696_RCCAL_CFG6_rccal_N1_MASK(rev)  0x1fff

/* Register RF_20696_RCCAL_CFG4 */
#define RF0_20696_RCCAL_CFG4(rev)                 INVALID_ADDRESS
#define RF1_20696_RCCAL_CFG4(rev)                 (0xf3 | JTAG_20696_CR1)
#define RF2_20696_RCCAL_CFG4(rev)                 INVALID_ADDRESS
#define RF3_20696_RCCAL_CFG4(rev)                 INVALID_ADDRESS
#define RF_20696_RCCAL_CFG4_rccal_DONE_SHIFT(rev) 0
#define RF_20696_RCCAL_CFG4_rccal_DONE_MASK(rev)  0x1

/* Register RF_20696_RCCAL_CFG5 */
#define RF0_20696_RCCAL_CFG5(rev)               INVALID_ADDRESS
#define RF1_20696_RCCAL_CFG5(rev)               (0xf4 | JTAG_20696_CR1)
#define RF2_20696_RCCAL_CFG5(rev)               INVALID_ADDRESS
#define RF3_20696_RCCAL_CFG5(rev)               INVALID_ADDRESS
#define RF_20696_RCCAL_CFG5_rccal_N0_SHIFT(rev) 0
#define RF_20696_RCCAL_CFG5_rccal_N0_MASK(rev)  0x1fff

/* Register RF_20696_BG_REG3 */
#define RF0_20696_BG_REG3(rev)                  INVALID_ADDRESS
#define RF1_20696_BG_REG3(rev)                  (0xf5 | JTAG_20696_CR1)
#define RF2_20696_BG_REG3(rev)                  INVALID_ADDRESS
#define RF3_20696_BG_REG3(rev)                  INVALID_ADDRESS
#define RF_20696_BG_REG3_bg_rcal_pu_SHIFT(rev)  7
#define RF_20696_BG_REG3_bg_rcal_pu_MASK(rev)   0x80
#define RF_20696_BG_REG3_bg_ptat_adj_SHIFT(rev) 0
#define RF_20696_BG_REG3_bg_ptat_adj_MASK(rev)  0x7
#define RF_20696_BG_REG3_bg_ntat_adj_SHIFT(rev) 3
#define RF_20696_BG_REG3_bg_ntat_adj_MASK(rev)  0x78

/* Register RF_20696_BG_OVR1 */
#define RF0_20696_BG_OVR1(rev)                                 INVALID_ADDRESS
#define RF1_20696_BG_OVR1(rev)                                 (0xf6 | JTAG_20696_CR1)
#define RF2_20696_BG_OVR1(rev)                                 INVALID_ADDRESS
#define RF3_20696_BG_OVR1(rev)                                 INVALID_ADDRESS
#define RF_20696_BG_OVR1_ovr_bg_pu_bgcore_SHIFT(rev)           0
#define RF_20696_BG_OVR1_ovr_bg_pu_bgcore_MASK(rev)            0x1
#define RF_20696_BG_OVR1_ovr_bg_wlpmu_calcode_SHIFT(rev)       5
#define RF_20696_BG_OVR1_ovr_bg_wlpmu_calcode_MASK(rev)        0x20
#define RF_20696_BG_OVR1_ovr_bg_pulse_SHIFT(rev)               6
#define RF_20696_BG_OVR1_ovr_bg_pulse_MASK(rev)                0x40
#define RF_20696_BG_OVR1_ovr_bg_wlpmu_from_frontldo_SHIFT(rev) 2
#define RF_20696_BG_OVR1_ovr_bg_wlpmu_from_frontldo_MASK(rev)  0x4
#define RF_20696_BG_OVR1_ovr_otp_rcal_sel_SHIFT(rev)           3
#define RF_20696_BG_OVR1_ovr_otp_rcal_sel_MASK(rev)            0x8
#define RF_20696_BG_OVR1_ovr_bg_rcal_trim_SHIFT(rev)           4
#define RF_20696_BG_OVR1_ovr_bg_rcal_trim_MASK(rev)            0x10
#define RF_20696_BG_OVR1_ovr_bg_pu_V2I_SHIFT(rev)              1
#define RF_20696_BG_OVR1_ovr_bg_pu_V2I_MASK(rev)               0x2

/* Register RF_20696_BG_REG1 */
#define RF0_20696_BG_REG1(rev)                       INVALID_ADDRESS
#define RF1_20696_BG_REG1(rev)                       (0xf8 | JTAG_20696_CR1)
#define RF2_20696_BG_REG1(rev)                       INVALID_ADDRESS
#define RF3_20696_BG_REG1(rev)                       INVALID_ADDRESS
#define RF_20696_BG_REG1_bg_vbg_gpaio_sel_SHIFT(rev) 11
#define RF_20696_BG_REG1_bg_vbg_gpaio_sel_MASK(rev)  0x1800
#define RF_20696_BG_REG1_bg_rtl_rcal_trim_SHIFT(rev) 0
#define RF_20696_BG_REG1_bg_rtl_rcal_trim_MASK(rev)  0x7f
#define RF_20696_BG_REG1_bg_bias_lpf_r_SHIFT(rev)    7
#define RF_20696_BG_REG1_bg_bias_lpf_r_MASK(rev)     0x780

/* Register RF_20696_RCCAL_CFG7 */
#define RF0_20696_RCCAL_CFG7(rev)                       INVALID_ADDRESS
#define RF1_20696_RCCAL_CFG7(rev)                       (0x1ca | JTAG_20696_CR1)
#define RF2_20696_RCCAL_CFG7(rev)                       INVALID_ADDRESS
#define RF3_20696_RCCAL_CFG7(rev)                       INVALID_ADDRESS
#define RF_20696_RCCAL_CFG7_rccal_raw_adc1p2_SHIFT(rev) 0
#define RF_20696_RCCAL_CFG7_rccal_raw_adc1p2_MASK(rev)  0x1f
#define RF_20696_RCCAL_CFG7_rccal_raw_lpfcap_SHIFT(rev) 10
#define RF_20696_RCCAL_CFG7_rccal_raw_lpfcap_MASK(rev)  0x7c00
#define RF_20696_RCCAL_CFG7_rccal_raw_dacbuf_SHIFT(rev) 5
#define RF_20696_RCCAL_CFG7_rccal_raw_dacbuf_MASK(rev)  0x3e0

/* Register RF_20696_GPAIO_SEL4 */
#define RF0_20696_GPAIO_SEL4(rev)                      INVALID_ADDRESS
#define RF1_20696_GPAIO_SEL4(rev)                      (0x1e5 | JTAG_20696_CR1)
#define RF2_20696_GPAIO_SEL4(rev)                      INVALID_ADDRESS
#define RF3_20696_GPAIO_SEL4(rev)                      INVALID_ADDRESS
#define RF_20696_GPAIO_SEL4_gpaio_top_sel_1_SHIFT(rev) 0
#define RF_20696_GPAIO_SEL4_gpaio_top_sel_1_MASK(rev)  0xffff

/* Register RF_20696_GPAIO_SEL5 */
#define RF0_20696_GPAIO_SEL5(rev)                      INVALID_ADDRESS
#define RF1_20696_GPAIO_SEL5(rev)                      (0x1e6 | JTAG_20696_CR1)
#define RF2_20696_GPAIO_SEL5(rev)                      INVALID_ADDRESS
#define RF3_20696_GPAIO_SEL5(rev)                      INVALID_ADDRESS
#define RF_20696_GPAIO_SEL5_gpaio_top_sel_2_SHIFT(rev) 0
#define RF_20696_GPAIO_SEL5_gpaio_top_sel_2_MASK(rev)  0xffff

/* Register RF_20696_GPAIO_SEL6 */
#define RF0_20696_GPAIO_SEL6(rev)                   INVALID_ADDRESS
#define RF1_20696_GPAIO_SEL6(rev)                   (0x1e7 | JTAG_20696_CR1)
#define RF2_20696_GPAIO_SEL6(rev)                   INVALID_ADDRESS
#define RF3_20696_GPAIO_SEL6(rev)                   INVALID_ADDRESS
#define RF_20696_GPAIO_SEL6_gpaio_top_pu_SHIFT(rev) 0
#define RF_20696_GPAIO_SEL6_gpaio_top_pu_MASK(rev)  0x1

/* Register RF_20696_GPAIO_SEL7 */
#define RF0_20696_GPAIO_SEL7(rev)                      INVALID_ADDRESS
#define RF1_20696_GPAIO_SEL7(rev)                      (0x1e8 | JTAG_20696_CR1)
#define RF2_20696_GPAIO_SEL7(rev)                      INVALID_ADDRESS
#define RF3_20696_GPAIO_SEL7(rev)                      INVALID_ADDRESS
#define RF_20696_GPAIO_SEL7_gpaio_top_sel_3_SHIFT(rev) 0
#define RF_20696_GPAIO_SEL7_gpaio_top_sel_3_MASK(rev)  0xffff

/* Register RF_20696_GPAIO_SEL8 */
#define RF0_20696_GPAIO_SEL8(rev)                    INVALID_ADDRESS
#define RF1_20696_GPAIO_SEL8(rev)                    (0x1e9 | JTAG_20696_CR1)
#define RF2_20696_GPAIO_SEL8(rev)                    INVALID_ADDRESS
#define RF3_20696_GPAIO_SEL8(rev)                    INVALID_ADDRESS
#define RF_20696_GPAIO_SEL8_gpaio_rcal_pu_SHIFT(rev) 0
#define RF_20696_GPAIO_SEL8_gpaio_rcal_pu_MASK(rev)  0x1

/* Register RF_20696_RCCAL_OVR0 */
#define RF0_20696_RCCAL_OVR0(rev)                     INVALID_ADDRESS
#define RF1_20696_RCCAL_OVR0(rev)                     (0x1fe | JTAG_20696_CR1)
#define RF2_20696_RCCAL_OVR0(rev)                     INVALID_ADDRESS
#define RF3_20696_RCCAL_OVR0(rev)                     INVALID_ADDRESS
#define RF_20696_RCCAL_OVR0_ovr_rccal_mode_SHIFT(rev) 0
#define RF_20696_RCCAL_OVR0_ovr_rccal_mode_MASK(rev)  0x1

/* Register RF_20696_LOGEN_CORE_REG5 */
#define RF0_20696_LOGEN_CORE_REG5(rev)                    INVALID_ADDRESS
#define RF1_20696_LOGEN_CORE_REG5(rev)                    INVALID_ADDRESS
#define RF2_20696_LOGEN_CORE_REG5(rev)                    (0x1ef | JTAG_20696_CR2)
#define RF3_20696_LOGEN_CORE_REG5(rev)                    (0x1ef | JTAG_20696_CR3)
#define RF_20696_LOGEN_CORE_REG5_logen_mux_sel_SHIFT(rev) 14
#define RF_20696_LOGEN_CORE_REG5_logen_mux_sel_MASK(rev)  0x4000
#define RF_20696_LOGEN_CORE_REG5_logen_mux_pu_SHIFT(rev)  15
#define RF_20696_LOGEN_CORE_REG5_logen_mux_pu_MASK(rev)   0x8000

/* Register RF_20696_LOGEN_CORE_REG6 */
#define RF0_20696_LOGEN_CORE_REG6(rev)                   INVALID_ADDRESS
#define RF1_20696_LOGEN_CORE_REG6(rev)                   INVALID_ADDRESS
#define RF2_20696_LOGEN_CORE_REG6(rev)                   INVALID_ADDRESS
#define RF3_20696_LOGEN_CORE_REG6(rev)                   (0x1f0 | JTAG_20696_CR3)
#define RF_20696_LOGEN_CORE_REG6_logen_reset2_SHIFT(rev) 15
#define RF_20696_LOGEN_CORE_REG6_logen_reset2_MASK(rev)  0x8000

/* Register RF_20696_PLL_CP1 */
#define RFP0_20696_PLL_CP1(rev)                               (0x18 | JTAG_20696_PLL0)
#define RF_20696_PLL_CP1_rfpll_cp_bias_reset_SHIFT(rev)       14
#define RF_20696_PLL_CP1_rfpll_cp_bias_reset_MASK(rev)        0x4000
#define RF_20696_PLL_CP1_rfpll_cp_en_fract_mode_SHIFT(rev)    7
#define RF_20696_PLL_CP1_rfpll_cp_en_fract_mode_MASK(rev)     0x80
#define RF_20696_PLL_CP1_rfpll_cp_en_offset_cancel_SHIFT(rev) 5
#define RF_20696_PLL_CP1_rfpll_cp_en_offset_cancel_MASK(rev)  0x20
#define RF_20696_PLL_CP1_rfpll_cp_pu_SHIFT(rev)               13
#define RF_20696_PLL_CP1_rfpll_cp_pu_MASK(rev)                0x2000

/* Register RF_20696_PLL_CP2 */
#define RFP0_20696_PLL_CP2(rev)                           (0x19 | JTAG_20696_PLL0)
#define RF_20696_PLL_CP2_rfpll_cp_idac_op_core_SHIFT(rev) 8
#define RF_20696_PLL_CP2_rfpll_cp_idac_op_core_MASK(rev)  0xf00

/* Register RF_20696_PLL_CP3 */
#define RFP0_20696_PLL_CP3(rev)                              (0x1a | JTAG_20696_PLL0)
#define RF_20696_PLL_CP3_rfpll_cp_idump_offset_up_SHIFT(rev) 0
#define RF_20696_PLL_CP3_rfpll_cp_idump_offset_up_MASK(rev)  0xf

/* Register RF_20696_PLL_CP4 */
#define RFP0_20696_PLL_CP4(rev)                        (0x1b | JTAG_20696_PLL0)
#define RF_20696_PLL_CP4_rfpll_cp_ioff_SHIFT(rev)      8
#define RF_20696_PLL_CP4_rfpll_cp_ioff_MASK(rev)       0xff00
#define RF_20696_PLL_CP4_rfpll_cp_kpd_scale_SHIFT(rev) 1
#define RF_20696_PLL_CP4_rfpll_cp_kpd_scale_MASK(rev)  0xfe

/* Register RF_20696_PLL_CP5 */
#define RFP0_20696_PLL_CP5(rev)                          (0x1c | JTAG_20696_PLL0)
#define RF_20696_PLL_CP5_rfpll_cp_ioff_extra_SHIFT(rev)  0
#define RF_20696_PLL_CP5_rfpll_cp_ioff_extra_MASK(rev)   0x1
#define RF_20696_PLL_CP5_rfpll_cp_ioff_bias_n_SHIFT(rev) 4
#define RF_20696_PLL_CP5_rfpll_cp_ioff_bias_n_MASK(rev)  0x30

/* Register RF_20696_PLL_FRCT1 */
#define RFP0_20696_PLL_FRCT1(rev)                         (0x1d | JTAG_20696_PLL0)
#define RF_20696_PLL_FRCT1_rfpll_frct_stop_mod_SHIFT(rev) 0
#define RF_20696_PLL_FRCT1_rfpll_frct_stop_mod_MASK(rev)  0x1
#define RF_20696_PLL_FRCT1_rfpll_frct_dith_sel_SHIFT(rev) 3
#define RF_20696_PLL_FRCT1_rfpll_frct_dith_sel_MASK(rev)  0x8
#define RF_20696_PLL_FRCT1_rfpll_frct_mash_sel_SHIFT(rev) 1
#define RF_20696_PLL_FRCT1_rfpll_frct_mash_sel_MASK(rev)  0x2
#define RF_20696_PLL_FRCT1_rfpll_frct_lsb_sel_SHIFT(rev)  2
#define RF_20696_PLL_FRCT1_rfpll_frct_lsb_sel_MASK(rev)   0x4

/* Register RF_20696_PLL_FRCT2 */
#define RFP0_20696_PLL_FRCT2(rev)                               (0x1e | JTAG_20696_PLL0)
#define RF_20696_PLL_FRCT2_rfpll_frct_wild_base_high_SHIFT(rev) 0
#define RF_20696_PLL_FRCT2_rfpll_frct_wild_base_high_MASK(rev)  0xffff

/* Register RF_20696_PLL_FRCT3 */
#define RFP0_20696_PLL_FRCT3(rev)                              (0x1f | JTAG_20696_PLL0)
#define RF_20696_PLL_FRCT3_rfpll_frct_wild_base_low_SHIFT(rev) 0
#define RF_20696_PLL_FRCT3_rfpll_frct_wild_base_low_MASK(rev)  0xffff

/* Register RF_20696_PLL_LF1 */
#define RFP0_20696_PLL_LF1(rev)                               (0x20 | JTAG_20696_PLL0)
#define RF_20696_PLL_LF1_rfpll_lf_en_cm_bgfilter_SHIFT(rev)   9
#define RF_20696_PLL_LF1_rfpll_lf_en_cm_bgfilter_MASK(rev)    0x200
#define RF_20696_PLL_LF1_rfpll_lf_en_cp_precharge_SHIFT(rev)  5
#define RF_20696_PLL_LF1_rfpll_lf_en_cp_precharge_MASK(rev)   0x20
#define RF_20696_PLL_LF1_rfpll_lf_bias_cm_SHIFT(rev)          7
#define RF_20696_PLL_LF1_rfpll_lf_bias_cm_MASK(rev)           0x180
#define RF_20696_PLL_LF1_rfpll_lf_en_2v_vco_supply_SHIFT(rev) 6
#define RF_20696_PLL_LF1_rfpll_lf_en_2v_vco_supply_MASK(rev)  0x40
#define RF_20696_PLL_LF1_rfpll_lf_en_vctrl_tp_SHIFT(rev)      4
#define RF_20696_PLL_LF1_rfpll_lf_en_vctrl_tp_MASK(rev)       0x10
#define RF_20696_PLL_LF1_rfpll_lf_extvcbin_SHIFT(rev)         0
#define RF_20696_PLL_LF1_rfpll_lf_extvcbin_MASK(rev)          0xf

/* Register RF_20696_PLL_LF2 */
#define RFP0_20696_PLL_LF2(rev)                    (0x21 | JTAG_20696_PLL0)
#define RF_20696_PLL_LF2_rfpll_lf_lf_c1_SHIFT(rev) 8
#define RF_20696_PLL_LF2_rfpll_lf_lf_c1_MASK(rev)  0xff00
#define RF_20696_PLL_LF2_rfpll_lf_lf_c2_SHIFT(rev) 0
#define RF_20696_PLL_LF2_rfpll_lf_lf_c2_MASK(rev)  0xff

/* Register RF_20696_PLL_LF3 */
#define RFP0_20696_PLL_LF3(rev)                    (0x22 | JTAG_20696_PLL0)
#define RF_20696_PLL_LF3_rfpll_lf_lf_c3_SHIFT(rev) 8
#define RF_20696_PLL_LF3_rfpll_lf_lf_c3_MASK(rev)  0xff00
#define RF_20696_PLL_LF3_rfpll_lf_lf_c4_SHIFT(rev) 0
#define RF_20696_PLL_LF3_rfpll_lf_lf_c4_MASK(rev)  0xff

/* Register RF_20696_PLL_LF4 */
#define RFP0_20696_PLL_LF4(rev)                    (0x23 | JTAG_20696_PLL0)
#define RF_20696_PLL_LF4_rfpll_lf_lf_r2_SHIFT(rev) 0
#define RF_20696_PLL_LF4_rfpll_lf_lf_r2_MASK(rev)  0xff

/* Register RF_20696_PLL_LF5 */
#define RFP0_20696_PLL_LF5(rev)                    (0x24 | JTAG_20696_PLL0)
#define RF_20696_PLL_LF5_rfpll_lf_lf_r3_SHIFT(rev) 0
#define RF_20696_PLL_LF5_rfpll_lf_lf_r3_MASK(rev)  0xff

/* Register RF_20696_PLL_LF6 */
#define RFP0_20696_PLL_LF6(rev)                    (0x25 | JTAG_20696_PLL0)
#define RF_20696_PLL_LF6_rfpll_lf_cm_pu_SHIFT(rev) 0
#define RF_20696_PLL_LF6_rfpll_lf_cm_pu_MASK(rev)  0x1

/* Register RF_20696_PLL_LF7 */
#define RFP0_20696_PLL_LF7(rev)                       (0x26 | JTAG_20696_PLL0)
#define RF_20696_PLL_LF7_rfpll_lf_lf_rf_cm_SHIFT(rev) 8
#define RF_20696_PLL_LF7_rfpll_lf_lf_rf_cm_MASK(rev)  0xff00
#define RF_20696_PLL_LF7_rfpll_lf_lf_rs_cm_SHIFT(rev) 0
#define RF_20696_PLL_LF7_rfpll_lf_lf_rs_cm_MASK(rev)  0xff

/* Register RF_20696_PLL_MMD1 */
#define RFP0_20696_PLL_MMD1(rev)                                (0x27 | JTAG_20696_PLL0)
#define RF_20696_PLL_MMD1_rfpll_mmd_sel_sglag_SHIFT(rev)        1
#define RF_20696_PLL_MMD1_rfpll_mmd_sel_sglag_MASK(rev)         0x2
#define RF_20696_PLL_MMD1_rfpll_mmd_sel_sglead_SHIFT(rev)       0
#define RF_20696_PLL_MMD1_rfpll_mmd_sel_sglead_MASK(rev)        0x1
#define RF_20696_PLL_MMD1_rfpll_mmd_phasealign_delay_SHIFT(rev) 2
#define RF_20696_PLL_MMD1_rfpll_mmd_phasealign_delay_MASK(rev)  0xc
#define RF_20696_PLL_MMD1_rfpll_mmd_en_phasealign_SHIFT(rev)    4
#define RF_20696_PLL_MMD1_rfpll_mmd_en_phasealign_MASK(rev)     0x10

/* Register RF_20696_PLL_MONITOR1 */
#define RFP0_20696_PLL_MONITOR1(rev)                            (0x28 | JTAG_20696_PLL0)
#define RF_20696_PLL_MONITOR1_rfpll_monitor_vth_high_SHIFT(rev) 4
#define RF_20696_PLL_MONITOR1_rfpll_monitor_vth_high_MASK(rev)  0xf0
#define RF_20696_PLL_MONITOR1_rfpll_monitor_vth_low_SHIFT(rev)  0
#define RF_20696_PLL_MONITOR1_rfpll_monitor_vth_low_MASK(rev)   0xf

/* Register RF_20696_PLL_CFG1 */
#define RFP0_20696_PLL_CFG1(rev)                        (0x29 | JTAG_20696_PLL0)
#define RF_20696_PLL_CFG1_rfpll_vco_pu_SHIFT(rev)       8
#define RF_20696_PLL_CFG1_rfpll_vco_pu_MASK(rev)        0x100
#define RF_20696_PLL_CFG1_rfpll_pfd_delay_SHIFT(rev)    4
#define RF_20696_PLL_CFG1_rfpll_pfd_delay_MASK(rev)     0x70
#define RF_20696_PLL_CFG1_rfpll_pfd_en_SHIFT(rev)       0
#define RF_20696_PLL_CFG1_rfpll_pfd_en_MASK(rev)        0xf
#define RF_20696_PLL_CFG1_rfpll_synth_pu_SHIFT(rev)     9
#define RF_20696_PLL_CFG1_rfpll_synth_pu_MASK(rev)      0x200
#define RF_20696_PLL_CFG1_rfpll_monitor_pu_SHIFT(rev)   10
#define RF_20696_PLL_CFG1_rfpll_monitor_pu_MASK(rev)    0x400
#define RF_20696_PLL_CFG1_synth_pwrsw_en_SHIFT(rev)     12
#define RF_20696_PLL_CFG1_synth_pwrsw_en_MASK(rev)      0x1000
#define RF_20696_PLL_CFG1_rfpll_vco_buf_pu_SHIFT(rev)   11
#define RF_20696_PLL_CFG1_rfpll_vco_buf_pu_MASK(rev)    0x800
#define RF_20696_PLL_CFG1_rfpll_pfd_cal_rstb_SHIFT(rev) 7
#define RF_20696_PLL_CFG1_rfpll_pfd_cal_rstb_MASK(rev)  0x80

/* Register RF_20696_PLL_CFG2 */
#define RFP0_20696_PLL_CFG2(rev)                      (0x2a | JTAG_20696_PLL0)
#define RF_20696_PLL_CFG2_rfpll_rst_n_SHIFT(rev)      0
#define RF_20696_PLL_CFG2_rfpll_rst_n_MASK(rev)       0x1
#define RF_20696_PLL_CFG2_rfpll_pfd_dbl_en_SHIFT(rev) 2
#define RF_20696_PLL_CFG2_rfpll_pfd_dbl_en_MASK(rev)  0x4
#define RF_20696_PLL_CFG2_rfpll_pfd_open_SHIFT(rev)   1
#define RF_20696_PLL_CFG2_rfpll_pfd_open_MASK(rev)    0x2

/* Register RF_20696_PLL_CFG3 */
#define RFP0_20696_PLL_CFG3(rev)                  (0x2b | JTAG_20696_PLL0)
#define RF_20696_PLL_CFG3_rfpll_spare0_SHIFT(rev) 0
#define RF_20696_PLL_CFG3_rfpll_spare0_MASK(rev)  0xff
#define RF_20696_PLL_CFG3_rfpll_spare1_SHIFT(rev) 8
#define RF_20696_PLL_CFG3_rfpll_spare1_MASK(rev)  0xff00

/* Register RF_20696_PLL_CFG4 */
#define RFP0_20696_PLL_CFG4(rev)                  (0x2c | JTAG_20696_PLL0)
#define RF_20696_PLL_CFG4_rfpll_spare2_SHIFT(rev) 0
#define RF_20696_PLL_CFG4_rfpll_spare2_MASK(rev)  0xff

/* Register RF_20696_PLL_VCO2 */
#define RFP0_20696_PLL_VCO2(rev)                            (0x2e | JTAG_20696_PLL0)
#define RF_20696_PLL_VCO2_rfpll_vco_cal_en_SHIFT(rev)       6
#define RF_20696_PLL_VCO2_rfpll_vco_cal_en_MASK(rev)        0x40
#define RF_20696_PLL_VCO2_rfpll_vco_cvar_SHIFT(rev)         0
#define RF_20696_PLL_VCO2_rfpll_vco_cvar_MASK(rev)          0xf
#define RF_20696_PLL_VCO2_rfpll_vco_cal_en_empco_SHIFT(rev) 5
#define RF_20696_PLL_VCO2_rfpll_vco_cal_en_empco_MASK(rev)  0x20
#define RF_20696_PLL_VCO2_rfpll_vco_cap_mode_SHIFT(rev)     4
#define RF_20696_PLL_VCO2_rfpll_vco_cap_mode_MASK(rev)      0x10

/* Register RF_20696_PLL_VCO3 */
#define RFP0_20696_PLL_VCO3(rev)                          (0x2f | JTAG_20696_PLL0)
#define RF_20696_PLL_VCO3_rfpll_vco_cvar_extra_SHIFT(rev) 9
#define RF_20696_PLL_VCO3_rfpll_vco_cvar_extra_MASK(rev)  0x1e00
#define RF_20696_PLL_VCO3_rfpll_vco_ib_ctrl_SHIFT(rev)    4
#define RF_20696_PLL_VCO3_rfpll_vco_ib_ctrl_MASK(rev)     0xf0
#define RF_20696_PLL_VCO3_rfpll_vco_en_alc_SHIFT(rev)     8
#define RF_20696_PLL_VCO3_rfpll_vco_en_alc_MASK(rev)      0x100
#define RF_20696_PLL_VCO3_rfpll_vco_cvar_bias_SHIFT(rev)  0
#define RF_20696_PLL_VCO3_rfpll_vco_cvar_bias_MASK(rev)   0x7
#define RF_20696_PLL_VCO3_rfpll_vco_ib_x2_SHIFT(rev)      3
#define RF_20696_PLL_VCO3_rfpll_vco_ib_x2_MASK(rev)       0x8

/* Register RF_20696_PLL_VCO4 */
#define RFP0_20696_PLL_VCO4(rev)                      (0x30 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCO4_rfpll_vco_tempco_SHIFT(rev) 0
#define RF_20696_PLL_VCO4_rfpll_vco_tempco_MASK(rev)  0xf
#define RF_20696_PLL_VCO4_rfpll_vco_por_SHIFT(rev)    4
#define RF_20696_PLL_VCO4_rfpll_vco_por_MASK(rev)     0x10

/* Register RF_20696_PLL_VCO5 */
#define RFP0_20696_PLL_VCO5(rev)                            (0x31 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCO5_rfpll_vco_tempco_en_SHIFT(rev)    3
#define RF_20696_PLL_VCO5_rfpll_vco_tempco_en_MASK(rev)     0x8
#define RF_20696_PLL_VCO5_rfpll_vco_tmx_mode_SHIFT(rev)     0
#define RF_20696_PLL_VCO5_rfpll_vco_tmx_mode_MASK(rev)      0x7
#define RF_20696_PLL_VCO5_rfpll_vco_tempco_dcadj_SHIFT(rev) 4
#define RF_20696_PLL_VCO5_rfpll_vco_tempco_dcadj_MASK(rev)  0xf0

/* Register RF_20696_PLL_VCO6 */
#define RFP0_20696_PLL_VCO6(rev)                               (0x32 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCO6_rfpll_vco_ALC_ref_ctrl_SHIFT(rev)    7
#define RF_20696_PLL_VCO6_rfpll_vco_ALC_ref_ctrl_MASK(rev)     0xf80
#define RF_20696_PLL_VCO6_rfpll_vco_ctail_top_SHIFT(rev)       3
#define RF_20696_PLL_VCO6_rfpll_vco_ctail_top_MASK(rev)        0x78
#define RF_20696_PLL_VCO6_rfpll_vco_cap_bias_buf_ib_SHIFT(rev) 1
#define RF_20696_PLL_VCO6_rfpll_vco_cap_bias_buf_ib_MASK(rev)  0x6
#define RF_20696_PLL_VCO6_rfpll_vco_bias_mode_SHIFT(rev)       12
#define RF_20696_PLL_VCO6_rfpll_vco_bias_mode_MASK(rev)        0x1000

/* Register RF_20696_PLL_VCO7 */
#define RFP0_20696_PLL_VCO7(rev)                                 (0x33 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCO7_rfpll_vco_USE_1p8V_SHIFT(rev)          1
#define RF_20696_PLL_VCO7_rfpll_vco_USE_1p8V_MASK(rev)           0x2
#define RF_20696_PLL_VCO7_rfpll_vco_core1_en_SHIFT(rev)          2
#define RF_20696_PLL_VCO7_rfpll_vco_core1_en_MASK(rev)           0x4
#define RF_20696_PLL_VCO7_rfpll_vco_USE_1p15V_SHIFT(rev)         0
#define RF_20696_PLL_VCO7_rfpll_vco_USE_1p15V_MASK(rev)          0x1
#define RF_20696_PLL_VCO7_rfpll_vco_prefer_SHIFT(rev)            6
#define RF_20696_PLL_VCO7_rfpll_vco_prefer_MASK(rev)             0x40
#define RF_20696_PLL_VCO7_rfpll_vco_buf_sel_1p8V_1p0V_SHIFT(rev) 7
#define RF_20696_PLL_VCO7_rfpll_vco_buf_sel_1p8V_1p0V_MASK(rev)  0x80
#define RF_20696_PLL_VCO7_rfpll_vco_en_ampdet_vco1_SHIFT(rev)    5
#define RF_20696_PLL_VCO7_rfpll_vco_en_ampdet_vco1_MASK(rev)     0x20
#define RF_20696_PLL_VCO7_rfpll_vco_en_ampdet_vco2_SHIFT(rev)    4
#define RF_20696_PLL_VCO7_rfpll_vco_en_ampdet_vco2_MASK(rev)     0x10
#define RF_20696_PLL_VCO7_rfpll_vco_buf_size_SHIFT(rev)          12
#define RF_20696_PLL_VCO7_rfpll_vco_buf_size_MASK(rev)           0x3000
#define RF_20696_PLL_VCO7_rfpll_vco_core2_en_SHIFT(rev)          3
#define RF_20696_PLL_VCO7_rfpll_vco_core2_en_MASK(rev)           0x8
#define RF_20696_PLL_VCO7_rfpll_vco_ctail_bot_SHIFT(rev)         8
#define RF_20696_PLL_VCO7_rfpll_vco_ctail_bot_MASK(rev)          0xf00

/* Register RF_20696_PLL_VCO8 */
#define RFP0_20696_PLL_VCO8(rev)                            (0x34 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCO8_rfpll_vco_Vreg_ib_SHIFT(rev)      0
#define RF_20696_PLL_VCO8_rfpll_vco_Vreg_ib_MASK(rev)       0x3
#define RF_20696_PLL_VCO8_vco_cap_bias_SHIFT(rev)           8
#define RF_20696_PLL_VCO8_vco_cap_bias_MASK(rev)            0x700
#define RF_20696_PLL_VCO8_rfpll_vco_pmos_degen_SHIFT(rev)   6
#define RF_20696_PLL_VCO8_rfpll_vco_pmos_degen_MASK(rev)    0xc0
#define RF_20696_PLL_VCO8_rfpll_vco_Vreg_ib_ctrl_SHIFT(rev) 2
#define RF_20696_PLL_VCO8_rfpll_vco_Vreg_ib_ctrl_MASK(rev)  0x4
#define RF_20696_PLL_VCO8_rfpll_vco_Vreg_Cc_SHIFT(rev)      4
#define RF_20696_PLL_VCO8_rfpll_vco_Vreg_Cc_MASK(rev)       0x30

/* Register RF_20696_PLL_CFGR1 */
#define RFP0_20696_PLL_CFGR1(rev)                                (0x35 | JTAG_20696_PLL0)
#define RF_20696_PLL_CFGR1_rfpll_monitor_need_refresh_SHIFT(rev) 2
#define RF_20696_PLL_CFGR1_rfpll_monitor_need_refresh_MASK(rev)  0x4
#define RF_20696_PLL_CFGR1_rfpll_monitor_vctrl_level_SHIFT(rev)  0
#define RF_20696_PLL_CFGR1_rfpll_monitor_vctrl_level_MASK(rev)   0x3

/* Register RF_20696_PLL_CFGR2 */
#define RFP0_20696_PLL_CFGR2(rev)                      (0x36 | JTAG_20696_PLL0)
#define RF_20696_PLL_CFGR2_rfpll_spare0_out_SHIFT(rev) 0
#define RF_20696_PLL_CFGR2_rfpll_spare0_out_MASK(rev)  0xff

/* Register RF_20696_PLL_HVLDO1 */
#define RFP0_20696_PLL_HVLDO1(rev)                            (0x37 | JTAG_20696_PLL0)
#define RF_20696_PLL_HVLDO1_ldo_1p8_bias_reset_VCO_SHIFT(rev) 7
#define RF_20696_PLL_HVLDO1_ldo_1p8_bias_reset_VCO_MASK(rev)  0x80
#define RF_20696_PLL_HVLDO1_ldo_1p8_pu_ldo_CP_SHIFT(rev)      5
#define RF_20696_PLL_HVLDO1_ldo_1p8_pu_ldo_CP_MASK(rev)       0x20
#define RF_20696_PLL_HVLDO1_ldo_1p8_bias_reset_CP_SHIFT(rev)  8
#define RF_20696_PLL_HVLDO1_ldo_1p8_bias_reset_CP_MASK(rev)   0x100
#define RF_20696_PLL_HVLDO1_ldo_1p8_pu_ldo_VCO_SHIFT(rev)     4
#define RF_20696_PLL_HVLDO1_ldo_1p8_pu_ldo_VCO_MASK(rev)      0x10

/* Register RF_20696_PLL_HVLDO2 */
#define RFP0_20696_PLL_HVLDO2(rev)                                (0x38 | JTAG_20696_PLL0)
#define RF_20696_PLL_HVLDO2_ldo_1p8_ldo_VCO_artload_SHIFT(rev)    0
#define RF_20696_PLL_HVLDO2_ldo_1p8_ldo_VCO_artload_MASK(rev)     0x1
#define RF_20696_PLL_HVLDO2_ldo_1p8_ldo_CP_byp_SHIFT(rev)         3
#define RF_20696_PLL_HVLDO2_ldo_1p8_ldo_CP_byp_MASK(rev)          0x8
#define RF_20696_PLL_HVLDO2_ldo_1p8_ldo_VCO_byp_SHIFT(rev)        2
#define RF_20696_PLL_HVLDO2_ldo_1p8_ldo_VCO_byp_MASK(rev)         0x4
#define RF_20696_PLL_HVLDO2_ldo_1p8_lowquiescenten_CP_SHIFT(rev)  5
#define RF_20696_PLL_HVLDO2_ldo_1p8_lowquiescenten_CP_MASK(rev)   0x20
#define RF_20696_PLL_HVLDO2_ldo_1p8_ldo_CP_artload_SHIFT(rev)     1
#define RF_20696_PLL_HVLDO2_ldo_1p8_ldo_CP_artload_MASK(rev)      0x2
#define RF_20696_PLL_HVLDO2_ldo_1p8_lowquiescenten_VCO_SHIFT(rev) 4
#define RF_20696_PLL_HVLDO2_ldo_1p8_lowquiescenten_VCO_MASK(rev)  0x10

/* Register RF_20696_PLL_HVLDO3 */
#define RFP0_20696_PLL_HVLDO3(rev)                              (0x39 | JTAG_20696_PLL0)
#define RF_20696_PLL_HVLDO3_ldo_1p8_ldo_VCO_vout_sel_SHIFT(rev) 0
#define RF_20696_PLL_HVLDO3_ldo_1p8_ldo_VCO_vout_sel_MASK(rev)  0x1f
#define RF_20696_PLL_HVLDO3_ldo_1p8_ldo_CP_vout_sel_SHIFT(rev)  7
#define RF_20696_PLL_HVLDO3_ldo_1p8_ldo_CP_vout_sel_MASK(rev)   0xf80

/* Register RF_20696_PLL_HVLDO4 */
#define RFP0_20696_PLL_HVLDO4(rev)                                (0x3a | JTAG_20696_PLL0)
#define RF_20696_PLL_HVLDO4_ldo_1p8_static_load_VCO_SHIFT(rev)    0
#define RF_20696_PLL_HVLDO4_ldo_1p8_static_load_VCO_MASK(rev)     0x1
#define RF_20696_PLL_HVLDO4_ldo_1p8_static_load_CP_SHIFT(rev)     1
#define RF_20696_PLL_HVLDO4_ldo_1p8_static_load_CP_MASK(rev)      0x2
#define RF_20696_PLL_HVLDO4_ldo_1p8_vout_gpaio_test_en_SHIFT(rev) 2
#define RF_20696_PLL_HVLDO4_ldo_1p8_vout_gpaio_test_en_MASK(rev)  0x4

/* Register RF_20696_PLL_LVLDO1 */
#define RFP0_20696_PLL_LVLDO1(rev)                                   (0x3b | JTAG_20696_PLL0)
#define RF_20696_PLL_LVLDO1_ldo_1p0_ldo_PFDMMD_vout_sel_SHIFT(rev)   0
#define RF_20696_PLL_LVLDO1_ldo_1p0_ldo_PFDMMD_vout_sel_MASK(rev)    0xf
#define RF_20696_PLL_LVLDO1_ldo_1p0_static_load_LOGEN_SHIFT(rev)     10
#define RF_20696_PLL_LVLDO1_ldo_1p0_static_load_LOGEN_MASK(rev)      0x400
#define RF_20696_PLL_LVLDO1_ldo_1p0_lowquiescenten_LOGEN_SHIFT(rev)  11
#define RF_20696_PLL_LVLDO1_ldo_1p0_lowquiescenten_LOGEN_MASK(rev)   0x800
#define RF_20696_PLL_LVLDO1_ldo_1p0_static_load_PFDMMD_SHIFT(rev)    4
#define RF_20696_PLL_LVLDO1_ldo_1p0_static_load_PFDMMD_MASK(rev)     0x10
#define RF_20696_PLL_LVLDO1_ldo_1p0_ldo_LOGEN_vout_sel_SHIFT(rev)    6
#define RF_20696_PLL_LVLDO1_ldo_1p0_ldo_LOGEN_vout_sel_MASK(rev)     0x3c0
#define RF_20696_PLL_LVLDO1_ldo_1p0_lowquiescenten_PFDMMD_SHIFT(rev) 5
#define RF_20696_PLL_LVLDO1_ldo_1p0_lowquiescenten_PFDMMD_MASK(rev)  0x20

/* Register RF_20696_PLL_OVR1 */
#define RFP0_20696_PLL_OVR1(rev)                                  (0x3e | JTAG_20696_PLL0)
#define RF_20696_PLL_OVR1_ovr_rfpll_cp_pu_SHIFT(rev)              0
#define RF_20696_PLL_OVR1_ovr_rfpll_cp_pu_MASK(rev)               0x1
#define RF_20696_PLL_OVR1_ovr_ldo_1p8_pu_ldo_CP_SHIFT(rev)        5
#define RF_20696_PLL_OVR1_ovr_ldo_1p8_pu_ldo_CP_MASK(rev)         0x20
#define RF_20696_PLL_OVR1_ovr_rfpll_vco_pu_SHIFT(rev)             3
#define RF_20696_PLL_OVR1_ovr_rfpll_vco_pu_MASK(rev)              0x8
#define RF_20696_PLL_OVR1_ovr_ldo_1p8_pu_ldo_VCO_SHIFT(rev)       6
#define RF_20696_PLL_OVR1_ovr_ldo_1p8_pu_ldo_VCO_MASK(rev)        0x40
#define RF_20696_PLL_OVR1_ovr_ldo_1p8_bias_reset_CP_SHIFT(rev)    7
#define RF_20696_PLL_OVR1_ovr_ldo_1p8_bias_reset_CP_MASK(rev)     0x80
#define RF_20696_PLL_OVR1_ovr_rfpll_synth_pu_SHIFT(rev)           2
#define RF_20696_PLL_OVR1_ovr_rfpll_synth_pu_MASK(rev)            0x4
#define RF_20696_PLL_OVR1_ovr_rfpll_monitor_pu_SHIFT(rev)         9
#define RF_20696_PLL_OVR1_ovr_rfpll_monitor_pu_MASK(rev)          0x200
#define RF_20696_PLL_OVR1_ovr_rfpll_vco_buf_pu_SHIFT(rev)         1
#define RF_20696_PLL_OVR1_ovr_rfpll_vco_buf_pu_MASK(rev)          0x2
#define RF_20696_PLL_OVR1_ovr_RefDoubler_pu_pfddrv_SHIFT(rev)     12
#define RF_20696_PLL_OVR1_ovr_RefDoubler_pu_pfddrv_MASK(rev)      0x1000
#define RF_20696_PLL_OVR1_ovr_ldo_1p8_bias_reset_VCO_SHIFT(rev)   8
#define RF_20696_PLL_OVR1_ovr_ldo_1p8_bias_reset_VCO_MASK(rev)    0x100
#define RF_20696_PLL_OVR1_ovr_rfpll_rst_n_SHIFT(rev)              4
#define RF_20696_PLL_OVR1_ovr_rfpll_rst_n_MASK(rev)               0x10
#define RF_20696_PLL_OVR1_ovr_rfpll_ldo_vco_bias_reset_SHIFT(rev) 10
#define RF_20696_PLL_OVR1_ovr_rfpll_ldo_vco_bias_reset_MASK(rev)  0x400
#define RF_20696_PLL_OVR1_ovr_rfpll_ldo_cp_bias_reset_SHIFT(rev)  11
#define RF_20696_PLL_OVR1_ovr_rfpll_ldo_cp_bias_reset_MASK(rev)   0x800

/* Register RF_20696_PLL_STATUS2 */
#define RFP0_20696_PLL_STATUS2(rev)                           (0x3f | JTAG_20696_PLL0)
#define RF_20696_PLL_STATUS2_rfpll_vcocal_calCapRB_SHIFT(rev) 0
#define RF_20696_PLL_STATUS2_rfpll_vcocal_calCapRB_MASK(rev)  0x3fff

/* Register RF_20696_PLL_STATUS1 */
#define RFP0_20696_PLL_STATUS1(rev)                           (0x40 | JTAG_20696_PLL0)
#define RF_20696_PLL_STATUS1_rfpll_vcocal_done_cal_SHIFT(rev) 0
#define RF_20696_PLL_STATUS1_rfpll_vcocal_done_cal_MASK(rev)  0x1

/* Register RF_20696_PLL_VCOCAL1 */
#define RFP0_20696_PLL_VCOCAL1(rev)                                     (0x41 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_testVcoCnt_SHIFT(rev)         5
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_testVcoCnt_MASK(rev)          0x20
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_rst_n_SHIFT(rev)              7
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_rst_n_MASK(rev)               0x80
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_force_vctrl_ovr_SHIFT(rev)    2
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_force_vctrl_ovr_MASK(rev)     0x4
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_fast_settle_ovr_SHIFT(rev)    4
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_fast_settle_ovr_MASK(rev)     0x10
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_UpdateSel_SHIFT(rev)          14
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_UpdateSel_MASK(rev)           0xc000
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_RoundLSB_SHIFT(rev)           12
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_RoundLSB_MASK(rev)            0x3000
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_force_vctrl_ovrVal_SHIFT(rev) 1
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_force_vctrl_ovrVal_MASK(rev)  0x2
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_FixMSB_SHIFT(rev)             10
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_FixMSB_MASK(rev)              0xc00
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_FastSwitch_SHIFT(rev)         8
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_FastSwitch_MASK(rev)          0x300
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_fast_settle_ovrVal_SHIFT(rev) 3
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_fast_settle_ovrVal_MASK(rev)  0x8
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_enableCal_SHIFT(rev)          0
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_enableCal_MASK(rev)           0x1
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_FourthMesEn_SHIFT(rev)        6
#define RF_20696_PLL_VCOCAL1_rfpll_vcocal_FourthMesEn_MASK(rev)         0x40

/* Register RF_20696_PLL_VCOCAL2 */
#define RFP0_20696_PLL_VCOCAL2(rev)                                    (0x42 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL2_rfpll_vcocal_force_caps_ovrVal_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL2_rfpll_vcocal_force_caps_ovrVal_MASK(rev)  0xfff
#define RF_20696_PLL_VCOCAL2_rfpll_vcocal_force_caps_ovr_SHIFT(rev)    12
#define RF_20696_PLL_VCOCAL2_rfpll_vcocal_force_caps_ovr_MASK(rev)     0x1000

/* Register RF_20696_PLL_VCOCAL3 */
#define RFP0_20696_PLL_VCOCAL3(rev)                                 (0x43 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL3_rfpll_vcocal_DelayStartCold_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL3_rfpll_vcocal_DelayStartCold_MASK(rev)  0x7ff

/* Register RF_20696_PLL_VCOCAL4 */
#define RFP0_20696_PLL_VCOCAL4(rev)                                 (0x44 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL4_rfpll_vcocal_DelayStartWarm_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL4_rfpll_vcocal_DelayStartWarm_MASK(rev)  0x7ff

/* Register RF_20696_PLL_VCOCAL5 */
#define RFP0_20696_PLL_VCOCAL5(rev)                          (0x45 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL5_rfpll_vcocal_pll_val_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL5_rfpll_vcocal_pll_val_MASK(rev)  0x1fff

/* Register RF_20696_PLL_VCOCAL6 */
#define RFP0_20696_PLL_VCOCAL6(rev)                                  (0x46 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL6_rfpll_vcocal_TargetCountBase_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL6_rfpll_vcocal_TargetCountBase_MASK(rev)  0x3fff

/* Register RF_20696_PLL_VCOCAL7 */
#define RFP0_20696_PLL_VCOCAL7(rev)                               (0x47 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL7_rfpll_vcocal_XtalCount_SHIFT(rev)    0
#define RF_20696_PLL_VCOCAL7_rfpll_vcocal_XtalCount_MASK(rev)     0x1ff
#define RF_20696_PLL_VCOCAL7_rfpll_vcocal_CalCapRBMode_SHIFT(rev) 12
#define RF_20696_PLL_VCOCAL7_rfpll_vcocal_CalCapRBMode_MASK(rev)  0x7000

/* Register RF_20696_PLL_VCOCAL8 */
#define RFP0_20696_PLL_VCOCAL8(rev)                              (0x48 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL8_rfpll_vcocal_DeltaPllVal_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL8_rfpll_vcocal_DeltaPllVal_MASK(rev)  0x3ff

/* Register RF_20696_PLL_VCOCAL9 */
#define RFP0_20696_PLL_VCOCAL9(rev)                                    (0x49 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL9_rfpll_vcocal_TargetCountCenter_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL9_rfpll_vcocal_TargetCountCenter_MASK(rev)  0x3fff

/* Register RF_20696_PLL_VCOCAL10 */
#define RFP0_20696_PLL_VCOCAL10(rev)                                (0x4a | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL10_rfpll_vcocal_NormCountLeft_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL10_rfpll_vcocal_NormCountLeft_MASK(rev)  0x3ff

/* Register RF_20696_PLL_VCOCAL11 */
#define RFP0_20696_PLL_VCOCAL11(rev)                                 (0x4b | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL11_rfpll_vcocal_NormCountRight_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL11_rfpll_vcocal_NormCountRight_MASK(rev)  0x3ff

/* Register RF_20696_PLL_VCOCAL12 */
#define RFP0_20696_PLL_VCOCAL12(rev)                           (0x4c | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL12_rfpll_vcocal_InitCapA_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL12_rfpll_vcocal_InitCapA_MASK(rev)  0xfff

/* Register RF_20696_PLL_VCOCAL13 */
#define RFP0_20696_PLL_VCOCAL13(rev)                           (0x4d | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL13_rfpll_vcocal_InitCapB_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL13_rfpll_vcocal_InitCapB_MASK(rev)  0xfff

/* Register RF_20696_PLL_VCOCAL14 */
#define RFP0_20696_PLL_VCOCAL14(rev)                                     (0x4e | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL14_rfpll_vcocal_slopeOffsetUpdated_SHIFT(rev) 12
#define RF_20696_PLL_VCOCAL14_rfpll_vcocal_slopeOffsetUpdated_MASK(rev)  0x1000
#define RF_20696_PLL_VCOCAL14_rfpll_vcocal_slopeOut_SHIFT(rev)           0
#define RF_20696_PLL_VCOCAL14_rfpll_vcocal_slopeOut_MASK(rev)            0x7ff

/* Register RF_20696_PLL_VCOCAL15 */
#define RFP0_20696_PLL_VCOCAL15(rev)                          (0x4f | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL15_rfpll_vcocal_slopeIn_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL15_rfpll_vcocal_slopeIn_MASK(rev)  0x7ff

/* Register RF_20696_PLL_VCOCAL16 */
#define RFP0_20696_PLL_VCOCAL16(rev)                            (0x50 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL16_rfpll_vcocal_offsetOut_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL16_rfpll_vcocal_offsetOut_MASK(rev)  0x1fff

/* Register RF_20696_PLL_VCOCAL17 */
#define RFP0_20696_PLL_VCOCAL17(rev)                           (0x51 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL17_rfpll_vcocal_offsetIn_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL17_rfpll_vcocal_offsetIn_MASK(rev)  0x1fff

/* Register RF_20696_PLL_VCOCAL18 */
#define RFP0_20696_PLL_VCOCAL18(rev)                           (0x52 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL18_rfpll_vcocal_DelayEnd_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL18_rfpll_vcocal_DelayEnd_MASK(rev)  0x1ff

/* Register RF_20696_PLL_VCOCAL19 */
#define RFP0_20696_PLL_VCOCAL19(rev)                           (0x53 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL19_rfpll_vcocal_PauseCnt_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL19_rfpll_vcocal_PauseCnt_MASK(rev)  0x1ff

/* Register RF_20696_PLL_VCOCAL20 */
#define RFP0_20696_PLL_VCOCAL20(rev)                             (0x54 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL20_rfpll_vcocal_SpareIn_SHIFT(rev)    8
#define RF_20696_PLL_VCOCAL20_rfpll_vcocal_SpareIn_MASK(rev)     0xf00
#define RF_20696_PLL_VCOCAL20_rfpll_vcocal_ErrorThres_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL20_rfpll_vcocal_ErrorThres_MASK(rev)  0x3f

/* Register RF_20696_PLL_VCOCAL21 */
#define RFP0_20696_PLL_VCOCAL21(rev)                                     (0x55 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL21_rfpll_vcocal_force_caps2_ovr_SHIFT(rev)    12
#define RF_20696_PLL_VCOCAL21_rfpll_vcocal_force_caps2_ovr_MASK(rev)     0x1000
#define RF_20696_PLL_VCOCAL21_rfpll_vcocal_force_caps2_ovrVal_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL21_rfpll_vcocal_force_caps2_ovrVal_MASK(rev)  0xfff

/* Register RF_20696_PLL_VCOCAL22 */
#define RFP0_20696_PLL_VCOCAL22(rev)                                    (0x56 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL22_rfpll_vcocal_force_aux1_ovrVal_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL22_rfpll_vcocal_force_aux1_ovrVal_MASK(rev)  0xfff
#define RF_20696_PLL_VCOCAL22_rfpll_vcocal_force_aux1_ovr_SHIFT(rev)    12
#define RF_20696_PLL_VCOCAL22_rfpll_vcocal_force_aux1_ovr_MASK(rev)     0x1000

/* Register RF_20696_PLL_VCOCAL23 */
#define RFP0_20696_PLL_VCOCAL23(rev)                                    (0x57 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL23_rfpll_vcocal_force_aux2_ovr_SHIFT(rev)    12
#define RF_20696_PLL_VCOCAL23_rfpll_vcocal_force_aux2_ovr_MASK(rev)     0x1000
#define RF_20696_PLL_VCOCAL23_rfpll_vcocal_force_aux2_ovrVal_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL23_rfpll_vcocal_force_aux2_ovrVal_MASK(rev)  0xfff

/* Register RF_20696_PLL_VCOCAL24 */
#define RFP0_20696_PLL_VCOCAL24(rev)                                 (0x58 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL24_rfpll_vcocal_MidCodeSel_SHIFT(rev)     0
#define RF_20696_PLL_VCOCAL24_rfpll_vcocal_MidCodeSel_MASK(rev)      0x3
#define RF_20696_PLL_VCOCAL24_rfpll_vcocal_UpdateSelCoup_SHIFT(rev)  2
#define RF_20696_PLL_VCOCAL24_rfpll_vcocal_UpdateSelCoup_MASK(rev)   0xc
#define RF_20696_PLL_VCOCAL24_rfpll_vcocal_couplingMode_SHIFT(rev)   7
#define RF_20696_PLL_VCOCAL24_rfpll_vcocal_couplingMode_MASK(rev)    0x80
#define RF_20696_PLL_VCOCAL24_rfpll_vcocal_enableCoupling_SHIFT(rev) 8
#define RF_20696_PLL_VCOCAL24_rfpll_vcocal_enableCoupling_MASK(rev)  0x100
#define RF_20696_PLL_VCOCAL24_rfpll_vcocal_swapVco12_SHIFT(rev)      6
#define RF_20696_PLL_VCOCAL24_rfpll_vcocal_swapVco12_MASK(rev)       0x40
#define RF_20696_PLL_VCOCAL24_rfpll_vcocal_SecondMesEn_SHIFT(rev)    4
#define RF_20696_PLL_VCOCAL24_rfpll_vcocal_SecondMesEn_MASK(rev)     0x30

/* Register RF_20696_PLL_VCOCAL25 */
#define RFP0_20696_PLL_VCOCAL25(rev)                             (0x59 | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL25_rfpll_vcocal_couplingIn_SHIFT(rev) 0
#define RF_20696_PLL_VCOCAL25_rfpll_vcocal_couplingIn_MASK(rev)  0xff

/* Register RF_20696_PLL_VCOCAL26 */
#define RFP0_20696_PLL_VCOCAL26(rev)                              (0x5a | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL26_rfpll_vcocal_CouplThres2_SHIFT(rev) 6
#define RF_20696_PLL_VCOCAL26_rfpll_vcocal_CouplThres2_MASK(rev)  0x7fc0
#define RF_20696_PLL_VCOCAL26_rfpll_vcocal_CouplThres_SHIFT(rev)  0
#define RF_20696_PLL_VCOCAL26_rfpll_vcocal_CouplThres_MASK(rev)   0x3f

/* Register RF_20696_PLL_VCOCAL27 */
#define RFP0_20696_PLL_VCOCAL27(rev)                                  (0x5b | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL27_rfpll_vcocal_couplingOut_SHIFT(rev)     0
#define RF_20696_PLL_VCOCAL27_rfpll_vcocal_couplingOut_MASK(rev)      0xff
#define RF_20696_PLL_VCOCAL27_rfpll_vcocal_couplingUpdated_SHIFT(rev) 8
#define RF_20696_PLL_VCOCAL27_rfpll_vcocal_couplingUpdated_MASK(rev)  0x100

/* Register RF_20696_PLL_VCOCAL_OVR1 */
#define RFP0_20696_PLL_VCOCAL_OVR1(rev)                                  (0x5c | JTAG_20696_PLL0)
#define RF_20696_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_couplingIn_SHIFT(rev)  3
#define RF_20696_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_couplingIn_MASK(rev)   0x8
#define RF_20696_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_XtalCount_SHIFT(rev)   4
#define RF_20696_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_XtalCount_MASK(rev)    0x10
#define RF_20696_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_DeltaPllVal_SHIFT(rev) 5
#define RF_20696_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_DeltaPllVal_MASK(rev)  0x20
#define RF_20696_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_rst_n_SHIFT(rev)       2
#define RF_20696_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_rst_n_MASK(rev)        0x4
#define RF_20696_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_offsetIn_SHIFT(rev)    1
#define RF_20696_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_offsetIn_MASK(rev)     0x2
#define RF_20696_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_slopeIn_SHIFT(rev)     0
#define RF_20696_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_slopeIn_MASK(rev)      0x1

/* Register RF_20696_PLL_XTAL_CNT1 */
#define RFP0_20696_PLL_XTAL_CNT1(rev)                (0x5d | JTAG_20696_PLL0)
#define RF_20696_PLL_XTAL_CNT1_XtalCnt_2g_SHIFT(rev) 0
#define RF_20696_PLL_XTAL_CNT1_XtalCnt_2g_MASK(rev)  0x1ff

/* Register RF_20696_PLL_XTAL_CNT2 */
#define RFP0_20696_PLL_XTAL_CNT2(rev)                (0x5e | JTAG_20696_PLL0)
#define RF_20696_PLL_XTAL_CNT2_XtalCnt_5g_SHIFT(rev) 0
#define RF_20696_PLL_XTAL_CNT2_XtalCnt_5g_MASK(rev)  0x1ff

/* Register RF_20696_PLL_DELTAPLLVAL1 */
#define RFP0_20696_PLL_DELTAPLLVAL1(rev)                    (0x5f | JTAG_20696_PLL0)
#define RF_20696_PLL_DELTAPLLVAL1_DeltaPllVal_2g_SHIFT(rev) 0
#define RF_20696_PLL_DELTAPLLVAL1_DeltaPllVal_2g_MASK(rev)  0x3ff

/* Register RF_20696_PLL_DELTAPLLVAL2 */
#define RFP0_20696_PLL_DELTAPLLVAL2(rev)                    (0x60 | JTAG_20696_PLL0)
#define RF_20696_PLL_DELTAPLLVAL2_DeltaPllVal_5g_SHIFT(rev) 0
#define RF_20696_PLL_DELTAPLLVAL2_DeltaPllVal_5g_MASK(rev)  0x3ff

/* Register RF_20696_PLL_TARGET_COUNT0 */
#define RFP0_20696_PLL_TARGET_COUNT0(rev)                        (0x61 | JTAG_20696_PLL0)
#define RF_20696_PLL_TARGET_COUNT0_TargetCountCenter0_SHIFT(rev) 0
#define RF_20696_PLL_TARGET_COUNT0_TargetCountCenter0_MASK(rev)  0x3fff

/* Register RF_20696_PLL_TARGET_COUNT1 */
#define RFP0_20696_PLL_TARGET_COUNT1(rev)                        (0x62 | JTAG_20696_PLL0)
#define RF_20696_PLL_TARGET_COUNT1_TargetCountCenter1_SHIFT(rev) 0
#define RF_20696_PLL_TARGET_COUNT1_TargetCountCenter1_MASK(rev)  0x3fff

/* Register RF_20696_PLL_TARGET_COUNT2 */
#define RFP0_20696_PLL_TARGET_COUNT2(rev)                        (0x63 | JTAG_20696_PLL0)
#define RF_20696_PLL_TARGET_COUNT2_TargetCountCenter2_SHIFT(rev) 0
#define RF_20696_PLL_TARGET_COUNT2_TargetCountCenter2_MASK(rev)  0x3fff

/* Register RF_20696_PLL_TARGET_COUNT3 */
#define RFP0_20696_PLL_TARGET_COUNT3(rev)                        (0x64 | JTAG_20696_PLL0)
#define RF_20696_PLL_TARGET_COUNT3_TargetCountCenter3_SHIFT(rev) 0
#define RF_20696_PLL_TARGET_COUNT3_TargetCountCenter3_MASK(rev)  0x3fff

/* Register RF_20696_PLL_NORM_COUNT_L0 */
#define RFP0_20696_PLL_NORM_COUNT_L0(rev)                    (0x65 | JTAG_20696_PLL0)
#define RF_20696_PLL_NORM_COUNT_L0_NormCountLeft0_SHIFT(rev) 0
#define RF_20696_PLL_NORM_COUNT_L0_NormCountLeft0_MASK(rev)  0x3ff

/* Register RF_20696_PLL_NORM_COUNT_L1 */
#define RFP0_20696_PLL_NORM_COUNT_L1(rev)                    (0x66 | JTAG_20696_PLL0)
#define RF_20696_PLL_NORM_COUNT_L1_NormCountLeft1_SHIFT(rev) 0
#define RF_20696_PLL_NORM_COUNT_L1_NormCountLeft1_MASK(rev)  0x3ff

/* Register RF_20696_PLL_NORM_COUNT_L2 */
#define RFP0_20696_PLL_NORM_COUNT_L2(rev)                    (0x67 | JTAG_20696_PLL0)
#define RF_20696_PLL_NORM_COUNT_L2_NormCountLeft2_SHIFT(rev) 0
#define RF_20696_PLL_NORM_COUNT_L2_NormCountLeft2_MASK(rev)  0x3ff

/* Register RF_20696_PLL_NORM_COUNT_L3 */
#define RFP0_20696_PLL_NORM_COUNT_L3(rev)                    (0x68 | JTAG_20696_PLL0)
#define RF_20696_PLL_NORM_COUNT_L3_NormCountLeft3_SHIFT(rev) 0
#define RF_20696_PLL_NORM_COUNT_L3_NormCountLeft3_MASK(rev)  0x3ff

/* Register RF_20696_PLL_NORM_COUNT_R0 */
#define RFP0_20696_PLL_NORM_COUNT_R0(rev)                     (0x69 | JTAG_20696_PLL0)
#define RF_20696_PLL_NORM_COUNT_R0_NormCountRight0_SHIFT(rev) 0
#define RF_20696_PLL_NORM_COUNT_R0_NormCountRight0_MASK(rev)  0x3ff

/* Register RF_20696_PLL_NORM_COUNT_R1 */
#define RFP0_20696_PLL_NORM_COUNT_R1(rev)                     (0x6a | JTAG_20696_PLL0)
#define RF_20696_PLL_NORM_COUNT_R1_NormCountRight1_SHIFT(rev) 0
#define RF_20696_PLL_NORM_COUNT_R1_NormCountRight1_MASK(rev)  0x3ff

/* Register RF_20696_PLL_NORM_COUNT_R2 */
#define RFP0_20696_PLL_NORM_COUNT_R2(rev)                     (0x6b | JTAG_20696_PLL0)
#define RF_20696_PLL_NORM_COUNT_R2_NormCountRight2_SHIFT(rev) 0
#define RF_20696_PLL_NORM_COUNT_R2_NormCountRight2_MASK(rev)  0x3ff

/* Register RF_20696_PLL_NORM_COUNT_R3 */
#define RFP0_20696_PLL_NORM_COUNT_R3(rev)                     (0x6c | JTAG_20696_PLL0)
#define RF_20696_PLL_NORM_COUNT_R3_NormCountRight3_SHIFT(rev) 0
#define RF_20696_PLL_NORM_COUNT_R3_NormCountRight3_MASK(rev)  0x3ff

/* Register RF_20696_PLL_INIT_CAPA0 */
#define RFP0_20696_PLL_INIT_CAPA0(rev)               (0x6d | JTAG_20696_PLL0)
#define RF_20696_PLL_INIT_CAPA0_InitCapA0_SHIFT(rev) 0
#define RF_20696_PLL_INIT_CAPA0_InitCapA0_MASK(rev)  0xfff

/* Register RF_20696_PLL_INIT_CAPA1 */
#define RFP0_20696_PLL_INIT_CAPA1(rev)               (0x6e | JTAG_20696_PLL0)
#define RF_20696_PLL_INIT_CAPA1_InitCapA1_SHIFT(rev) 0
#define RF_20696_PLL_INIT_CAPA1_InitCapA1_MASK(rev)  0xfff

/* Register RF_20696_PLL_INIT_CAPA2 */
#define RFP0_20696_PLL_INIT_CAPA2(rev)               (0x6f | JTAG_20696_PLL0)
#define RF_20696_PLL_INIT_CAPA2_InitCapA2_SHIFT(rev) 0
#define RF_20696_PLL_INIT_CAPA2_InitCapA2_MASK(rev)  0xfff

/* Register RF_20696_PLL_INIT_CAPA3 */
#define RFP0_20696_PLL_INIT_CAPA3(rev)               (0x70 | JTAG_20696_PLL0)
#define RF_20696_PLL_INIT_CAPA3_InitCapA3_SHIFT(rev) 0
#define RF_20696_PLL_INIT_CAPA3_InitCapA3_MASK(rev)  0xfff

/* Register RF_20696_PLL_INIT_CAPB0 */
#define RFP0_20696_PLL_INIT_CAPB0(rev)               (0x71 | JTAG_20696_PLL0)
#define RF_20696_PLL_INIT_CAPB0_InitCapB0_SHIFT(rev) 0
#define RF_20696_PLL_INIT_CAPB0_InitCapB0_MASK(rev)  0xfff

/* Register RF_20696_PLL_INIT_CAPB1 */
#define RFP0_20696_PLL_INIT_CAPB1(rev)               (0x72 | JTAG_20696_PLL0)
#define RF_20696_PLL_INIT_CAPB1_InitCapB1_SHIFT(rev) 0
#define RF_20696_PLL_INIT_CAPB1_InitCapB1_MASK(rev)  0xfff

/* Register RF_20696_PLL_INIT_CAPB2 */
#define RFP0_20696_PLL_INIT_CAPB2(rev)               (0x73 | JTAG_20696_PLL0)
#define RF_20696_PLL_INIT_CAPB2_InitCapB2_SHIFT(rev) 0
#define RF_20696_PLL_INIT_CAPB2_InitCapB2_MASK(rev)  0xfff

/* Register RF_20696_PLL_INIT_CAPB3 */
#define RFP0_20696_PLL_INIT_CAPB3(rev)               (0x74 | JTAG_20696_PLL0)
#define RF_20696_PLL_INIT_CAPB3_InitCapB3_SHIFT(rev) 0
#define RF_20696_PLL_INIT_CAPB3_InitCapB3_MASK(rev)  0xfff

/* Register RF_20696_PLL_ERRTHRES0 */
#define RFP0_20696_PLL_ERRTHRES0(rev)                 (0x75 | JTAG_20696_PLL0)
#define RF_20696_PLL_ERRTHRES0_ErrorThres0_SHIFT(rev) 0
#define RF_20696_PLL_ERRTHRES0_ErrorThres0_MASK(rev)  0x3f

/* Register RF_20696_PLL_ERRTHRES1 */
#define RFP0_20696_PLL_ERRTHRES1(rev)                 (0x76 | JTAG_20696_PLL0)
#define RF_20696_PLL_ERRTHRES1_ErrorThres1_SHIFT(rev) 0
#define RF_20696_PLL_ERRTHRES1_ErrorThres1_MASK(rev)  0x3f

/* Register RF_20696_PLL_ERRTHRES2 */
#define RFP0_20696_PLL_ERRTHRES2(rev)                 (0x77 | JTAG_20696_PLL0)
#define RF_20696_PLL_ERRTHRES2_ErrorThres2_SHIFT(rev) 0
#define RF_20696_PLL_ERRTHRES2_ErrorThres2_MASK(rev)  0x3f

/* Register RF_20696_PLL_ERRTHRES3 */
#define RFP0_20696_PLL_ERRTHRES3(rev)                 (0x78 | JTAG_20696_PLL0)
#define RF_20696_PLL_ERRTHRES3_ErrorThres3_SHIFT(rev) 0
#define RF_20696_PLL_ERRTHRES3_ErrorThres3_MASK(rev)  0x3f

/* Register RF_20696_PLL_MUXSELECT_LINE */
#define RFP0_20696_PLL_MUXSELECT_LINE(rev)              (0x79 | JTAG_20696_PLL0)
#define RF_20696_PLL_MUXSELECT_LINE_sel_band_SHIFT(rev) 0
#define RF_20696_PLL_MUXSELECT_LINE_sel_band_MASK(rev)  0x3

/* Register RF_20696_LOGEN_REG1 */
#define RFP0_20696_LOGEN_REG1(rev)                           (0x1f5 | JTAG_20696_PLL0)
#define RF_20696_LOGEN_REG1_logen_bias_mix_qboost_SHIFT(rev) 4
#define RF_20696_LOGEN_REG1_logen_bias_mix_qboost_MASK(rev)  0x70
#define RF_20696_LOGEN_REG1_logen_bias_mix_SHIFT(rev)        13
#define RF_20696_LOGEN_REG1_logen_bias_mix_MASK(rev)         0xe000
#define RF_20696_LOGEN_REG1_logen_biascon_ptat_SHIFT(rev)    7
#define RF_20696_LOGEN_REG1_logen_biascon_ptat_MASK(rev)     0x380
#define RF_20696_LOGEN_REG1_logen_vcobuf_size_SHIFT(rev)     10
#define RF_20696_LOGEN_REG1_logen_vcobuf_size_MASK(rev)      0x1c00
#define RF_20696_LOGEN_REG1_logen_mix_ctune_SHIFT(rev)       0
#define RF_20696_LOGEN_REG1_logen_mix_ctune_MASK(rev)        0xf

/* Register RF_20696_LOGEN_REG0 */
#define RFP0_20696_LOGEN_REG0(rev)                       (0x1f6 | JTAG_20696_PLL0)
#define RF_20696_LOGEN_REG0_logen_bias_divbuf_SHIFT(rev) 8
#define RF_20696_LOGEN_REG0_logen_bias_divbuf_MASK(rev)  0x700
#define RF_20696_LOGEN_REG0_logen_vcobuf_pu_SHIFT(rev)   15
#define RF_20696_LOGEN_REG0_logen_vcobuf_pu_MASK(rev)    0x8000
#define RF_20696_LOGEN_REG0_logen_div3en_SHIFT(rev)      13
#define RF_20696_LOGEN_REG0_logen_div3en_MASK(rev)       0x2000
#define RF_20696_LOGEN_REG0_logen_pdet_pu_SHIFT(rev)     12
#define RF_20696_LOGEN_REG0_logen_pdet_pu_MASK(rev)      0x1000
#define RF_20696_LOGEN_REG0_logen_pu_SHIFT(rev)          14
#define RF_20696_LOGEN_REG0_logen_pu_MASK(rev)           0x4000
#define RF_20696_LOGEN_REG0_logen_reset1_SHIFT(rev)      11
#define RF_20696_LOGEN_REG0_logen_reset1_MASK(rev)       0x800

/* Register RF_20696_PLL_MUXSELECT_OVR */
#define RFP0_20696_PLL_MUXSELECT_OVR(rev)                      (0x1f7 | JTAG_20696_PLL0)
#define RF_20696_PLL_MUXSELECT_OVR_ovr_mux_sel_band_SHIFT(rev) 3
#define RF_20696_PLL_MUXSELECT_OVR_ovr_mux_sel_band_MASK(rev)  0x8
#define RF_20696_PLL_MUXSELECT_OVR_ovr_mux_xt_del_SHIFT(rev)   2
#define RF_20696_PLL_MUXSELECT_OVR_ovr_mux_xt_del_MASK(rev)    0x4

/* Register RF_20696_PLL_REFDOUBLER3 */
#define RFP0_20696_PLL_REFDOUBLER3(rev)                              (0x1f8 | JTAG_20696_PLL0)
#define RF_20696_PLL_REFDOUBLER3_RefDoubler_pu_pfddrv_SHIFT(rev)     7
#define RF_20696_PLL_REFDOUBLER3_RefDoubler_pu_pfddrv_MASK(rev)      0x80
#define RF_20696_PLL_REFDOUBLER3_RefDoubler_outbufPFDstrg_SHIFT(rev) 0
#define RF_20696_PLL_REFDOUBLER3_RefDoubler_outbufPFDstrg_MASK(rev)  0xf

/* Register RF_20696_PLL_REFDOUBLER2 */
#define RFP0_20696_PLL_REFDOUBLER2(rev)                                (0x1f9 | JTAG_20696_PLL0)
#define RF_20696_PLL_REFDOUBLER2_RefDoubler_pu_clkrcal_SHIFT(rev)      14
#define RF_20696_PLL_REFDOUBLER2_RefDoubler_pu_clkrcal_MASK(rev)       0x4000
#define RF_20696_PLL_REFDOUBLER2_RefDoubler_clk_rcal_strg_SHIFT(rev)   5
#define RF_20696_PLL_REFDOUBLER2_RefDoubler_clk_rcal_strg_MASK(rev)    0x1e0
#define RF_20696_PLL_REFDOUBLER2_RefDoubler_pu_clkrccal_SHIFT(rev)     13
#define RF_20696_PLL_REFDOUBLER2_RefDoubler_pu_clkrccal_MASK(rev)      0x2000
#define RF_20696_PLL_REFDOUBLER2_RefDoubler_pu_clkvcocal_SHIFT(rev)    15
#define RF_20696_PLL_REFDOUBLER2_RefDoubler_pu_clkvcocal_MASK(rev)     0x8000
#define RF_20696_PLL_REFDOUBLER2_RefDoubler_clk_vcocal_strg_SHIFT(rev) 9
#define RF_20696_PLL_REFDOUBLER2_RefDoubler_clk_vcocal_strg_MASK(rev)  0x1e00

/* Register RF_20696_PLL_REFDOUBLER1 */
#define RFP0_20696_PLL_REFDOUBLER1(rev)                                        (0x1fa | JTAG_20696_PLL0)
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_pu_SHIFT(rev)                      8
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_pu_MASK(rev)                       0x100
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_ldo_1p8_bias_reset_SHIFT(rev)      4
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_ldo_1p8_bias_reset_MASK(rev)       0x10
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_ldo_1p0_vout_sel_SHIFT(rev)        12
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_ldo_1p0_vout_sel_MASK(rev)         0xf000
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_ldo_1p8_vout_gpaio_test_en_SHIFT(rev) 2
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_ldo_1p8_vout_gpaio_test_en_MASK(rev) 0x4
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_ldo_1p0_static_load_SHIFT(rev)     5
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_ldo_1p0_static_load_MASK(rev)      0x20
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_ldo_1p8_pu_ldo_SHIFT(rev)          3
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_ldo_1p8_pu_ldo_MASK(rev)           0x8
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_ldo_1p0_lowquiescenten_SHIFT(rev)  6
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_ldo_1p0_lowquiescenten_MASK(rev)   0x40
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_delay_SHIFT(rev)                   9
#define RF_20696_PLL_REFDOUBLER1_RefDoubler_delay_MASK(rev)                    0xe00

/* Register RF_20696_FRONTLDO_OVR0 */
#define RFP0_20696_FRONTLDO_OVR0(rev)                            (0x1fb | JTAG_20696_PLL0)
#define RF_20696_FRONTLDO_OVR0_ovr_LDO1P2_pu_1p0_SHIFT(rev)      13
#define RF_20696_FRONTLDO_OVR0_ovr_LDO1P2_pu_1p0_MASK(rev)       0x2000
#define RF_20696_FRONTLDO_OVR0_ovr_LDO1P2_BG_trim_1p0_SHIFT(rev) 12
#define RF_20696_FRONTLDO_OVR0_ovr_LDO1P2_BG_trim_1p0_MASK(rev)  0x1000
#define RF_20696_FRONTLDO_OVR0_ovr_LDO1P2_cntl_en_1p0_SHIFT(rev) 15
#define RF_20696_FRONTLDO_OVR0_ovr_LDO1P2_cntl_en_1p0_MASK(rev)  0x8000
#define RF_20696_FRONTLDO_OVR0_ovr_LDO1P2_BG_en_1p0_SHIFT(rev)   14
#define RF_20696_FRONTLDO_OVR0_ovr_LDO1P2_BG_en_1p0_MASK(rev)    0x4000

/* Register RF_20696_FRONTLDO_REG2 */
#define RFP0_20696_FRONTLDO_REG2(rev)                     (0x1fc | JTAG_20696_PLL0)
#define RF_20696_FRONTLDO_REG2_LDO1P2_cntl_1p0_SHIFT(rev) 4
#define RF_20696_FRONTLDO_REG2_LDO1P2_cntl_1p0_MASK(rev)  0xfff0

/* Register RF_20696_FRONTLDO_REG1 */
#define RFP0_20696_FRONTLDO_REG1(rev)                                      (0x1fd | JTAG_20696_PLL0)
#define RF_20696_FRONTLDO_REG1_LDO1P2_BG_tc_adj_1p0_SHIFT(rev)             3
#define RF_20696_FRONTLDO_REG1_LDO1P2_BG_tc_adj_1p0_MASK(rev)              0x78
#define RF_20696_FRONTLDO_REG1_LDO1P2_LDO_current_limit_mod_1p0_SHIFT(rev) 2
#define RF_20696_FRONTLDO_REG1_LDO1P2_LDO_current_limit_mod_1p0_MASK(rev)  0x4
#define RF_20696_FRONTLDO_REG1_LDO1P2_pmod_adj_1p0_SHIFT(rev)              1
#define RF_20696_FRONTLDO_REG1_LDO1P2_pmod_adj_1p0_MASK(rev)               0x2
#define RF_20696_FRONTLDO_REG1_LDO1P2_BG_trim_1p0_SHIFT(rev)               12
#define RF_20696_FRONTLDO_REG1_LDO1P2_BG_trim_1p0_MASK(rev)                0xf000
#define RF_20696_FRONTLDO_REG1_LDO1P2_abs_adj_1p0_SHIFT(rev)               7
#define RF_20696_FRONTLDO_REG1_LDO1P2_abs_adj_1p0_MASK(rev)                0xf80

/* Register RF_20696_FRONTLDO_REG0 */
#define RFP0_20696_FRONTLDO_REG0(rev)                        (0x1fe | JTAG_20696_PLL0)
#define RF_20696_FRONTLDO_REG0_LDO1P2_BG_en_1p0_SHIFT(rev)   14
#define RF_20696_FRONTLDO_REG0_LDO1P2_BG_en_1p0_MASK(rev)    0x4000
#define RF_20696_FRONTLDO_REG0_LDO1P2_cntl_en_1p0_SHIFT(rev) 15
#define RF_20696_FRONTLDO_REG0_LDO1P2_cntl_en_1p0_MASK(rev)  0x8000
#define RF_20696_FRONTLDO_REG0_LDO1P2_pu_1p0_SHIFT(rev)      13
#define RF_20696_FRONTLDO_REG0_LDO1P2_pu_1p0_MASK(rev)       0x2000

/* Register RF_20696_PLL_OVR2 */
#define RFP0_20696_PLL_OVR2(rev)                                       (0x1ff | JTAG_20696_PLL0)
#define RF_20696_PLL_OVR2_ovr_RefDoubler_ldo_1p8_bias_reset_SHIFT(rev) 13
#define RF_20696_PLL_OVR2_ovr_RefDoubler_ldo_1p8_bias_reset_MASK(rev)  0x2000
#define RF_20696_PLL_OVR2_ovr_RefDoubler_ldo_1p8_pu_ldo_SHIFT(rev)     12
#define RF_20696_PLL_OVR2_ovr_RefDoubler_ldo_1p8_pu_ldo_MASK(rev)      0x1000

#endif /* WLC_RADIOREG_20696_H_ */
