--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Complete_Datapath.twx Complete_Datapath.ncd -o
Complete_Datapath.twr Complete_Datapath.pcf

Design file:              Complete_Datapath.ncd
Physical constraint file: Complete_Datapath.pcf
Device,package,speed:     xc6vlx75t,ff484,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
MemW_en      |    1.506(R)|      SLOW  |    0.564(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_ALU_Sel   |    1.409(R)|      SLOW  |    0.867(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Add_Src   |    2.366(R)|      SLOW  |    1.423(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label8<0> |    2.311(R)|      SLOW  |    0.919(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label8<1> |    1.692(R)|      SLOW  |    1.102(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label8<2> |    1.688(R)|      SLOW  |    0.859(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label8<3> |    1.734(R)|      SLOW  |    0.931(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label8<4> |    1.126(R)|      SLOW  |    0.917(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label8<5> |    1.195(R)|      SLOW  |    0.577(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label8<6> |   -0.256(R)|      FAST  |    1.513(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label11<0>|   -0.281(R)|      FAST  |    1.504(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label11<1>|   -0.338(R)|      FAST  |    1.644(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label11<2>|   -0.349(R)|      FAST  |    1.648(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label11<3>|   -0.415(R)|      FAST  |    1.750(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label11<4>|   -0.359(R)|      FAST  |    1.680(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label11<5>|   -0.152(R)|      FAST  |    1.319(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label11<6>|   -0.271(R)|      FAST  |    1.549(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Label11<7>|   -0.158(R)|      FAST  |    1.326(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Sel<0>    |   -0.081(R)|      FAST  |    1.585(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Sel<1>    |   -0.065(R)|      FAST  |    1.630(R)|      SLOW  |clk_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
MemR_Data<0> |        11.604(R)|      SLOW  |         3.625(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<1> |        11.381(R)|      SLOW  |         3.705(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<2> |        11.940(R)|      SLOW  |         3.715(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<3> |        11.508(R)|      SLOW  |         3.760(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<4> |        11.744(R)|      SLOW  |         3.815(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<5> |        12.355(R)|      SLOW  |         3.681(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<6> |        11.822(R)|      SLOW  |         3.882(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<7> |        11.282(R)|      SLOW  |         3.509(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<8> |        11.140(R)|      SLOW  |         3.681(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<9> |        11.565(R)|      SLOW  |         3.613(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<10>|        11.072(R)|      SLOW  |         3.769(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<11>|        11.938(R)|      SLOW  |         3.714(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<12>|        11.232(R)|      SLOW  |         3.664(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<13>|        11.269(R)|      SLOW  |         3.554(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<14>|        11.019(R)|      SLOW  |         3.444(R)|      FAST  |clk_BUFGP         |   0.000|
MemR_Data<15>|        11.375(R)|      SLOW  |         3.575(R)|      FAST  |clk_BUFGP         |   0.000|
Z            |         6.746(R)|      SLOW  |         2.826(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.722|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
PC_ALU_Sel     |MemR_Data<0>   |   10.263|
PC_ALU_Sel     |MemR_Data<1>   |   10.040|
PC_ALU_Sel     |MemR_Data<2>   |   10.599|
PC_ALU_Sel     |MemR_Data<3>   |   10.142|
PC_ALU_Sel     |MemR_Data<4>   |   10.403|
PC_ALU_Sel     |MemR_Data<5>   |   11.014|
PC_ALU_Sel     |MemR_Data<6>   |   10.451|
PC_ALU_Sel     |MemR_Data<7>   |    9.771|
PC_ALU_Sel     |MemR_Data<8>   |    9.673|
PC_ALU_Sel     |MemR_Data<9>   |   10.070|
PC_ALU_Sel     |MemR_Data<10>  |    9.695|
PC_ALU_Sel     |MemR_Data<11>  |   10.597|
PC_ALU_Sel     |MemR_Data<12>  |    9.843|
PC_ALU_Sel     |MemR_Data<13>  |    9.886|
PC_ALU_Sel     |MemR_Data<14>  |    9.678|
PC_ALU_Sel     |MemR_Data<15>  |   10.034|
---------------+---------------+---------+


Analysis completed Tue Jul  1 16:03:02 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 591 MB



