// Seed: 1312815734
module module_0;
  wire id_1;
  wire id_2;
  assign module_1.type_2 = 0;
  assign id_1 = id_2;
  logic [7:0] id_3;
  assign id_3[1] = 1'h0;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input wand id_2,
    output tri id_3,
    input wand id_4,
    input tri0 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    output tri id_9,
    input uwire id_10,
    input supply0 id_11
);
  wire id_13;
  module_0 modCall_1 ();
endmodule
