{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608857385550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608857385561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 18:49:45 2020 " "Processing started: Thu Dec 24 18:49:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608857385561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857385561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857385561 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608857387078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608857387079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05.v 3 3 " "Found 3 design units, including 3 entities, in source file lab05.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab05 " "Found entity 1: lab05" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608857401410 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitwise_adder " "Found entity 2: bitwise_adder" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608857401410 ""} { "Info" "ISGN_ENTITY_NAME" "3 display " "Found entity 3: display" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608857401410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401410 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab05.v(21) " "Verilog HDL Instantiation warning at lab05.v(21): instance has no name" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608857401412 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab05.v(22) " "Verilog HDL Instantiation warning at lab05.v(22): instance has no name" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608857401412 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab05.v(23) " "Verilog HDL Instantiation warning at lab05.v(23): instance has no name" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608857401412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab05 " "Elaborating entity \"lab05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608857401492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_adder bitwise_adder:bit0 " "Elaborating entity \"bitwise_adder\" for hierarchy \"bitwise_adder:bit0\"" {  } { { "lab05.v" "bit0" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608857401497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:comb_4 " "Elaborating entity \"display\" for hierarchy \"display:comb_4\"" {  } { { "lab05.v" "comb_4" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608857401505 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab05.v(58) " "Verilog HDL Case Statement warning at lab05.v(58): incomplete case statement has no default case item" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1608857401507 "|lab05|display:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD1 lab05.v(57) " "Verilog HDL Always Construct warning at lab05.v(57): inferring latch(es) for variable \"SSD1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608857401507 "|lab05|display:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD0 lab05.v(57) " "Verilog HDL Always Construct warning at lab05.v(57): inferring latch(es) for variable \"SSD0\", which holds its previous value in one or more paths through the always construct" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608857401507 "|lab05|display:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD0\[0\] lab05.v(57) " "Inferred latch for \"SSD0\[0\]\" at lab05.v(57)" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401507 "|lab05|display:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD0\[1\] lab05.v(57) " "Inferred latch for \"SSD0\[1\]\" at lab05.v(57)" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401508 "|lab05|display:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD0\[2\] lab05.v(57) " "Inferred latch for \"SSD0\[2\]\" at lab05.v(57)" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401508 "|lab05|display:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD0\[3\] lab05.v(57) " "Inferred latch for \"SSD0\[3\]\" at lab05.v(57)" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401508 "|lab05|display:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD0\[4\] lab05.v(57) " "Inferred latch for \"SSD0\[4\]\" at lab05.v(57)" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401508 "|lab05|display:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD0\[5\] lab05.v(57) " "Inferred latch for \"SSD0\[5\]\" at lab05.v(57)" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401508 "|lab05|display:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD0\[6\] lab05.v(57) " "Inferred latch for \"SSD0\[6\]\" at lab05.v(57)" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401508 "|lab05|display:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD1\[0\] lab05.v(57) " "Inferred latch for \"SSD1\[0\]\" at lab05.v(57)" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401508 "|lab05|display:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD1\[1\] lab05.v(57) " "Inferred latch for \"SSD1\[1\]\" at lab05.v(57)" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401508 "|lab05|display:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD1\[2\] lab05.v(57) " "Inferred latch for \"SSD1\[2\]\" at lab05.v(57)" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401508 "|lab05|display:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD1\[3\] lab05.v(57) " "Inferred latch for \"SSD1\[3\]\" at lab05.v(57)" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401508 "|lab05|display:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD1\[4\] lab05.v(57) " "Inferred latch for \"SSD1\[4\]\" at lab05.v(57)" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401508 "|lab05|display:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD1\[5\] lab05.v(57) " "Inferred latch for \"SSD1\[5\]\" at lab05.v(57)" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401508 "|lab05|display:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD1\[6\] lab05.v(57) " "Inferred latch for \"SSD1\[6\]\" at lab05.v(57)" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857401508 "|lab05|display:comb_4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_5\|SSD1\[0\] " "LATCH primitive \"display:comb_5\|SSD1\[0\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_5\|SSD1\[1\] " "LATCH primitive \"display:comb_5\|SSD1\[1\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_5\|SSD1\[2\] " "LATCH primitive \"display:comb_5\|SSD1\[2\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_5\|SSD1\[3\] " "LATCH primitive \"display:comb_5\|SSD1\[3\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_5\|SSD1\[6\] " "LATCH primitive \"display:comb_5\|SSD1\[6\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_4\|SSD1\[0\] " "LATCH primitive \"display:comb_4\|SSD1\[0\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_4\|SSD1\[1\] " "LATCH primitive \"display:comb_4\|SSD1\[1\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_4\|SSD1\[2\] " "LATCH primitive \"display:comb_4\|SSD1\[2\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_4\|SSD1\[3\] " "LATCH primitive \"display:comb_4\|SSD1\[3\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_4\|SSD1\[6\] " "LATCH primitive \"display:comb_4\|SSD1\[6\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_5\|SSD0\[0\] " "LATCH primitive \"display:comb_5\|SSD0\[0\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_5\|SSD0\[1\] " "LATCH primitive \"display:comb_5\|SSD0\[1\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_5\|SSD0\[2\] " "LATCH primitive \"display:comb_5\|SSD0\[2\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_5\|SSD0\[3\] " "LATCH primitive \"display:comb_5\|SSD0\[3\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_5\|SSD0\[4\] " "LATCH primitive \"display:comb_5\|SSD0\[4\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_5\|SSD0\[5\] " "LATCH primitive \"display:comb_5\|SSD0\[5\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_5\|SSD0\[6\] " "LATCH primitive \"display:comb_5\|SSD0\[6\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_4\|SSD0\[0\] " "LATCH primitive \"display:comb_4\|SSD0\[0\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_4\|SSD0\[1\] " "LATCH primitive \"display:comb_4\|SSD0\[1\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_4\|SSD0\[2\] " "LATCH primitive \"display:comb_4\|SSD0\[2\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_4\|SSD0\[3\] " "LATCH primitive \"display:comb_4\|SSD0\[3\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_4\|SSD0\[4\] " "LATCH primitive \"display:comb_4\|SSD0\[4\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_4\|SSD0\[5\] " "LATCH primitive \"display:comb_4\|SSD0\[5\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_4\|SSD0\[6\] " "LATCH primitive \"display:comb_4\|SSD0\[6\]\" is permanently enabled" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608857401857 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608857402112 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display:comb_6\|SSD1\[6\] display:comb_6\|SSD1\[0\] " "Duplicate LATCH primitive \"display:comb_6\|SSD1\[6\]\" merged with LATCH primitive \"display:comb_6\|SSD1\[0\]\"" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608857402118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display:comb_6\|SSD1\[3\] display:comb_6\|SSD1\[0\] " "Duplicate LATCH primitive \"display:comb_6\|SSD1\[3\]\" merged with LATCH primitive \"display:comb_6\|SSD1\[0\]\"" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608857402118 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1608857402118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_6\|SSD0\[0\] " "Latch display:comb_6\|SSD0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bitwise_adder:bit1\|sum " "Ports D and ENA on the latch are fed by the same signal bitwise_adder:bit1\|sum" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608857402119 ""}  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608857402119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_6\|SSD0\[1\] " "Latch display:comb_6\|SSD0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bitwise_adder:bit2\|cout " "Ports D and ENA on the latch are fed by the same signal bitwise_adder:bit2\|cout" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608857402119 ""}  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608857402119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_6\|SSD0\[2\] " "Latch display:comb_6\|SSD0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608857402119 ""}  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608857402119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_6\|SSD0\[3\] " "Latch display:comb_6\|SSD0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bitwise_adder:bit2\|cout " "Ports D and ENA on the latch are fed by the same signal bitwise_adder:bit2\|cout" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608857402119 ""}  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608857402119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_6\|SSD0\[4\] " "Latch display:comb_6\|SSD0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608857402120 ""}  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608857402120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_6\|SSD0\[5\] " "Latch display:comb_6\|SSD0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bitwise_adder:bit2\|cout " "Ports D and ENA on the latch are fed by the same signal bitwise_adder:bit2\|cout" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608857402120 ""}  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608857402120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_6\|SSD0\[6\] " "Latch display:comb_6\|SSD0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bitwise_adder:bit2\|cout " "Ports D and ENA on the latch are fed by the same signal bitwise_adder:bit2\|cout" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608857402121 ""}  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608857402121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_6\|SSD1\[0\] " "Latch display:comb_6\|SSD1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bitwise_adder:bit3\|cout " "Ports D and ENA on the latch are fed by the same signal bitwise_adder:bit3\|cout" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608857402121 ""}  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608857402121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_6\|SSD1\[1\] " "Latch display:comb_6\|SSD1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bitwise_adder:bit1\|sum " "Ports D and ENA on the latch are fed by the same signal bitwise_adder:bit1\|sum" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608857402121 ""}  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608857402121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_6\|SSD1\[2\] " "Latch display:comb_6\|SSD1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bitwise_adder:bit1\|sum " "Ports D and ENA on the latch are fed by the same signal bitwise_adder:bit1\|sum" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608857402122 ""}  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608857402122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_6\|SSD1\[4\] " "Latch display:comb_6\|SSD1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bitwise_adder:bit1\|sum " "Ports D and ENA on the latch are fed by the same signal bitwise_adder:bit1\|sum" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608857402122 ""}  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608857402122 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608857402155 "|lab05|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608857402155 "|lab05|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608857402155 "|lab05|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608857402155 "|lab05|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608857402155 "|lab05|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608857402155 "|lab05|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608857402155 "|lab05|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608857402155 "|lab05|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608857402155 "|lab05|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608857402155 "|lab05|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab05.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/05 - 4-bit BCD Adder/lab05/lab05.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608857402155 "|lab05|HEX5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608857402155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608857402255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608857402625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608857402625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608857402684 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608857402684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608857402684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608857402684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608857402705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 18:50:02 2020 " "Processing ended: Thu Dec 24 18:50:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608857402705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608857402705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608857402705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608857402705 ""}
