// Seed: 2265762863
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri0 id_3,
    input wand id_4,
    output wand id_5,
    input tri0 id_6,
    output tri0 id_7,
    output wire id_8
);
endmodule
module module_0 (
    output tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    output logic id_3,
    output tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wor module_1,
    input wand id_8,
    input tri0 id_9,
    output wand id_10
);
  always id_3 <= #id_8 id_9;
  assign id_3 = -1 ^ !id_7;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_1,
      id_6,
      id_9,
      id_0,
      id_1,
      id_10,
      id_10
  );
  assign modCall_1.id_4 = 0;
endmodule
