{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434388504463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434388504468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 19:15:04 2015 " "Processing started: Mon Jun 15 19:15:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434388504468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434388504468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PR_test -c ReconfigRev " "Command: quartus_map --read_settings_files=on --write_settings_files=off PR_test -c ReconfigRev" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434388504468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1434388505170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ticker_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ticker_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ticker_disp-behavior " "Found design unit 1: ticker_disp-behavior" {  } { { "ticker_disp.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/ticker_disp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533838 ""} { "Info" "ISGN_ENTITY_NAME" "1 ticker_disp " "Found entity 1: ticker_disp" {  } { { "ticker_disp.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/ticker_disp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388533838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_test_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr_test_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PR_test_top-behv " "Found design unit 1: PR_test_top-behv" {  } { { "PR_test_top.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533841 ""} { "Info" "ISGN_ENTITY_NAME" "1 PR_test_top " "Found entity 1: PR_test_top" {  } { { "PR_test_top.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388533841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freeze_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freeze_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freeze_region-behv " "Found design unit 1: freeze_region-behv" {  } { { "freeze_region.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/freeze_region.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533844 ""} { "Info" "ISGN_ENTITY_NAME" "1 freeze_region " "Found entity 1: freeze_region" {  } { { "freeze_region.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/freeze_region.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388533844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr_states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr_states-rtl " "Found design unit 1: pr_states-rtl" {  } { { "pr_states.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_states.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533846 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr_states " "Found entity 1: pr_states" {  } { { "pr_states.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_states.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388533846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_engine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr_engine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr_engine-behv " "Found design unit 1: pr_engine-behv" {  } { { "pr_engine.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_engine.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533849 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr_engine " "Found entity 1: pr_engine" {  } { { "pr_engine.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_engine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388533849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_cb_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr_cb_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr_cb_interface-behv " "Found design unit 1: pr_cb_interface-behv" {  } { { "pr_cb_interface.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_interface.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533852 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr_cb_interface " "Found entity 1: pr_cb_interface" {  } { { "pr_cb_interface.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_interface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388533852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_user_host.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr_user_host.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr_user_host-behv " "Found design unit 1: pr_user_host-behv" {  } { { "pr_user_host.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_user_host.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533855 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr_user_host " "Found entity 1: pr_user_host" {  } { { "pr_user_host.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_user_host.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388533855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_cb_states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr_cb_states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr_cb_states-behv " "Found design unit 1: pr_cb_states-behv" {  } { { "pr_cb_states.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_states.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533858 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr_cb_states " "Found entity 1: pr_cb_states" {  } { { "pr_cb_states.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_states.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388533858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bitstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_bitstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_bitstream-behv " "Found design unit 1: rom_bitstream-behv" {  } { { "rom_bitstream.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/rom_bitstream.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533860 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_bitstream " "Found entity 1: rom_bitstream" {  } { { "rom_bitstream.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/rom_bitstream.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388533860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "persona1_rom_pr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file persona1_rom_pr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 persona1_rom_pr-behv " "Found design unit 1: persona1_rom_pr-behv" {  } { { "persona1_rom_pr.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/persona1_rom_pr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533863 ""} { "Info" "ISGN_ENTITY_NAME" "1 persona1_rom_pr " "Found entity 1: persona1_rom_pr" {  } { { "persona1_rom_pr.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/persona1_rom_pr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388533863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "persona2_rom_pr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file persona2_rom_pr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 persona2_rom_pr-behv " "Found design unit 1: persona2_rom_pr-behv" {  } { { "persona2_rom_pr.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/persona2_rom_pr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533866 ""} { "Info" "ISGN_ENTITY_NAME" "1 persona2_rom_pr " "Found entity 1: persona2_rom_pr" {  } { { "persona2_rom_pr.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/persona2_rom_pr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388533866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_wrapper_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_wrapper_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_wrapper-behv " "Found design unit 1: led_wrapper-behv" {  } { { "led_wrapper_2.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/led_wrapper_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533869 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_wrapper " "Found entity 1: led_wrapper" {  } { { "led_wrapper_2.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/led_wrapper_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388533869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_flash_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_flash_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_flash-behavior " "Found design unit 1: led_flash-behavior" {  } { { "led_flash_2.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/led_flash_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533873 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_flash " "Found entity 1: led_flash" {  } { { "led_flash_2.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/led_flash_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388533873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388533873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PR_test_top " "Elaborating entity \"PR_test_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1434388533978 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pr_freeze_reg1 PR_test_top.vhd(81) " "Verilog HDL or VHDL warning at PR_test_top.vhd(81): object \"pr_freeze_reg1\" assigned a value but never read" {  } { { "PR_test_top.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434388533980 "|PR_test_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "really_done PR_test_top.vhd(82) " "Verilog HDL or VHDL warning at PR_test_top.vhd(82): object \"really_done\" assigned a value but never read" {  } { { "PR_test_top.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434388533980 "|PR_test_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED\[3..0\] PR_test_top.vhd(23) " "Using initial value X (don't care) for net \"LED\[3..0\]\" at PR_test_top.vhd(23)" {  } { { "PR_test_top.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434388533980 "|PR_test_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freeze_region freeze_region:freeze_region_inst " "Elaborating entity \"freeze_region\" for hierarchy \"freeze_region:freeze_region_inst\"" {  } { { "PR_test_top.vhd" "freeze_region_inst" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388533981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_wrapper freeze_region:freeze_region_inst\|led_wrapper:led_wrapper_inst " "Elaborating entity \"led_wrapper\" for hierarchy \"freeze_region:freeze_region_inst\|led_wrapper:led_wrapper_inst\"" {  } { { "freeze_region.vhd" "led_wrapper_inst" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/freeze_region.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388533983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_flash freeze_region:freeze_region_inst\|led_wrapper:led_wrapper_inst\|led_flash:led_flash_inst " "Elaborating entity \"led_flash\" for hierarchy \"freeze_region:freeze_region_inst\|led_wrapper:led_wrapper_inst\|led_flash:led_flash_inst\"" {  } { { "led_wrapper_2.vhd" "led_flash_inst" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/led_wrapper_2.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388533985 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "max_count led_flash_2.vhd(12) " "VHDL Signal Declaration warning at led_flash_2.vhd(12): used explicit default value for signal \"max_count\" because signal was never assigned a value" {  } { { "led_flash_2.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/led_flash_2.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1434388533987 "|PR_test_top|freeze_region:freeze_region_inst|led_wrapper:led_wrapper_inst|led_flash:led_flash_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_user_host pr_user_host:pr_user_host_inst " "Elaborating entity \"pr_user_host\" for hierarchy \"pr_user_host:pr_user_host_inst\"" {  } { { "PR_test_top.vhd" "pr_user_host_inst" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_states pr_user_host:pr_user_host_inst\|pr_states:pr_states_inst " "Elaborating entity \"pr_states\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_states:pr_states_inst\"" {  } { { "pr_user_host.vhd" "pr_states_inst" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_user_host.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_engine pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst " "Elaborating entity \"pr_engine\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\"" {  } { { "pr_user_host.vhd" "pr_engine_inst" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_user_host.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_bitstream pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst " "Elaborating entity \"rom_bitstream\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\"" {  } { { "pr_engine.vhd" "rom_bitstream_inst" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_engine.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "persona1_rom_pr pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst " "Elaborating entity \"persona1_rom_pr\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\"" {  } { { "rom_bitstream.vhd" "persona1_rom_pr_inst" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/rom_bitstream.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\"" {  } { { "persona1_rom_pr.vhd" "altsyncram_component" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/persona1_rom_pr.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\"" {  } { { "persona1_rom_pr.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/persona1_rom_pr.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434388534097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file persona1_rom_pr.mif " "Parameter \"init_file\" = \"persona1_rom_pr.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 650000 " "Parameter \"numwords_a\" = \"650000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 20 " "Parameter \"widthad_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534100 ""}  } { { "persona1_rom_pr.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/persona1_rom_pr.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434388534100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_75k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75k1 " "Found entity 1: altsyncram_75k1" {  } { { "db/altsyncram_75k1.tdf" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/db/altsyncram_75k1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388534651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388534651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_75k1 pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\|altsyncram_75k1:auto_generated " "Elaborating entity \"altsyncram_75k1\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\|altsyncram_75k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_q2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_q2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_q2a " "Found entity 1: decode_q2a" {  } { { "db/decode_q2a.tdf" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/db/decode_q2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388534787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388534787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_q2a pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\|altsyncram_75k1:auto_generated\|decode_q2a:rden_decode " "Elaborating entity \"decode_q2a\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\|altsyncram_75k1:auto_generated\|decode_q2a:rden_decode\"" {  } { { "db/altsyncram_75k1.tdf" "rden_decode" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/db/altsyncram_75k1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0jb " "Found entity 1: mux_0jb" {  } { { "db/mux_0jb.tdf" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/db/mux_0jb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434388534968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434388534968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0jb pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\|altsyncram_75k1:auto_generated\|mux_0jb:mux2 " "Elaborating entity \"mux_0jb\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\|altsyncram_75k1:auto_generated\|mux_0jb:mux2\"" {  } { { "db/altsyncram_75k1.tdf" "mux2" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/db/altsyncram_75k1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388534969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "persona2_rom_pr pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona2_rom_pr:persona2_rom_pr_inst " "Elaborating entity \"persona2_rom_pr\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona2_rom_pr:persona2_rom_pr_inst\"" {  } { { "rom_bitstream.vhd" "persona2_rom_pr_inst" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/rom_bitstream.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388535062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_cb_interface pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|pr_cb_interface:pr_cb_interface_inst " "Elaborating entity \"pr_cb_interface\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|pr_cb_interface:pr_cb_interface_inst\"" {  } { { "pr_engine.vhd" "pr_cb_interface_inst" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_engine.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388535115 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "crc_error_reg pr_cb_interface.vhd(53) " "Verilog HDL or VHDL warning at pr_cb_interface.vhd(53): object \"crc_error_reg\" assigned a value but never read" {  } { { "pr_cb_interface.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_interface.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434388535117 "|PR_test_top|pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|pr_cb_interface:pr_cb_interface_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_cb_states pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|pr_cb_interface:pr_cb_interface_inst\|pr_cb_states:pr_cb_states_inst " "Elaborating entity \"pr_cb_states\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|pr_cb_interface:pr_cb_interface_inst\|pr_cb_states:pr_cb_states_inst\"" {  } { { "pr_cb_interface.vhd" "pr_cb_states_inst" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_interface.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388535118 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "really_done pr_cb_states.vhd(15) " "VHDL Signal Declaration warning at pr_cb_states.vhd(15): used implicit default value for signal \"really_done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pr_cb_states.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_states.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1434388535120 "|PR_test_top|pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|pr_cb_interface:pr_cb_interface_inst|pr_cb_states:pr_cb_states_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ticker_disp ticker_disp:ticker_inst " "Elaborating entity \"ticker_disp\" for hierarchy \"ticker_disp:ticker_inst\"" {  } { { "PR_test_top.vhd" "ticker_inst" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434388535122 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "max_count ticker_disp.vhd(18) " "VHDL Signal Declaration warning at ticker_disp.vhd(18): used explicit default value for signal \"max_count\" because signal was never assigned a value" {  } { { "ticker_disp.vhd" "" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/ticker_disp.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1434388535125 "|PR_test_top|ticker_disp:ticker_inst"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "led_wrapper:led_wrapper_inst " "Partition \"led_wrapper:led_wrapper_inst\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1434388536606 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1434388536606 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_INPUT_PERSONA" "Top " "Partition \"Top\" does not require synthesis because it has an input persona" {  } {  } 0 12226 "Partition \"%1!s!\" does not require synthesis because it has an input persona" 0 0 "Quartus II" 0 -1 1434388536606 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1434388536606 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "led_wrapper:led_wrapper_inst " "Starting Logic Optimization and Technology Mapping for Partition led_wrapper:led_wrapper_inst" {  } { { "freeze_region.vhd" "led_wrapper_inst" { Text "C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/freeze_region.vhd" 34 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 -1 1434388538851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "led_wrapper:led_wrapper_inst " "Timing-Driven Synthesis is running on partition \"led_wrapper:led_wrapper_inst\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434388539238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1434388539873 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1434388539873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Implemented 187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1434388539873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1434388539873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "824 " "Peak virtual memory: 824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434388540319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 19:15:40 2015 " "Processing ended: Mon Jun 15 19:15:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434388540319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434388540319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434388540319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434388540319 ""}
