
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.54

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: state[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_cyc_o$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[3]$_DFF_P_/CK (DFF_X2)
     4    8.97    0.02    0.08    0.08 ^ state[3]$_DFF_P_/QN (DFF_X2)
                                         _004_ (net)
                  0.02    0.00    0.08 ^ _712_/B1 (AOI221_X2)
     1    1.76    0.01    0.02    0.10 v _712_/ZN (AOI221_X2)
                                         _076_ (net)
                  0.01    0.00    0.10 v wb_cyc_o$_SDFF_PN0_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wb_cyc_o$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wb_rty_i (input port clocked by core_clock)
Endpoint: wb_cyc_o$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.04    0.00    0.00    0.20 v wb_rty_i (in)
                                         wb_rty_i (net)
                  0.00    0.00    0.20 v input70/A (BUF_X1)
     3    6.87    0.01    0.03    0.23 v input70/Z (BUF_X1)
                                         net70 (net)
                  0.01    0.00    0.23 v _486_/A3 (OR3_X1)
     3    4.58    0.02    0.09    0.32 v _486_/ZN (OR3_X1)
                                         _137_ (net)
                  0.02    0.00    0.32 v _711_/B (MUX2_X1)
     1    2.72    0.01    0.06    0.38 v _711_/Z (MUX2_X1)
                                         _289_ (net)
                  0.01    0.00    0.38 v _712_/C1 (AOI221_X2)
     1    1.84    0.04    0.04    0.42 ^ _712_/ZN (AOI221_X2)
                                         _076_ (net)
                  0.04    0.00    0.42 ^ wb_cyc_o$_SDFF_PN0_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ wb_cyc_o$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wb_rty_i (input port clocked by core_clock)
Endpoint: wb_cyc_o$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.04    0.00    0.00    0.20 v wb_rty_i (in)
                                         wb_rty_i (net)
                  0.00    0.00    0.20 v input70/A (BUF_X1)
     3    6.87    0.01    0.03    0.23 v input70/Z (BUF_X1)
                                         net70 (net)
                  0.01    0.00    0.23 v _486_/A3 (OR3_X1)
     3    4.58    0.02    0.09    0.32 v _486_/ZN (OR3_X1)
                                         _137_ (net)
                  0.02    0.00    0.32 v _711_/B (MUX2_X1)
     1    2.72    0.01    0.06    0.38 v _711_/Z (MUX2_X1)
                                         _289_ (net)
                  0.01    0.00    0.38 v _712_/C1 (AOI221_X2)
     1    1.84    0.04    0.04    0.42 ^ _712_/ZN (AOI221_X2)
                                         _076_ (net)
                  0.04    0.00    0.42 ^ wb_cyc_o$_SDFF_PN0_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ wb_cyc_o$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.15231916308403015

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7672

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
12.19804573059082

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8833

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: retry_count[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ state[1]$_DFF_P_/CK (DFF_X1)
   0.09    0.09 ^ state[1]$_DFF_P_/Q (DFF_X1)
   0.03    0.12 ^ _464_/Z (BUF_X4)
   0.03    0.14 ^ _466_/ZN (OR2_X1)
   0.03    0.17 ^ _467_/Z (BUF_X4)
   0.03    0.20 v _497_/ZN (NAND3_X2)
   0.08    0.29 v _598_/ZN (OR3_X1)
   0.03    0.32 ^ _599_/ZN (AOI21_X1)
   0.00    0.32 ^ retry_count[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.32   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ retry_count[2]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.03    0.97   library setup time
           0.97   data required time
---------------------------------------------------------
           0.97   data required time
          -0.32   data arrival time
---------------------------------------------------------
           0.65   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_cyc_o$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ state[3]$_DFF_P_/CK (DFF_X2)
   0.08    0.08 ^ state[3]$_DFF_P_/QN (DFF_X2)
   0.02    0.10 v _712_/ZN (AOI221_X2)
   0.00    0.10 v wb_cyc_o$_SDFF_PN0_/D (DFF_X1)
           0.10   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ wb_cyc_o$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.4244

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.5366

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
126.437323

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.75e-04   2.10e-05   8.91e-06   8.05e-04  71.2%
Combinational          2.08e-04   1.01e-04   1.66e-05   3.26e-04  28.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.83e-04   1.22e-04   2.55e-05   1.13e-03 100.0%
                          86.9%      10.8%       2.3%
