
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version T-2022.03 for linux64 - Feb 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
#Read All Files
read_file -format verilog  LEDDC.v
Loading db file '/RAID2/COURSE/si2_contest/si2_contest004/IC_CONTEST/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'
Loading db file '/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/04_MEM/sram_512x16_slow_syn.db'
Loading db file '/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/04_MEM/sram_256x16_slow_syn.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'sram_512x16'
  Loading link library 'sram_256x16'
  Loading link library 'gtech'
Loading verilog file '/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v
Warning:  /RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v:167: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v:330: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v:330: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v:329: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v:328: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v:352: A unnamed generate block with an LRM-defined name 'genblk3' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v:130: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 129 in file
	'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           130            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 198 in file
	'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           199            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 256 in file
	'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           259            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 305 in file
	'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           306            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine LEDDC line 98 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      round_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LEDDC line 110 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| sel_RSRAM_flag_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LEDDC line 121 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ci_state_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LEDDC line 144 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    read_cnt_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    read_cnt_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LEDDC line 155 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pxl_nxt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LEDDC line 168 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pxl_nxt_reg     | Flip-flop |  240  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LEDDC line 190 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     c_state_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LEDDC line 212 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sel_SRAM_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LEDDC line 225 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    scan_cnt_reg     | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LEDDC line 236 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     in_data_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LEDDC line 256 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|       cs_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LEDDC line 285 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cnt_pwm_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LEDDC line 300 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cnt_round_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LEDDC line 331 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pxl_current_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LEDDC line 338 in file
		'/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pxl_current_reg   | Flip-flop |  240  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.db:LEDDC'
Loaded 1 design.
Current design is 'LEDDC'.
LEDDC
#read_file -format sverilog  LASER.v
current_design LEDDC
Current design is 'LEDDC'.
{LEDDC}
link

  Linking design 'LEDDC'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  LEDDC                       /RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC.db
  slow (library)              /RAID2/COURSE/si2_contest/si2_contest004/IC_CONTEST/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db
  sram_512x16 (library)       /RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/04_MEM/sram_512x16_slow_syn.db
  sram_256x16 (library)       /RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/04_MEM/sram_256x16_slow_syn.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/2022.03/libraries/syn/dw_foundation.sldb

1
#Setting Clock Constraints
source -echo -verbose LEDDC_DC.sdc
# operating conditions and boundary conditions #
create_clock -name DCK  -period 1300   [get_ports  DCK] 
1
create_clock -name GCK  -period 4.50   [get_ports  GCK]
1
set_dont_touch_network      [all_clocks]
1
set_fix_hold                [all_clocks]
1
set_clock_uncertainty  0.1  [all_clocks]
1
set_clock_latency      1.0  [all_clocks]
1
set_ideal_network           [get_ports DCK]
1
set_ideal_network           [get_ports GCK]
1
#Don't touch the basic env setting as below
set_input_delay  -max 1.0   -clock DCK [remove_from_collection [all_inputs] [get_ports {DCK GCK Vsync mode}]]
1
set_input_delay  -min 0.0   -clock DCK [remove_from_collection [all_inputs] [get_ports {DCK GCK Vsync mode}]]
1
set_input_delay  -max 1.0   -clock GCK [get_ports Vsync]
1
set_input_delay  -min 0.0   -clock GCK [get_ports Vsync]
1
set_output_delay -max 1.0   -clock GCK [get_ports OUT*]
1
set_output_delay -min 0.0   -clock GCK [get_ports OUT*]
1
set_load         0.1   [all_outputs]
1
set_drive        0.1   [all_inputs]
1
set_operating_conditions -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
1
set_wire_load_model -name tsmc13_wl10 -library slow                        
1
set_max_fanout 6 [all_inputs]
1
set_false_path -from DCK  -to GCK
1
set_false_path -from GCK  -to DCK                       
1
1
check_design
1
set high_fanout_net_threshold 0
0
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#set_max_area 0
#Synthesis all design
#compile -map_effort high -area_effort high
#compile -map_effort high -area_effort high -inc
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/04_MEM/sram_512x16_slow_syn.db"
Analyzing: "/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/04_MEM/sram_256x16_slow_syn.db"
Analyzing: "/RAID2/COURSE/si2_contest/si2_contest004/IC_CONTEST/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 4883                                   |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 577                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 3                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 2                                      |
| Number of Dont Touch cells                              | 1167                                   |
| Number of Dont Touch nets                               | 2                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'LEDDC'

  Loading target library 'sram_512x16'
  Loading target library 'sram_256x16'
Loaded alib file './alib-52/slow.db.alib'
Loaded alib file './alib-52/sram_512x16_slow_syn.db.alib' (placeholder)
Loaded alib file './alib-52/sram_256x16_slow_syn.db.alib' (placeholder)
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'LEDDC'
 Implement Synthetic for 'LEDDC'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'LEDDC'. (DDB-72)
  Mapping Optimization (Phase 1)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04  214880.1      0.00       0.0     240.7                           406022176.0000      0.00  
    0:00:04  214880.1      0.00       0.0     240.7                           406022176.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:04  214880.1      0.00       0.0     240.7                           406022176.0000      0.00  
    0:00:05  214880.1      0.00       0.0     240.7                           406022176.0000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:05  187608.0      0.59      54.5     124.9                           380048672.0000      0.00  
    0:00:07  189210.3      0.00       0.0     201.4                           380813344.0000      0.00  
    0:00:07  189210.3      0.00       0.0     201.4                           380813344.0000      0.00  
    0:00:07  189210.3      0.00       0.0     201.4                           380813344.0000      0.00  
    0:00:07  189210.3      0.00       0.0     201.4                           380813344.0000      0.00  
    0:00:08  189210.3      0.00       0.0     201.4                           380813344.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08  188930.3      0.00       0.0     195.4                           380526624.0000      0.00  
    0:00:08  188930.3      0.00       0.0     195.4                           380526624.0000      0.00  
    0:00:08  188930.3      0.00       0.0     195.4                           380526624.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  


  Beginning Design Rule Fixing  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:08  188665.5      0.00       0.0     195.4                           380309248.0000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:08  188524.6      0.00       0.0       0.0                           380293664.0000      0.00  
    0:00:08  188524.6      0.00       0.0       0.0                           380293664.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:08  188524.6      0.00       0.0       0.0                           380293664.0000      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09  186698.2      0.00       0.0       0.0                           378145888.0000      0.00  
    0:00:10  185885.1      0.00       0.0       0.0                           377077568.0000      0.00  
    0:00:10  185885.1      0.00       0.0       0.0                           377077568.0000      0.00  
    0:00:10  185885.1      0.00       0.0       0.0                           377077568.0000      0.00  
    0:00:10  185885.1      0.00       0.0       0.0                           377077568.0000      0.00  
    0:00:10  185786.7      0.00       0.0       0.0                           376977152.0000      0.00  
    0:00:10  185786.7      0.00       0.0       0.0                           376977152.0000      0.00  
    0:00:10  185786.7      0.00       0.0       0.0                           376977152.0000      0.00  
    0:00:10  185786.7      0.00       0.0       0.0                           376977152.0000      0.00  
    0:00:10  185786.7      0.00       0.0       0.0                           376977152.0000      0.00  
    0:00:10  185786.7      0.00       0.0       0.0                           376977152.0000      0.00  
    0:00:11  185330.1      0.00       0.0       0.0                           376707456.0000      0.00  
Loading db file '/RAID2/COURSE/si2_contest/si2_contest004/IC_CONTEST/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'
Loading db file '/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/04_MEM/sram_512x16_slow_syn.db'
Loading db file '/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/04_MEM/sram_256x16_slow_syn.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'sram_512x16'
  Loading target library 'sram_256x16'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
write -format ddc     -hierarchy -output "LEDDC_syn.ddc"
Writing ddc file 'LEDDC_syn.ddc'.
1
write_sdf -version 1.0  LEDDC_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write -format verilog -hierarchy -output LEDDC_syn.v
Writing verilog file '/RAID2/COURSE/si2_contest/si2_contest004/Contest/icc2017cb/02_SYN/LEDDC_syn.v'.
1
report_area > area.log
report_timing > timing.log
report_qor   >  LEDDC_syn.qor
exit

Memory usage for this session 201 Mbytes.
Memory usage for this session including child processes 209 Mbytes.
CPU usage for this session 65 seconds ( 0.02 hours ).
Elapsed time for this session 99 seconds ( 0.03 hours ).

Thank you...
