{"context": " More than 1 year has passed since last update.\n\n\u53c2\u8003\u30c9\u30ad\u30e5\u30e1\u30f3\u30c8\n\n\u524d\u56de\u30c9\u30ad\u30e5\u30e1\u30f3\u30c8\n\n\nASADA\u6c0f\u306e\u516c\u958b\u8a18\u4e8b\n\n\u3053\u306e\u8a18\u4e8b\u304b\u3089\u5f15\u7528\u3057\u305f\u3068\u304d\u306f\u300cChapterXX\u300d\u3068\u3059\u308b\u3002\u4f8b\u3048\u3070\u7b2c15\u56de\u306e\u8a18\u4e8b\u306a\u3089(Chapter15)\u3068\u306a\u308b\u3002\n\nWrite Buffer\u306eFlush\n\u307e\u305a\u3001wtd_wbflush()\u3092\u547c\u3073\u51fa\u3059\u3002\n\u3053\u306e\u95a2\u6570\u306e\u8aac\u660e\u306b\u5165\u308b\u524d\u306b\u8ff0\u3079\u3066\u304a\u304f\u3053\u3068\u304c\u3042\u308b\u3002\u305d\u308c\u306fIOMMU\u3068\u4ed6\u306e\u30c7\u30d0\u30a4\u30b9\u9593\u3067\u306e\u30da\u30fc\u30b8\u30c6\u30fc\u30d6\u30eb\u3084root,context table\u306b\u95a2\u3059\u308b\u4e00\u8cab\u6027(coherency)\u306b\u3064\u3044\u3066\u3067\u3042\u308b\u3002\n\nIOMMU\u3068RAM\u30b3\u30f3\u30c8\u30ed\u30fc\u30e9\u9593\u306e\u6574\u5408\nRAM\u30b3\u30f3\u30c8\u30ed\u30fc\u30e9\u5185\u306b\u306fWrite Buffer\u304c\u3042\u308a\u3001\u66f8\u304d\u8fbc\u307f\u8981\u6c42\u3092\u30d0\u30c3\u30d5\u30a1\u3059\u308b\u3002\n\u4ed5\u69d8\u66f86.8\u300cWrite Buffer Flushing\u300d\u306b\u3088\u308b\u3068\u3001\u53e4\u3044\u30bf\u30a4\u30d7\u306eDRHD\u306f\u3001\u30da\u30fc\u30b8\u30c6\u30fc\u30d6\u30eb\u30a6\u30a9\u30fc\u30af\u3059\u308b\u969b\u306b\u3001DRAM\u3078\u306e\u66f8\u304d\u8fbc\u307f\u3092\u30d0\u30c3\u30d5\u30a1\u3059\u308b\u30e1\u30e2\u30ea\u30b3\u30f3\u30c8\u30ed\u30fc\u30e9\u5185\u306eWrite buffer\u3092flush\u3057\u305f\u308asnoop\u3057\u305f\u308a\u3057\u306a\u304b\u3063\u305f\u3002\n\u3088\u3063\u3066\u3001\u30bd\u30d5\u30c8\u5074\u3067\u30da\u30fc\u30b8\u30c6\u30fc\u30d6\u30eb\u3092\u66f8\u304d\u63db\u3048\u305f\u3068\u304d\u306f\u6574\u5408\u3092\u4fdd\u3064\u305f\u3081\u306b\u660e\u793a\u7684\u306bWrite Buffer\u3092Flush\u3059\u308b\u5fc5\u8981\u304c\u3042\u3063\u305f\u3002\nRemapping H/W\u304c\u3053\u306e\u624b\u306e\u53e4\u3044\u30bf\u30a4\u30d7\u306e\u3082\u306e\u304b\u3069\u3046\u304b\u306f\u3001Required Write Buffer Flushing(RWBF)\u304c1\u304b\u3069\u3046\u304b\u3067\u898b\u5206\u3051\u308b\u30021\u306e\u5834\u5408\u306f\u3001\u30bd\u30d5\u30c8\u304c\u660e\u793a\u7684\u306bWrite Buffer\u3092Flush\u3059\u308b\u5fc5\u8981\u304c\u3042\u308b\u3002\n\nIOMMU\u3068CPU\u9593\u306e\u6574\u5408\nCPU\u7d4c\u7531\u3067\u30da\u30fc\u30b8\u30c6\u30fc\u30d6\u30eb\u3092\u66f8\u304d\u63db\u3048\u305f\u3068\u304d\u3001\u3042\u308b\u6642\u70b9\u3067\u305d\u306e\u66f8\u304d\u8fbc\u307f\u304cRAM\u306b\u53cd\u6620\u3055\u308c\u3066\u3044\u306a\u3044\u3053\u3068\u304c\u3042\u308b(CPU\u30ad\u30e3\u30c3\u30b7\u30e5\u304cdirty(modified)\u306a\u72b6\u614b)\u3002\nvtd_wbflush()\nstatic void\nvtd_wbflush(struct vtdmap *vtdmap)\n{\n    - Extend Capability Register\n    if (VTD_ECAP_COHERENCY(vtdmap->ext_cap) == 0)\n        pmap_invalidate_cache();\n\n\u307e\u305a\u3001vtdmap,\u3059\u306a\u308f\u3061DRHD\u306e\u30ec\u30b8\u30b9\u30bfext_cap\u3092\u78ba\u8a8d\u3057\u3066\u3044\u308b\u3002ext_cap\u306f\u4ed5\u69d8\u66f810.4.3\u300cExtended Capability Register\u300d\u3092\u898b\u3066\u307b\u3057\u3044\u3002\u305d\u3053\u306eC\u30d3\u30c3\u30c8(bit0)\u3092\u898b\u3066\u3044\u308b\u3002\n\u4e0a\u8a18\u306e\u51e6\u7406\u306f\u300cH/W\u304c\u30da\u30fc\u30b8\u30c6\u30fc\u30d6\u30eb\u7cfb\u306e\u30e1\u30e2\u30ea\u3084context table\u306a\u3069\u306eH/W\u306b\u30a2\u30af\u30bb\u30b9\u3057\u3066\u3082\u4e00\u8cab\u6027\u3092\u4fdd\u3063\u3066\u304f\u308c\u308b\u306e\u3067\u3042\u308c\u3070\u306a\u306b\u3082\u3057\u306a\u3044\u304c\u3001\u4fdd\u305f\u306a\u3044\u3068\u3044\u3046\u306e\u3067\u3042\u308c\u3070\u3001CPU\u5185\u30ad\u30e3\u30c3\u30b7\u30e5\u5185\u306e\u8a72\u5f53\u30e1\u30e2\u30ea\u306b\u5bfe\u3059\u308b\u30a8\u30f3\u30c8\u30ea\u3068\u5b9f\u969b\u306e\u30e1\u30e2\u30ea\u304c\u4e0d\u6574\u5408\u3092\u8d77\u3053\u3059\u53ef\u80fd\u6027\u304c\u3042\u308b\u306e\u3067CPU\u30ad\u30e3\u30c3\u30b7\u30e5\u3092\u7834\u68c4\u3059\u308b\u3002\u300d\u3053\u3068\u3092\u3057\u3066\u3044\u308b\u3002\n\u6b21\u306b\u3001\u5148\u306b\u8aac\u660e\u3057\u305fWrite Buffer\u3092flush\u3057\u306a\u3044\u3068\u3044\u3051\u306a\u3044\u30bf\u30a4\u30d7\u306eIOMMU\u304b\u3092\u78ba\u8a8d\u3057\u3001\u305d\u3046\u3067\u3042\u308c\u3070Write Buffer\u3092flush\u3059\u308b\u3002\n    if (VTD_CAP_RWBF(vtdmap->cap)) {\n        vtdmap->gcr = VTD_GCR_WBF;\n        while ((vtdmap->gsr & VTD_GSR_WBFS) != 0)\n            ;\n    }\n\nflush\u306fGCR(global command register)\u306eWBF\u30d3\u30c3\u30c8(bit27)\u30921\u306b\u3057\u3066\u5b9f\u65bd\u3059\u308b\u3002\n\u305d\u3057\u3066\u3001\u305d\u306e\u5b8c\u4e86\u306fGSR(Global Status Register)\u306eWBFS\u30d3\u30c3\u30c8(bit27)\u3092\u898b\u3066\u5224\u65ad\u3059\u308b\u3002\nWBFS\u30d3\u30c3\u30c8\u306fwrite-buffer flush\u958b\u59cb\u30671\u3068\u306a\u308a\u3001\u7d42\u308f\u308b\u3068H/W\u304c0\u30af\u30ea\u30a2\u3059\u308b\u3002\n\n\u30eb\u30fc\u30c8\u30c6\u30fc\u30d6\u30eb\u306e\u30a2\u30c9\u30ec\u30b9\u3092\u30bb\u30c3\u30c8\u3059\u308b\u3002\n\u7d9a\u3044\u3066\u3001RTA(Root Table Address)\u30ec\u30b8\u30b9\u30bf\u306b\u30eb\u30fc\u30c8\u30c6\u30fc\u30d6\u30eb\u306e\u7269\u7406\u30a2\u30c9\u30ec\u30b9\u3092\u66f8\u304d\u8fbc\u3080\u3002\n        /* Update the root table address */\n        vtdmap->rta = vtophys(root_table);\n\n\u5b9f\u306f\u3001RTA\u30ec\u30b8\u30b9\u30bf\u306b\u30eb\u30fc\u30c8\u30c6\u30fc\u30d6\u30eb\u306e\u7269\u7406\u30a2\u30c9\u30ec\u30b9\u3092\u66f8\u304d\u8fbc\u3093\u3060\u3060\u3051\u3067\u306f\u3060\u3081\u3067\u3001\u305d\u306e\u5909\u66f4\u3092\u6709\u52b9\u306b\u3059\u308b\u5fc5\u8981\u304c\u3042\u308b\u3002\n        vtdmap->gcr = VTD_GCR_SRTP;\n        while ((vtdmap->gsr & VTD_GSR_RTPS) == 0)\n            ;\n\n\u5148\u307b\u3069\u306eGCR\u30ec\u30b8\u30b9\u30bf\u306e\u4eca\u5ea6\u306fSRTP\u30d3\u30c3\u30c8(bit30)\u3092\u30bb\u30c3\u30c8\u3059\u308b\u3002\n\u305d\u3057\u3066\u3001GSR\u30ec\u30b8\u30b9\u30bf\u306eRTPS\u30d3\u30c3\u30c8(bit30)\u3092\u898b\u3066\u30eb\u30fc\u30c8\u30c6\u30fc\u30d6\u30eb\u306e\u7269\u7406\u30a2\u30c9\u30ec\u30b9\u304cDMA Remapping H/W\u306b\u53cd\u6620\u3055\u308c\u308b\u306e\u3092\u5f85\u3064\u3002\n\u30eb\u30fc\u30c8\u30c6\u30fc\u30d6\u30eb\u306e\u7269\u7406\u30a2\u30c9\u30ec\u30b9\u3092\u6709\u52b9\u306b\u3059\u308b\u64cd\u4f5c\u306f\u3001DMA Remapping\u6a5f\u80fd\u3092\u6709\u52b9\u306b\u3059\u308b\u524d\u306b\u5b9f\u65bd\u3057\u306a\u304f\u3066\u306f\u306a\u3089\u306a\u3044\u65e8\u3001\u4ed5\u69d8\u66f8\u306b\u8a18\u8f09\u3055\u308c\u3066\u3044\u308b\u3002\n\nRemapping H/W\u304c\u6301\u3064\u30ad\u30e3\u30c3\u30b7\u30e5\u306a\u3069\u306eInvalidate\n\u7d9a\u3044\u3066\u3001\u4ee5\u4e0b\u306e\u51e6\u7406\u3092\u5b9f\u884c\u3059\u308b\u3002\n        vtd_ctx_global_invalidate(vtdmap);\n        vtd_iotlb_global_invalidate(vtdmap);\n\n\nremapping H/W\u304c\u6301\u3064\u30ad\u30e3\u30c3\u30b7\u30e5\n\u4ed5\u69d8\u66f86.2\u300cAddress Translation Caches\u300d\u306b\u3088\u308b\u3068\u3001remapping H/W\u304c\u30a2\u30c9\u30ec\u30b9\u89e3\u6c7a\u3092\u3059\u308b\u306b\u3042\u305f\u308a\u3001\u3044\u304f\u3064\u304b\u306e\u30ad\u30e3\u30c3\u30b7\u30e5\u3092\u6301\u3064\u65e8\u8a18\u8f09\u3055\u308c\u3066\u3044\u308b\u3002\n\u305d\u306e\u4e2d\u306b\u4ee5\u4e0b2\u70b9\u304c\u3042\u308b\u3002\n\nContext-cache\nContext-Table\u306e\u30ad\u30e3\u30c3\u30b7\u30e5\u3002Context-table\u306f\u7b2c\u4e09\u56de\u3067\u3082\u8ff0\u3079\u305f\u3088\u3046\u306b\u3001PCI\u30c7\u30d0\u30a4\u30b9\u3054\u3068\u306e\u30a2\u30c9\u30ec\u30b9\u5909\u63db\u30c6\u30fc\u30d6\u30eb\u3092\u7279\u5b9a\u3059\u308b\u305f\u3081\u306e\u30c6\u30fc\u30d6\u30eb\u3067\u3042\u308b\u3002\n\nIOTLB\n\u30da\u30fc\u30b8\u30c6\u30fc\u30d6\u30eb\u3092\u305f\u3069\u3063\u305f\u3068\u304d\u306e\u7d50\u679c\u3092\u30ad\u30e3\u30c3\u30b7\u30e5\u3059\u308b\u3002\u7b2c\u4e09\u56de\u3067\u3082\u8ff0\u3079\u305f\u3088\u3046\u306b\u3001\u30da\u30fc\u30b8\u30c6\u30fc\u30d6\u30eb\u306f\u5404\u30c7\u30d0\u30a4\u30b9\u3054\u3068\u306e\u30b2\u30b9\u30c8\u7269\u7406\u30a2\u30c9\u30ec\u30b9\u3068\u30db\u30b9\u30c8\u7269\u7406\u30a2\u30c9\u30ec\u30b9\u306e\u5909\u63db\u3092\u884c\u3046\u3082\u306e\u3067\u3042\u308b\u3002\n\nContext-cache\u306einvalidate\nvtd_ctx_global_invalidate()\u306fContext-cache\u3092invalidate\u3059\u308b\u3002\n\u8981\u3059\u308b\u306b\u3001context-table\u5909\u3048\u305f\u3089\u30ad\u30e3\u30c3\u30b7\u30e5\u3092\u7834\u68c4\u305b\u3088\u3068\u3044\u3046\u3053\u3068\u3067\u3042\u308b\u3002\nstatic void\nvtd_ctx_global_invalidate(struct vtdmap *vtdmap)\n{\n\n    vtdmap->ccr = VTD_CCR_ICC | VTD_CCR_CIRG_GLOBAL;\n    while ((vtdmap->ccr & VTD_CCR_ICC) != 0)\n        ;\n}\n\nInvalidate\u3092\u884c\u3046\u306b\u306f\u3001CCR\u30ec\u30b8\u30b9\u30bf\u306eICC\u30d3\u30c3\u30c8\u3092\u30bb\u30c3\u30c8\u3059\u308b\u3002\n\u3053\u308c\u306b\u52a0\u3048\u3066\u3001CCR\u30ec\u30b8\u30b9\u30bf\u306eCIRG\u30d3\u30c3\u30c8\u3092\u8a2d\u5b9a\u3057\u3001invalidate\u3059\u308b\u30ad\u30e3\u30c3\u30b7\u30e5\u306e\u7bc4\u56f2\u3092\u6307\u5b9a\u3059\u308b\u3002\u3053\u306e\u30d3\u30c3\u30c8\u306f2bit\u5206\u306e\u30d3\u30c3\u30c8\u30d5\u30a3\u30fc\u30eb\u30c9\u304c\u3042\u308a\u300101\u3092\u66f8\u304f\u5fc5\u8981\u304c\u3042\u308b\u3002 01\u306f\u3001\u300cglobal(\u5168\u30c9\u30e1\u30a4\u30f3)\u300d\u3092\u610f\u5473\u3059\u308b\u3002\n\u305d\u3057\u3066\u3001context-cache\u3092invalidate\u3057\u7d42\u308f\u3063\u305f\u3089\u3001ICC\u304c\u30af\u30ea\u30a2\u3055\u308c\u308b\u306e\u3067\u305d\u308c\u307e\u3067\u5f85\u3064\u3002\n\nIOTLB\u306einvalidate\n\u4ed5\u69d8\u66f8\u306b\u3088\u308b\u3068\u3001context-cache\u306e\u5185\u5bb9\u306fIOTLB\u3067\u3082\u4f7f\u308f\u308c\u3066\u3044\u308b\u304b\u3082\u3057\u308c\u306a\u3044\u3068\u306e\u3053\u3068\u3002\n\u3088\u3063\u3066\u3001context-cache\u304c\u7d42\u308f\u3063\u305f\u3042\u3068\u3067\u3001IOTLB\u306eInvalidate\u3082\u3057\u306a\u3044\u3068\u306a\u3089\u306a\u3044\u3002\n\u3053\u308c\u3092\u5b9f\u65bd\u3057\u3066\u3044\u308b\u306e\u306f\u3001vtd_iotlb_global_invalidate()\u3067\u3042\u308b\u3002\nstatic void\nvtd_iotlb_global_invalidate(struct vtdmap *vtdmap)\n{\n    int offset;\n    volatile uint64_t *iotlb_reg, val;\n\n    vtd_wbflush(vtdmap);\n\n    offset = VTD_ECAP_IRO(vtdmap->ext_cap) * 16;\n    iotlb_reg = (volatile uint64_t *)((caddr_t)vtdmap + offset + 8);\n\n    *iotlb_reg =  VTD_IIR_IVT | VTD_IIR_IIRG_GLOBAL |\n              VTD_IIR_DRAIN_READS | VTD_IIR_DRAIN_WRITES;\n\n    while (1) {\n        val = *iotlb_reg;\n        if ((val & VTD_IIR_IVT) == 0)\n            break;\n    }\n}\n\n\u6700\u521d\u306b\u3001IOTLB\u306e\u30ec\u30b8\u30b9\u30bf\u306e\u4f4d\u7f6e\u3092\u7279\u5b9a\u3057\u3066\u3044\u308b\u3002\u3053\u308c\u306fECAP\u30ec\u30b8\u30b9\u30bf\u306eIRO\u30d3\u30c3\u30c8\u30d5\u30a3\u30fc\u30eb\u30c9\u3092\u8aad\u3080\u3053\u3068\u3067\u7279\u5b9a\u53ef\u80fd\u3067\u3042\u308b\u3002\n\u4ed5\u69d8\u66f8\u306b\u306f\u4ee5\u4e0b\u306e\u3088\u3046\u306b\u8ff0\u3079\u3089\u308c\u3066\u3044\u308b\u3002\nECAP:IRO: IOTLB Register(IOTLB Register Offset)\nThis field specifies the offset to the IOTLB registers relative to the register base address of this remapping hardware unit.\n\nIf the register base address is X, and the value reported in this field is Y, the address for the IOTLB registers is calculated as X+(16*Y).\n\n\u3053\u3053\u3067\u3001iotlb_reg\u3092\u6c42\u3081\u308b\u3068\u304d\u306b\u300c+ 8\u300d\u3057\u3066\u3044\u308b\u3002\n\u3053\u308c\u306f\u3001\u4ed5\u69d8\u66f810.4.8\u306e\u300cIOTLB Registers\u300d\u3067\u308f\u304b\u308b\u3002IOTLB\u30ec\u30b8\u30b9\u30bf\u306e\u5148\u982d\u304b\u3089+8\u3057\u305f\u4f4d\u7f6e\u306b\u3042\u308b\u306e\u306f\u300cIOTLB Invalidate Register\u300d\u3067\u3042\u308b\u3002\n    *iotlb_reg =  VTD_IIR_IVT | VTD_IIR_IIRG_GLOBAL |\n              VTD_IIR_DRAIN_READS | VTD_IIR_DRAIN_WRITES;\n\n\u66f8\u304d\u8fbc\u3093\u3067\u3044\u308b\u306e\u306f\u4ee5\u4e0b\u306e\u3068\u304a\u308a\u3067\u3042\u308b\u3002\n|\u30d3\u30c3\u30c8\u540d|\u30d3\u30c3\u30c8\u4f4d\u7f6e|\u610f\u5473|\n|-------:||-------:||-------:|\n|VTD_IIR_IVT |bit63 |IOTLB\u3092Invalidate\u3059\u308b\u3002\u307e\u305f\u3001Invalidate\u304c\u5b8c\u4e86\u3059\u308b\u3068H/W\u304c0\u306b\u30af\u30ea\u30a2\u3059\u308b|\n|VTD_IIR_IIRG_GLOBAL |bit60 |\u5168\u30c9\u30e1\u30a4\u30f3\u5206\u306e(Global)\u30a8\u30f3\u30c8\u30ea\u3092\u3059\u3079\u3066\u5bfe\u8c61|\n|VTD_IIR_DRAIN_READS |bit49 |IOTLB Invalidate\u306e\u969b\u306b\u5fc5\u305aread DMA\u3092drain\u3059\u308b\u3002CAP\u30ec\u30b8\u30b9\u30bf\u3067DRD\u304c\u30af\u30ea\u30a2\u3055\u308c\u3066\u3044\u308b\u5834\u5408(\u672a\u30b5\u30dd\u30fc\u30c8)\u306f\u7121\u8996\u3002(0\u306e\u5834\u5408\u3001read DMA\u306fdrain\u3055\u308c\u308b\u304b\u3082\u3057\u308c\u306a\u3044)\u3068\u3044\u3046\u6271\u3044|\n|VTD_IIR_DRAIN_WRITES |bit48 |IOTLB Invalidate\u306e\u969b\u306b\u5fc5\u305awrite DMA\u3092drain\u3059\u308b\u3002CAP\u30ec\u30b8\u30b9\u30bf\u3067DWD\u304c\u30af\u30ea\u30a2\u3055\u308c\u3066\u3044\u308b\u5834\u5408(\u672a\u30b5\u30dd\u30fc\u30c8)\u306f\u7121\u8996\u3002(0\u306e\u5834\u5408\u3001write DMA\u306fdrain\u3055\u308c\u308b\u304b\u3082\u3057\u308c\u306a\u3044)\u3068\u3044\u3046\u6271\u3044|\n\nDMA\u306edrain\nDMA\u306edrain\u306b\u3064\u3044\u3066\u306f\u3001\u4ed5\u69d8\u66f86.5.5\u300cDraining of Requests to Memory\u300d\u306b\u8a18\u8f09\u304c\u3042\u308b\u3002\n\u4ed5\u69d8\u66f8\u306b\u3088\u308b\u3068\u3001Draining\u3068\u306f\u300cRoot-Complex\u5185\u306b\u7559\u307e\u3063\u3066\u3044\u308b\u30c7\u30d0\u30a4\u30b9\u304b\u3089\u306e\u8981\u6c42\u3092\u30e1\u30e2\u30ea\u306b\u4f5c\u7528\u3055\u305b\u308b\u300d\u3053\u3068\u3092\u3044\u3046\u3002\nWrite\u306e\u5834\u5408\u3001\u66f8\u304d\u8fbc\u307f\u3092\u884c\u3046\u3053\u3068\u306b\u3088\u3063\u3066\u3001\u4ed6\u306e\u30c7\u30d0\u30a4\u30b9\u304b\u3089\u3082\u53ef\u8996\u306b\u306a\u308b\u3053\u3068\u3092\u3044\u3044\u3001Read\u306e\u5834\u5408\u306f\u5b9f\u969b\u306b\u30e1\u30e2\u30ea\u306b\u5bfe\u3057\u3066\u8981\u6c42\u3057\u305f\u3059\u3079\u3066\u306e\u30c7\u30fc\u30bf\u3092\u30d5\u30a7\u30c3\u30c1\u5b8c\u4e86\u3055\u305b\u308b\u6642\u70b9\u307e\u3067\u79fb\u884c\u3055\u305b\u308b\u3053\u3068\u3092\u3044\u3046\u3002\n\u3064\u307e\u308a\u3001\u672a\u5b8c\u4e86\u306e\u8981\u6c42\u304c\u3042\u3063\u305f\u5834\u5408\u306f\u3001\u305d\u308c\u3092\u3059\u3079\u3066\u5410\u304d\u51fa\u3059\u3068\u3044\u3046\u3053\u3068\u306b\u306a\u308b\u3002\n\u4ed5\u69d8\u66f8\u306b\u3088\u308b\u3068\u3001\nHardware clears the IVT field to indicate the\ninvalidation request is complete.\n\n\u3068\u3042\u308b\u306e\u3067\u3001IOTLB\u30ec\u30b8\u30b9\u30bf\u306eIVT\u30d3\u30c3\u30c8\u304c\u30af\u30ea\u30a2\u3055\u308c\u308b\u307e\u3067\u5f85\u3064\u3002\n\nIOMMU\u3092enable\u306b\u3059\u308b\nIOMMU\u3092enable\u306b\u3059\u308b\u306b\u306f\u3001vtd_translation_enable()\u3092\u547c\u3073\u51fa\u3059\u3002\nstatic void\nvtd_translation_enable(struct vtdmap *vtdmap)\n{\n\n    vtdmap->gcr = VTD_GCR_TE;\n    while ((vtdmap->gsr & VTD_GSR_TES) == 0)\n        ;\n}\n\nGCR\u30ec\u30b8\u30b9\u30bf\u306eTE\u30d3\u30c3\u30c8\u3092\u7acb\u3066\u3066\u3001GSR\u30ec\u30b8\u30b9\u30bf\u306eTES\u30d3\u30c3\u30c8\u304c1\u306b\u306a\u308b\u306e\u3092\u5f85\u3064\u3002\n1\u306b\u306a\u308c\u3070\u3001\u6674\u308c\u3066remapping H/W\u304cenable\u3068\u306a\u308a\u307e\u3059\u3002\n\u3053\u308c\u3067\u3084\u3063\u3068iommu\u306e\u521d\u671f\u5316\u306f\u7d42\u308f\u308a\u307e\u3057\u305f\u3002\n\u6b21\u306f\u30b2\u30b9\u30c8OS\u304c\u30ed\u30fc\u30c9\u3055\u308c\u308b\u3068\u304d\u306eiommu\u306e\u4f7f\u308f\u308c\u65b9\u3092\u898b\u308b\u304b\u3001\u305d\u308c\u3068\u3082\u521d\u671f\u5316\u51e6\u7406\u306e\u7d9a\u304d\u3092\u8ffd\u3046\u304b\u3001\u306f\u305f\u307e\u305f\u5225\u306e\u3053\u3068\u3092\u66f8\u304f\u304b...\u3002\n\u5c11\u3057\u8003\u3048\u307e\u3059\u3002\n## \u53c2\u8003\u30c9\u30ad\u30e5\u30e1\u30f3\u30c8\n####[\u524d\u56de\u30c9\u30ad\u30e5\u30e1\u30f3\u30c8](http://qiita.com/akachochin/items/84b03ee802327d82d6a0)\n####[ASADA\u6c0f\u306e\u516c\u958b\u8a18\u4e8b](http://syuu1228.github.io/howto_implement_hypervisor/)\n\u3053\u306e\u8a18\u4e8b\u304b\u3089\u5f15\u7528\u3057\u305f\u3068\u304d\u306f\u300cChapterXX\u300d\u3068\u3059\u308b\u3002\u4f8b\u3048\u3070\u7b2c15\u56de\u306e\u8a18\u4e8b\u306a\u3089(Chapter15)\u3068\u306a\u308b\u3002\n\n## Write Buffer\u306eFlush\n\u307e\u305a\u3001wtd_wbflush()\u3092\u547c\u3073\u51fa\u3059\u3002\n\u3053\u306e\u95a2\u6570\u306e\u8aac\u660e\u306b\u5165\u308b\u524d\u306b\u8ff0\u3079\u3066\u304a\u304f\u3053\u3068\u304c\u3042\u308b\u3002\u305d\u308c\u306fIOMMU\u3068\u4ed6\u306e\u30c7\u30d0\u30a4\u30b9\u9593\u3067\u306e\u30da\u30fc\u30b8\u30c6\u30fc\u30d6\u30eb\u3084root,context table\u306b\u95a2\u3059\u308b\u4e00\u8cab\u6027(coherency)\u306b\u3064\u3044\u3066\u3067\u3042\u308b\u3002\n\n#### IOMMU\u3068RAM\u30b3\u30f3\u30c8\u30ed\u30fc\u30e9\u9593\u306e\u6574\u5408\nRAM\u30b3\u30f3\u30c8\u30ed\u30fc\u30e9\u5185\u306b\u306fWrite Buffer\u304c\u3042\u308a\u3001\u66f8\u304d\u8fbc\u307f\u8981\u6c42\u3092\u30d0\u30c3\u30d5\u30a1\u3059\u308b\u3002\n\u4ed5\u69d8\u66f86.8\u300cWrite Buffer Flushing\u300d\u306b\u3088\u308b\u3068\u3001\u53e4\u3044\u30bf\u30a4\u30d7\u306eDRHD\u306f\u3001\u30da\u30fc\u30b8\u30c6\u30fc\u30d6\u30eb\u30a6\u30a9\u30fc\u30af\u3059\u308b\u969b\u306b\u3001DRAM\u3078\u306e\u66f8\u304d\u8fbc\u307f\u3092\u30d0\u30c3\u30d5\u30a1\u3059\u308b\u30e1\u30e2\u30ea\u30b3\u30f3\u30c8\u30ed\u30fc\u30e9\u5185\u306eWrite buffer\u3092flush\u3057\u305f\u308asnoop\u3057\u305f\u308a\u3057\u306a\u304b\u3063\u305f\u3002\n\u3088\u3063\u3066\u3001\u30bd\u30d5\u30c8\u5074\u3067\u30da\u30fc\u30b8\u30c6\u30fc\u30d6\u30eb\u3092\u66f8\u304d\u63db\u3048\u305f\u3068\u304d\u306f\u6574\u5408\u3092\u4fdd\u3064\u305f\u3081\u306b\u660e\u793a\u7684\u306bWrite Buffer\u3092Flush\u3059\u308b\u5fc5\u8981\u304c\u3042\u3063\u305f\u3002\nRemapping H/W\u304c\u3053\u306e\u624b\u306e\u53e4\u3044\u30bf\u30a4\u30d7\u306e\u3082\u306e\u304b\u3069\u3046\u304b\u306f\u3001Required Write Buffer Flushing(RWBF)\u304c1\u304b\u3069\u3046\u304b\u3067\u898b\u5206\u3051\u308b\u30021\u306e\u5834\u5408\u306f\u3001\u30bd\u30d5\u30c8\u304c\u660e\u793a\u7684\u306bWrite Buffer\u3092Flush\u3059\u308b\u5fc5\u8981\u304c\u3042\u308b\u3002\n\n#### IOMMU\u3068CPU\u9593\u306e\u6574\u5408\nCPU\u7d4c\u7531\u3067\u30da\u30fc\u30b8\u30c6\u30fc\u30d6\u30eb\u3092\u66f8\u304d\u63db\u3048\u305f\u3068\u304d\u3001\u3042\u308b\u6642\u70b9\u3067\u305d\u306e\u66f8\u304d\u8fbc\u307f\u304cRAM\u306b\u53cd\u6620\u3055\u308c\u3066\u3044\u306a\u3044\u3053\u3068\u304c\u3042\u308b(CPU\u30ad\u30e3\u30c3\u30b7\u30e5\u304cdirty(modified)\u306a\u72b6\u614b)\u3002\n\n\n```c\nvtd_wbflush()\nstatic void\nvtd_wbflush(struct vtdmap *vtdmap)\n{\n\t- Extend Capability Register\n\tif (VTD_ECAP_COHERENCY(vtdmap->ext_cap) == 0)\n\t\tpmap_invalidate_cache();\n```\n\n\u307e\u305a\u3001vtdmap,\u3059\u306a\u308f\u3061DRHD\u306e\u30ec\u30b8\u30b9\u30bfext_cap\u3092\u78ba\u8a8d\u3057\u3066\u3044\u308b\u3002ext_cap\u306f\u4ed5\u69d8\u66f810.4.3\u300cExtended Capability Register\u300d\u3092\u898b\u3066\u307b\u3057\u3044\u3002\u305d\u3053\u306eC\u30d3\u30c3\u30c8(bit0)\u3092\u898b\u3066\u3044\u308b\u3002\n\n\u4e0a\u8a18\u306e\u51e6\u7406\u306f\u300cH/W\u304c\u30da\u30fc\u30b8\u30c6\u30fc\u30d6\u30eb\u7cfb\u306e\u30e1\u30e2\u30ea\u3084context table\u306a\u3069\u306eH/W\u306b\u30a2\u30af\u30bb\u30b9\u3057\u3066\u3082\u4e00\u8cab\u6027\u3092\u4fdd\u3063\u3066\u304f\u308c\u308b\u306e\u3067\u3042\u308c\u3070\u306a\u306b\u3082\u3057\u306a\u3044\u304c\u3001\u4fdd\u305f\u306a\u3044\u3068\u3044\u3046\u306e\u3067\u3042\u308c\u3070\u3001CPU\u5185\u30ad\u30e3\u30c3\u30b7\u30e5\u5185\u306e\u8a72\u5f53\u30e1\u30e2\u30ea\u306b\u5bfe\u3059\u308b\u30a8\u30f3\u30c8\u30ea\u3068\u5b9f\u969b\u306e\u30e1\u30e2\u30ea\u304c\u4e0d\u6574\u5408\u3092\u8d77\u3053\u3059\u53ef\u80fd\u6027\u304c\u3042\u308b\u306e\u3067CPU\u30ad\u30e3\u30c3\u30b7\u30e5\u3092\u7834\u68c4\u3059\u308b\u3002\u300d\u3053\u3068\u3092\u3057\u3066\u3044\u308b\u3002\n\n\u6b21\u306b\u3001\u5148\u306b\u8aac\u660e\u3057\u305fWrite Buffer\u3092flush\u3057\u306a\u3044\u3068\u3044\u3051\u306a\u3044\u30bf\u30a4\u30d7\u306eIOMMU\u304b\u3092\u78ba\u8a8d\u3057\u3001\u305d\u3046\u3067\u3042\u308c\u3070Write Buffer\u3092flush\u3059\u308b\u3002\n\n```c\n\tif (VTD_CAP_RWBF(vtdmap->cap)) {\n\t\tvtdmap->gcr = VTD_GCR_WBF;\n\t\twhile ((vtdmap->gsr & VTD_GSR_WBFS) != 0)\n\t\t\t;\n\t}\n```\nflush\u306fGCR(global command register)\u306eWBF\u30d3\u30c3\u30c8(bit27)\u30921\u306b\u3057\u3066\u5b9f\u65bd\u3059\u308b\u3002\n\u305d\u3057\u3066\u3001\u305d\u306e\u5b8c\u4e86\u306fGSR(Global Status Register)\u306eWBFS\u30d3\u30c3\u30c8(bit27)\u3092\u898b\u3066\u5224\u65ad\u3059\u308b\u3002\nWBFS\u30d3\u30c3\u30c8\u306fwrite-buffer flush\u958b\u59cb\u30671\u3068\u306a\u308a\u3001\u7d42\u308f\u308b\u3068H/W\u304c0\u30af\u30ea\u30a2\u3059\u308b\u3002\n\t\n## \u30eb\u30fc\u30c8\u30c6\u30fc\u30d6\u30eb\u306e\u30a2\u30c9\u30ec\u30b9\u3092\u30bb\u30c3\u30c8\u3059\u308b\u3002\n\u7d9a\u3044\u3066\u3001RTA(Root Table Address)\u30ec\u30b8\u30b9\u30bf\u306b\u30eb\u30fc\u30c8\u30c6\u30fc\u30d6\u30eb\u306e\u7269\u7406\u30a2\u30c9\u30ec\u30b9\u3092\u66f8\u304d\u8fbc\u3080\u3002\n\n```c\n\t\t/* Update the root table address */\n\t\tvtdmap->rta = vtophys(root_table);\n```\n\n\u5b9f\u306f\u3001RTA\u30ec\u30b8\u30b9\u30bf\u306b\u30eb\u30fc\u30c8\u30c6\u30fc\u30d6\u30eb\u306e\u7269\u7406\u30a2\u30c9\u30ec\u30b9\u3092\u66f8\u304d\u8fbc\u3093\u3060\u3060\u3051\u3067\u306f\u3060\u3081\u3067\u3001\u305d\u306e\u5909\u66f4\u3092\u6709\u52b9\u306b\u3059\u308b\u5fc5\u8981\u304c\u3042\u308b\u3002\n\n```c\n\t\tvtdmap->gcr = VTD_GCR_SRTP;\n\t\twhile ((vtdmap->gsr & VTD_GSR_RTPS) == 0)\n\t\t\t;\n```\n\n\u5148\u307b\u3069\u306eGCR\u30ec\u30b8\u30b9\u30bf\u306e\u4eca\u5ea6\u306fSRTP\u30d3\u30c3\u30c8(bit30)\u3092\u30bb\u30c3\u30c8\u3059\u308b\u3002\n\u305d\u3057\u3066\u3001GSR\u30ec\u30b8\u30b9\u30bf\u306eRTPS\u30d3\u30c3\u30c8(bit30)\u3092\u898b\u3066\u30eb\u30fc\u30c8\u30c6\u30fc\u30d6\u30eb\u306e\u7269\u7406\u30a2\u30c9\u30ec\u30b9\u304cDMA Remapping H/W\u306b\u53cd\u6620\u3055\u308c\u308b\u306e\u3092\u5f85\u3064\u3002\n\n\u30eb\u30fc\u30c8\u30c6\u30fc\u30d6\u30eb\u306e\u7269\u7406\u30a2\u30c9\u30ec\u30b9\u3092\u6709\u52b9\u306b\u3059\u308b\u64cd\u4f5c\u306f\u3001DMA Remapping\u6a5f\u80fd\u3092\u6709\u52b9\u306b\u3059\u308b\u524d\u306b\u5b9f\u65bd\u3057\u306a\u304f\u3066\u306f\u306a\u3089\u306a\u3044\u65e8\u3001\u4ed5\u69d8\u66f8\u306b\u8a18\u8f09\u3055\u308c\u3066\u3044\u308b\u3002\n\n## Remapping H/W\u304c\u6301\u3064\u30ad\u30e3\u30c3\u30b7\u30e5\u306a\u3069\u306eInvalidate\n\u7d9a\u3044\u3066\u3001\u4ee5\u4e0b\u306e\u51e6\u7406\u3092\u5b9f\u884c\u3059\u308b\u3002\n\n```c\n\t\tvtd_ctx_global_invalidate(vtdmap);\n\t\tvtd_iotlb_global_invalidate(vtdmap);\n```\n\n### remapping H/W\u304c\u6301\u3064\u30ad\u30e3\u30c3\u30b7\u30e5\n\u4ed5\u69d8\u66f86.2\u300cAddress Translation Caches\u300d\u306b\u3088\u308b\u3068\u3001remapping H/W\u304c\u30a2\u30c9\u30ec\u30b9\u89e3\u6c7a\u3092\u3059\u308b\u306b\u3042\u305f\u308a\u3001\u3044\u304f\u3064\u304b\u306e\u30ad\u30e3\u30c3\u30b7\u30e5\u3092\u6301\u3064\u65e8\u8a18\u8f09\u3055\u308c\u3066\u3044\u308b\u3002\n\u305d\u306e\u4e2d\u306b\u4ee5\u4e0b2\u70b9\u304c\u3042\u308b\u3002\n\n#### Context-cache\nContext-Table\u306e\u30ad\u30e3\u30c3\u30b7\u30e5\u3002Context-table\u306f[\u7b2c\u4e09\u56de](http://qiita.com/akachochin/items/7b43e57aa9d13761e291)\u3067\u3082\u8ff0\u3079\u305f\u3088\u3046\u306b\u3001PCI\u30c7\u30d0\u30a4\u30b9\u3054\u3068\u306e\u30a2\u30c9\u30ec\u30b9\u5909\u63db\u30c6\u30fc\u30d6\u30eb\u3092\u7279\u5b9a\u3059\u308b\u305f\u3081\u306e\u30c6\u30fc\u30d6\u30eb\u3067\u3042\u308b\u3002\n\n#### IOTLB\n\u30da\u30fc\u30b8\u30c6\u30fc\u30d6\u30eb\u3092\u305f\u3069\u3063\u305f\u3068\u304d\u306e\u7d50\u679c\u3092\u30ad\u30e3\u30c3\u30b7\u30e5\u3059\u308b\u3002[\u7b2c\u4e09\u56de](http://qiita.com/akachochin/items/7b43e57aa9d13761e291)\u3067\u3082\u8ff0\u3079\u305f\u3088\u3046\u306b\u3001\u30da\u30fc\u30b8\u30c6\u30fc\u30d6\u30eb\u306f\u5404\u30c7\u30d0\u30a4\u30b9\u3054\u3068\u306e\u30b2\u30b9\u30c8\u7269\u7406\u30a2\u30c9\u30ec\u30b9\u3068\u30db\u30b9\u30c8\u7269\u7406\u30a2\u30c9\u30ec\u30b9\u306e\u5909\u63db\u3092\u884c\u3046\u3082\u306e\u3067\u3042\u308b\u3002\n\n### Context-cache\u306einvalidate\nvtd_ctx_global_invalidate()\u306fContext-cache\u3092invalidate\u3059\u308b\u3002\n\u8981\u3059\u308b\u306b\u3001context-table\u5909\u3048\u305f\u3089\u30ad\u30e3\u30c3\u30b7\u30e5\u3092\u7834\u68c4\u305b\u3088\u3068\u3044\u3046\u3053\u3068\u3067\u3042\u308b\u3002\n\n```c\nstatic void\nvtd_ctx_global_invalidate(struct vtdmap *vtdmap)\n{\n\n\tvtdmap->ccr = VTD_CCR_ICC | VTD_CCR_CIRG_GLOBAL;\n\twhile ((vtdmap->ccr & VTD_CCR_ICC) != 0)\n\t\t;\n}\n```\n\nInvalidate\u3092\u884c\u3046\u306b\u306f\u3001CCR\u30ec\u30b8\u30b9\u30bf\u306eICC\u30d3\u30c3\u30c8\u3092\u30bb\u30c3\u30c8\u3059\u308b\u3002\n\u3053\u308c\u306b\u52a0\u3048\u3066\u3001CCR\u30ec\u30b8\u30b9\u30bf\u306eCIRG\u30d3\u30c3\u30c8\u3092\u8a2d\u5b9a\u3057\u3001invalidate\u3059\u308b\u30ad\u30e3\u30c3\u30b7\u30e5\u306e\u7bc4\u56f2\u3092\u6307\u5b9a\u3059\u308b\u3002\u3053\u306e\u30d3\u30c3\u30c8\u306f2bit\u5206\u306e\u30d3\u30c3\u30c8\u30d5\u30a3\u30fc\u30eb\u30c9\u304c\u3042\u308a\u300101\u3092\u66f8\u304f\u5fc5\u8981\u304c\u3042\u308b\u3002 01\u306f\u3001\u300cglobal(\u5168\u30c9\u30e1\u30a4\u30f3)\u300d\u3092\u610f\u5473\u3059\u308b\u3002\n\n\u305d\u3057\u3066\u3001context-cache\u3092invalidate\u3057\u7d42\u308f\u3063\u305f\u3089\u3001ICC\u304c\u30af\u30ea\u30a2\u3055\u308c\u308b\u306e\u3067\u305d\u308c\u307e\u3067\u5f85\u3064\u3002\n\n### IOTLB\u306einvalidate\n\u4ed5\u69d8\u66f8\u306b\u3088\u308b\u3068\u3001context-cache\u306e\u5185\u5bb9\u306fIOTLB\u3067\u3082\u4f7f\u308f\u308c\u3066\u3044\u308b\u304b\u3082\u3057\u308c\u306a\u3044\u3068\u306e\u3053\u3068\u3002\n\u3088\u3063\u3066\u3001context-cache\u304c\u7d42\u308f\u3063\u305f\u3042\u3068\u3067\u3001IOTLB\u306eInvalidate\u3082\u3057\u306a\u3044\u3068\u306a\u3089\u306a\u3044\u3002\n\u3053\u308c\u3092\u5b9f\u65bd\u3057\u3066\u3044\u308b\u306e\u306f\u3001vtd_iotlb_global_invalidate()\u3067\u3042\u308b\u3002\n\n```c\nstatic void\nvtd_iotlb_global_invalidate(struct vtdmap *vtdmap)\n{\n\tint offset;\n\tvolatile uint64_t *iotlb_reg, val;\n\n\tvtd_wbflush(vtdmap);\n\n\toffset = VTD_ECAP_IRO(vtdmap->ext_cap) * 16;\n\tiotlb_reg = (volatile uint64_t *)((caddr_t)vtdmap + offset + 8);\n\t\n\t*iotlb_reg =  VTD_IIR_IVT | VTD_IIR_IIRG_GLOBAL |\n\t\t      VTD_IIR_DRAIN_READS | VTD_IIR_DRAIN_WRITES;\n\n\twhile (1) {\n\t\tval = *iotlb_reg;\n\t\tif ((val & VTD_IIR_IVT) == 0)\n\t\t\tbreak;\n\t}\n}\n```\n\n\u6700\u521d\u306b\u3001IOTLB\u306e\u30ec\u30b8\u30b9\u30bf\u306e\u4f4d\u7f6e\u3092\u7279\u5b9a\u3057\u3066\u3044\u308b\u3002\u3053\u308c\u306fECAP\u30ec\u30b8\u30b9\u30bf\u306eIRO\u30d3\u30c3\u30c8\u30d5\u30a3\u30fc\u30eb\u30c9\u3092\u8aad\u3080\u3053\u3068\u3067\u7279\u5b9a\u53ef\u80fd\u3067\u3042\u308b\u3002\n\u4ed5\u69d8\u66f8\u306b\u306f\u4ee5\u4e0b\u306e\u3088\u3046\u306b\u8ff0\u3079\u3089\u308c\u3066\u3044\u308b\u3002\n\n```\nECAP:IRO: IOTLB Register(IOTLB Register Offset)\nThis field specifies the offset to the IOTLB registers relative to the register base address of this remapping hardware unit.\n\nIf the register base address is X, and the value reported in this field is Y, the address for the IOTLB registers is calculated as X+(16*Y).\n```\n\n\u3053\u3053\u3067\u3001iotlb_reg\u3092\u6c42\u3081\u308b\u3068\u304d\u306b\u300c+ 8\u300d\u3057\u3066\u3044\u308b\u3002\n\u3053\u308c\u306f\u3001\u4ed5\u69d8\u66f810.4.8\u306e\u300cIOTLB Registers\u300d\u3067\u308f\u304b\u308b\u3002IOTLB\u30ec\u30b8\u30b9\u30bf\u306e\u5148\u982d\u304b\u3089+8\u3057\u305f\u4f4d\u7f6e\u306b\u3042\u308b\u306e\u306f\u300cIOTLB Invalidate Register\u300d\u3067\u3042\u308b\u3002\n\n```c\n\t*iotlb_reg =  VTD_IIR_IVT | VTD_IIR_IIRG_GLOBAL |\n\t\t      VTD_IIR_DRAIN_READS | VTD_IIR_DRAIN_WRITES;\n```\n\n\u66f8\u304d\u8fbc\u3093\u3067\u3044\u308b\u306e\u306f\u4ee5\u4e0b\u306e\u3068\u304a\u308a\u3067\u3042\u308b\u3002\n\n|\u30d3\u30c3\u30c8\u540d|\u30d3\u30c3\u30c8\u4f4d\u7f6e|\u610f\u5473|\n|-------:||-------:||-------:|\n|VTD_IIR_IVT |bit63 |IOTLB\u3092Invalidate\u3059\u308b\u3002\u307e\u305f\u3001Invalidate\u304c\u5b8c\u4e86\u3059\u308b\u3068H/W\u304c0\u306b\u30af\u30ea\u30a2\u3059\u308b|\n|VTD_IIR_IIRG_GLOBAL |bit60 |\u5168\u30c9\u30e1\u30a4\u30f3\u5206\u306e(Global)\u30a8\u30f3\u30c8\u30ea\u3092\u3059\u3079\u3066\u5bfe\u8c61|\n|VTD_IIR_DRAIN_READS |bit49 |IOTLB Invalidate\u306e\u969b\u306b\u5fc5\u305aread DMA\u3092drain\u3059\u308b\u3002CAP\u30ec\u30b8\u30b9\u30bf\u3067DRD\u304c\u30af\u30ea\u30a2\u3055\u308c\u3066\u3044\u308b\u5834\u5408(\u672a\u30b5\u30dd\u30fc\u30c8)\u306f\u7121\u8996\u3002(0\u306e\u5834\u5408\u3001read DMA\u306fdrain\u3055\u308c\u308b\u304b\u3082\u3057\u308c\u306a\u3044)\u3068\u3044\u3046\u6271\u3044|\n|VTD_IIR_DRAIN_WRITES |bit48 |IOTLB Invalidate\u306e\u969b\u306b\u5fc5\u305awrite DMA\u3092drain\u3059\u308b\u3002CAP\u30ec\u30b8\u30b9\u30bf\u3067DWD\u304c\u30af\u30ea\u30a2\u3055\u308c\u3066\u3044\u308b\u5834\u5408(\u672a\u30b5\u30dd\u30fc\u30c8)\u306f\u7121\u8996\u3002(0\u306e\u5834\u5408\u3001write DMA\u306fdrain\u3055\u308c\u308b\u304b\u3082\u3057\u308c\u306a\u3044)\u3068\u3044\u3046\u6271\u3044|\n\n#### DMA\u306edrain\nDMA\u306edrain\u306b\u3064\u3044\u3066\u306f\u3001\u4ed5\u69d8\u66f86.5.5\u300cDraining of Requests to Memory\u300d\u306b\u8a18\u8f09\u304c\u3042\u308b\u3002\n\u4ed5\u69d8\u66f8\u306b\u3088\u308b\u3068\u3001Draining\u3068\u306f\u300cRoot-Complex\u5185\u306b\u7559\u307e\u3063\u3066\u3044\u308b\u30c7\u30d0\u30a4\u30b9\u304b\u3089\u306e\u8981\u6c42\u3092\u30e1\u30e2\u30ea\u306b\u4f5c\u7528\u3055\u305b\u308b\u300d\u3053\u3068\u3092\u3044\u3046\u3002\nWrite\u306e\u5834\u5408\u3001\u66f8\u304d\u8fbc\u307f\u3092\u884c\u3046\u3053\u3068\u306b\u3088\u3063\u3066\u3001\u4ed6\u306e\u30c7\u30d0\u30a4\u30b9\u304b\u3089\u3082\u53ef\u8996\u306b\u306a\u308b\u3053\u3068\u3092\u3044\u3044\u3001Read\u306e\u5834\u5408\u306f\u5b9f\u969b\u306b\u30e1\u30e2\u30ea\u306b\u5bfe\u3057\u3066\u8981\u6c42\u3057\u305f\u3059\u3079\u3066\u306e\u30c7\u30fc\u30bf\u3092\u30d5\u30a7\u30c3\u30c1\u5b8c\u4e86\u3055\u305b\u308b\u6642\u70b9\u307e\u3067\u79fb\u884c\u3055\u305b\u308b\u3053\u3068\u3092\u3044\u3046\u3002\n\u3064\u307e\u308a\u3001\u672a\u5b8c\u4e86\u306e\u8981\u6c42\u304c\u3042\u3063\u305f\u5834\u5408\u306f\u3001\u305d\u308c\u3092\u3059\u3079\u3066\u5410\u304d\u51fa\u3059\u3068\u3044\u3046\u3053\u3068\u306b\u306a\u308b\u3002\n\n\u4ed5\u69d8\u66f8\u306b\u3088\u308b\u3068\u3001\n\n```\nHardware clears the IVT field to indicate the\ninvalidation request is complete.\n```\n\n\u3068\u3042\u308b\u306e\u3067\u3001IOTLB\u30ec\u30b8\u30b9\u30bf\u306eIVT\u30d3\u30c3\u30c8\u304c\u30af\u30ea\u30a2\u3055\u308c\u308b\u307e\u3067\u5f85\u3064\u3002\n\n## IOMMU\u3092enable\u306b\u3059\u308b\nIOMMU\u3092enable\u306b\u3059\u308b\u306b\u306f\u3001vtd_translation_enable()\u3092\u547c\u3073\u51fa\u3059\u3002\n\n```c\nstatic void\nvtd_translation_enable(struct vtdmap *vtdmap)\n{\n\n\tvtdmap->gcr = VTD_GCR_TE;\n\twhile ((vtdmap->gsr & VTD_GSR_TES) == 0)\n\t\t;\n}\n```\n\nGCR\u30ec\u30b8\u30b9\u30bf\u306eTE\u30d3\u30c3\u30c8\u3092\u7acb\u3066\u3066\u3001GSR\u30ec\u30b8\u30b9\u30bf\u306eTES\u30d3\u30c3\u30c8\u304c1\u306b\u306a\u308b\u306e\u3092\u5f85\u3064\u3002\n1\u306b\u306a\u308c\u3070\u3001\u6674\u308c\u3066remapping H/W\u304cenable\u3068\u306a\u308a\u307e\u3059\u3002\n\n\u3053\u308c\u3067\u3084\u3063\u3068iommu\u306e\u521d\u671f\u5316\u306f\u7d42\u308f\u308a\u307e\u3057\u305f\u3002\n\u6b21\u306f\u30b2\u30b9\u30c8OS\u304c\u30ed\u30fc\u30c9\u3055\u308c\u308b\u3068\u304d\u306eiommu\u306e\u4f7f\u308f\u308c\u65b9\u3092\u898b\u308b\u304b\u3001\u305d\u308c\u3068\u3082\u521d\u671f\u5316\u51e6\u7406\u306e\u7d9a\u304d\u3092\u8ffd\u3046\u304b\u3001\u306f\u305f\u307e\u305f\u5225\u306e\u3053\u3068\u3092\u66f8\u304f\u304b...\u3002\n\u5c11\u3057\u8003\u3048\u307e\u3059\u3002\n\n\n", "tags": ["BSD", "CPU", "Virtualization", "BHyVe", "hypervisor"]}