-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--EB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X3_Y3_N53
--register power-up is low

EB1_td_shift[0] = AMPP_FUNCTION(A1L5, EB1L63, !P1_clr_reg, !R1_state[4], EB1L62);


--EB2_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X7_Y2_N38
--register power-up is low

EB2_td_shift[0] = AMPP_FUNCTION(A1L5, EB2L75, !P1_clr_reg, !R1_state[4], EB2L63);


--KE1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X1_Y5_N50
--register power-up is low

KE1_sr[1] = DFFEAS(KE1L59, A1L5,  ,  , KE1L21,  ,  , KE1L20,  );


--NF1_sr[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[1] at FF_X7_Y3_N38
--register power-up is low

NF1_sr[1] = DFFEAS(NF1L58, A1L5,  ,  , NF1L26,  ,  , NF1L25,  );


--EB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X4_Y2_N2
--register power-up is low

EB1_count[1] = AMPP_FUNCTION(A1L5, EB1_count[0], !P1_clr_reg, !R1_state[4], GND, EB1L62);


--EB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X4_Y2_N8
--register power-up is low

EB1_td_shift[9] = AMPP_FUNCTION(A1L5, EB1L76, !P1_clr_reg, !R1_state[4], EB1L62);


--EB2_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X7_Y2_N32
--register power-up is low

EB2_count[1] = AMPP_FUNCTION(A1L5, EB2_count[0], !P1_clr_reg, !R1_state[4], GND, EB2L63);


--EB2_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X7_Y2_N26
--register power-up is low

EB2_td_shift[9] = AMPP_FUNCTION(A1L5, EB2L76, !P1_clr_reg, !R1_state[4], EB2L63);


--KE1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X1_Y5_N32
--register power-up is low

KE1_sr[2] = DFFEAS(KE1L60, A1L5,  ,  , KE1L21,  ,  , KE1L20,  );


--XD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X4_Y5_N52
--register power-up is low

XD1_break_readreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[0],  , XD1L36, VCC);


--GE1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X3_Y6_N29
--register power-up is low

GE1_MonDReg[0] = DFFEAS(GE1L55, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[0],  , GE1L90, JE1_take_action_ocimem_b);


--NF1_sr[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[2] at FF_X7_Y3_N41
--register power-up is low

NF1_sr[2] = DFFEAS(NF1L59, A1L5,  ,  , NF1L26,  ,  , NF1L25,  );


--BF1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[0] at FF_X11_Y3_N13
--register power-up is low

BF1_break_readreg[0] = DFFEAS(BF1L3, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--LF1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[0] at FF_X19_Y3_N26
--register power-up is low

LF1_MonDReg[0] = DFFEAS(LF1L52, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[0],  , LF1L69, MF1_take_action_ocimem_b);


--EB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X4_Y2_N37
--register power-up is low

EB1_count[0] = AMPP_FUNCTION(A1L5, EB1L17, !P1_clr_reg, !R1_state[4], EB1L62);


--EB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X4_Y2_N32
--register power-up is low

EB1_td_shift[10] = AMPP_FUNCTION(A1L5, A1L6, !P1_clr_reg, !R1_state[4], GND, EB1L62);


--EB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X4_Y2_N52
--register power-up is low

EB1_count[8] = AMPP_FUNCTION(A1L5, EB1_count[7], !P1_clr_reg, !R1_state[4], GND, EB1L62);


--EB2_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X7_Y2_N43
--register power-up is low

EB2_count[0] = AMPP_FUNCTION(A1L5, EB2L18, !P1_clr_reg, !R1_state[4], EB2L63);


--EB2_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X7_Y2_N29
--register power-up is low

EB2_td_shift[10] = AMPP_FUNCTION(A1L5, A1L6, !P1_clr_reg, !R1_state[4], GND, EB2L63);


--EB2_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X7_Y2_N4
--register power-up is low

EB2_count[8] = AMPP_FUNCTION(A1L5, EB2_count[7], !P1_clr_reg, !R1_state[4], GND, EB2L63);


--KE1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X1_Y5_N35
--register power-up is low

KE1_sr[3] = DFFEAS(KE1L61, A1L5,  ,  , KE1L21,  ,  , KE1L20,  );


--XD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X4_Y5_N34
--register power-up is low

XD1_break_readreg[1] = DFFEAS(XD1L4, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--GE1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X3_Y6_N10
--register power-up is low

GE1_MonDReg[1] = DFFEAS(GE1L57, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[1],  , GE1L90, JE1_take_action_ocimem_b);


--TE1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X5_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[0] = TE1_q_a[0]_PORT_A_data_out[0];

--TE1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[31] = TE1_q_a[0]_PORT_A_data_out[17];

--TE1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[30] = TE1_q_a[0]_PORT_A_data_out[16];

--TE1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[29] = TE1_q_a[0]_PORT_A_data_out[15];

--TE1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[28] = TE1_q_a[0]_PORT_A_data_out[14];

--TE1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[27] = TE1_q_a[0]_PORT_A_data_out[13];

--TE1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[26] = TE1_q_a[0]_PORT_A_data_out[12];

--TE1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[25] = TE1_q_a[0]_PORT_A_data_out[11];

--TE1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[24] = TE1_q_a[0]_PORT_A_data_out[10];

--TE1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[7] = TE1_q_a[0]_PORT_A_data_out[7];

--TE1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[6] = TE1_q_a[0]_PORT_A_data_out[6];

--TE1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[5] = TE1_q_a[0]_PORT_A_data_out[5];

--TE1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[4] = TE1_q_a[0]_PORT_A_data_out[4];

--TE1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[3] = TE1_q_a[0]_PORT_A_data_out[3];

--TE1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[2] = TE1_q_a[0]_PORT_A_data_out[2];

--TE1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X5_Y6_N0
TE1_q_a[0]_PORT_A_data_in = BUS(GE1L155, GE1L156, GE1L157, GE1L158, GE1L159, GE1L160, GE1L161, GE1L162, , , GE1L179, GE1L180, GE1L181, GE1L182, GE1L183, GE1L184, GE1L185, GE1L186, , );
TE1_q_a[0]_PORT_A_data_in_reg = DFFE(TE1_q_a[0]_PORT_A_data_in, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[0]_PORT_A_address_reg = DFFE(TE1_q_a[0]_PORT_A_address, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_write_enable = GE1L188;
TE1_q_a[0]_PORT_A_write_enable_reg = DFFE(TE1_q_a[0]_PORT_A_write_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_read_enable = !GE1L188;
TE1_q_a[0]_PORT_A_read_enable_reg = DFFE(TE1_q_a[0]_PORT_A_read_enable, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_PORT_A_byte_mask = BUS(GE1L150, GE1L153);
TE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[0]_PORT_A_byte_mask, TE1_q_a[0]_clock_0, , , TE1_q_a[0]_clock_enable_0);
TE1_q_a[0]_clock_0 = GLOBAL(A1L23);
TE1_q_a[0]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[0]_PORT_A_data_out = MEMORY(TE1_q_a[0]_PORT_A_data_in_reg, , TE1_q_a[0]_PORT_A_address_reg, , TE1_q_a[0]_PORT_A_write_enable_reg, TE1_q_a[0]_PORT_A_read_enable_reg, , , TE1_q_a[0]_PORT_A_byte_mask_reg, , TE1_q_a[0]_clock_0, , TE1_q_a[0]_clock_enable_0, , , , , );
TE1_q_a[1] = TE1_q_a[0]_PORT_A_data_out[1];


--NF1_sr[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[3] at FF_X7_Y3_N44
--register power-up is low

NF1_sr[3] = DFFEAS(NF1L60, A1L5,  ,  , NF1L26,  ,  , NF1L25,  );


--BF1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[1] at FF_X12_Y3_N52
--register power-up is low

BF1_break_readreg[1] = DFFEAS(BF1L5, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--LF1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[1] at FF_X19_Y3_N46
--register power-up is low

LF1_MonDReg[1] = DFFEAS(LF1L54, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[1],  , LF1L69, MF1_take_action_ocimem_b);


--TE2_q_a[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X26_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[0] = TE2_q_a[0]_PORT_A_data_out[0];

--TE2_q_a[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[31] = TE2_q_a[0]_PORT_A_data_out[17];

--TE2_q_a[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[30] = TE2_q_a[0]_PORT_A_data_out[16];

--TE2_q_a[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[29] = TE2_q_a[0]_PORT_A_data_out[15];

--TE2_q_a[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[28] = TE2_q_a[0]_PORT_A_data_out[14];

--TE2_q_a[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[27] = TE2_q_a[0]_PORT_A_data_out[13];

--TE2_q_a[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[26] = TE2_q_a[0]_PORT_A_data_out[12];

--TE2_q_a[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[25] = TE2_q_a[0]_PORT_A_data_out[11];

--TE2_q_a[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[24] = TE2_q_a[0]_PORT_A_data_out[10];

--TE2_q_a[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[7] = TE2_q_a[0]_PORT_A_data_out[7];

--TE2_q_a[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[6] = TE2_q_a[0]_PORT_A_data_out[6];

--TE2_q_a[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[5] = TE2_q_a[0]_PORT_A_data_out[5];

--TE2_q_a[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[4] = TE2_q_a[0]_PORT_A_data_out[4];

--TE2_q_a[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[3] = TE2_q_a[0]_PORT_A_data_out[3];

--TE2_q_a[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[2] = TE2_q_a[0]_PORT_A_data_out[2];

--TE2_q_a[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X26_Y3_N0
TE2_q_a[0]_PORT_A_data_in = BUS(LF1L148, LF1L149, LF1L150, LF1L151, LF1L152, LF1L153, LF1L154, LF1L155, , , LF1L172, LF1L173, LF1L174, LF1L175, LF1L176, LF1L177, LF1L178, LF1L179, , );
TE2_q_a[0]_PORT_A_data_in_reg = DFFE(TE2_q_a[0]_PORT_A_data_in, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[0]_PORT_A_address_reg = DFFE(TE2_q_a[0]_PORT_A_address, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_write_enable = LF1L181;
TE2_q_a[0]_PORT_A_write_enable_reg = DFFE(TE2_q_a[0]_PORT_A_write_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_read_enable = !LF1L181;
TE2_q_a[0]_PORT_A_read_enable_reg = DFFE(TE2_q_a[0]_PORT_A_read_enable, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_PORT_A_byte_mask = BUS(LF1L143, LF1L146);
TE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[0]_PORT_A_byte_mask, TE2_q_a[0]_clock_0, , , TE2_q_a[0]_clock_enable_0);
TE2_q_a[0]_clock_0 = GLOBAL(A1L23);
TE2_q_a[0]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[0]_PORT_A_data_out = MEMORY(TE2_q_a[0]_PORT_A_data_in_reg, , TE2_q_a[0]_PORT_A_address_reg, , TE2_q_a[0]_PORT_A_write_enable_reg, TE2_q_a[0]_PORT_A_read_enable_reg, , , TE2_q_a[0]_PORT_A_byte_mask_reg, , TE2_q_a[0]_clock_0, , TE2_q_a[0]_clock_enable_0, , , , , );
TE2_q_a[1] = TE2_q_a[0]_PORT_A_data_out[1];


--EB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X4_Y2_N34
--register power-up is low

EB1_count[7] = AMPP_FUNCTION(A1L5, EB1_count[6], !P1_clr_reg, !R1_state[4], GND, EB1L62);


--EB2_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X7_Y2_N58
--register power-up is low

EB2_count[7] = AMPP_FUNCTION(A1L5, EB2_count[6], !P1_clr_reg, !R1_state[4], GND, EB2L63);


--KE1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X1_Y5_N14
--register power-up is low

KE1_sr[4] = DFFEAS(KE1L62, A1L5,  ,  , KE1L21,  ,  , KE1L20,  );


--XD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X4_Y5_N14
--register power-up is low

XD1_break_readreg[2] = DFFEAS(XD1L6, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--GE1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X6_Y6_N26
--register power-up is low

GE1_MonDReg[2] = DFFEAS(GE1L59, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[2],  , GE1L90, JE1_take_action_ocimem_b);


--GE1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X6_Y5_N2
--register power-up is low

GE1_MonAReg[2] = DFFEAS(GE1L7, GLOBAL(A1L23),  ,  , JE1L64, JE1_jdo[26],  ,  , JE1_take_action_ocimem_a);


--GE1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X6_Y5_N5
--register power-up is low

GE1_MonAReg[3] = DFFEAS(GE1L11, GLOBAL(A1L23),  ,  , JE1L64, JE1_jdo[27],  ,  , JE1_take_action_ocimem_a);


--GE1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X6_Y5_N8
--register power-up is low

GE1_MonAReg[4] = DFFEAS(GE1L15, GLOBAL(A1L23),  ,  , JE1L64, JE1_jdo[28],  ,  , JE1_take_action_ocimem_a);


--GE1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X6_Y5_N10
--register power-up is low

GE1_MonAReg[5] = DFFEAS(GE1L19, GLOBAL(A1L23),  ,  , JE1L64, JE1_jdo[29],  ,  , JE1_take_action_ocimem_a);


--GE1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X6_Y5_N14
--register power-up is low

GE1_MonAReg[6] = DFFEAS(GE1L23, GLOBAL(A1L23),  ,  , JE1L64, JE1_jdo[30],  ,  , JE1_take_action_ocimem_a);


--GE1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X6_Y5_N16
--register power-up is low

GE1_MonAReg[7] = DFFEAS(GE1L27, GLOBAL(A1L23),  ,  , JE1L64, JE1_jdo[31],  ,  , JE1_take_action_ocimem_a);


--GE1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X6_Y5_N19
--register power-up is low

GE1_MonAReg[8] = DFFEAS(GE1L31, GLOBAL(A1L23),  ,  , JE1L64, JE1_jdo[32],  ,  , JE1_take_action_ocimem_a);


--GE1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X6_Y5_N22
--register power-up is low

GE1_MonAReg[9] = DFFEAS(GE1L35, GLOBAL(A1L23),  ,  , JE1L64, JE1_jdo[33],  ,  , JE1_take_action_ocimem_a);


--ND1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X11_Y8_N40
--register power-up is low

ND1_D_iw[0] = DFFEAS(ND1L622, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X13_Y8_N5
--register power-up is low

ND1_D_iw[2] = DFFEAS(ND1L624, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X11_Y8_N34
--register power-up is low

ND1_D_iw[12] = DFFEAS(ND1L634, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X12_Y8_N4
--register power-up is low

ND1_D_iw[14] = DFFEAS(ND1L636, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--NF1_sr[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[4] at FF_X7_Y3_N47
--register power-up is low

NF1_sr[4] = DFFEAS(NF1L61, A1L5,  ,  , NF1L26,  ,  , NF1L25,  );


--BF1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[2] at FF_X12_Y3_N22
--register power-up is low

BF1_break_readreg[2] = DFFEAS( , GLOBAL(A1L23),  ,  , BF1L9, MF1_jdo[2],  , BF1L10, VCC);


--LF1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[2] at FF_X19_Y3_N38
--register power-up is low

LF1_MonDReg[2] = DFFEAS(LF1L56, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[2],  , LF1L69, MF1_take_action_ocimem_b);


--LF1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[2] at FF_X17_Y3_N32
--register power-up is low

LF1_MonAReg[2] = DFFEAS(LF1L7, GLOBAL(A1L23),  ,  , MF1L69, MF1_jdo[26],  ,  , MF1_take_action_ocimem_a);


--LF1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[3] at FF_X17_Y3_N34
--register power-up is low

LF1_MonAReg[3] = DFFEAS(LF1L11, GLOBAL(A1L23),  ,  , MF1L69, MF1_jdo[27],  ,  , MF1_take_action_ocimem_a);


--LF1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[4] at FF_X17_Y3_N38
--register power-up is low

LF1_MonAReg[4] = DFFEAS(LF1L15, GLOBAL(A1L23),  ,  , MF1L69, MF1_jdo[28],  ,  , MF1_take_action_ocimem_a);


--LF1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[5] at FF_X17_Y3_N40
--register power-up is low

LF1_MonAReg[5] = DFFEAS(LF1L19, GLOBAL(A1L23),  ,  , MF1L69, MF1_jdo[29],  ,  , MF1_take_action_ocimem_a);


--LF1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[6] at FF_X17_Y3_N43
--register power-up is low

LF1_MonAReg[6] = DFFEAS(LF1L23, GLOBAL(A1L23),  ,  , MF1L69, MF1_jdo[30],  ,  , MF1_take_action_ocimem_a);


--LF1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[7] at FF_X17_Y3_N46
--register power-up is low

LF1_MonAReg[7] = DFFEAS(LF1L27, GLOBAL(A1L23),  ,  , MF1L69, MF1_jdo[31],  ,  , MF1_take_action_ocimem_a);


--LF1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[8] at FF_X17_Y3_N49
--register power-up is low

LF1_MonAReg[8] = DFFEAS(LF1L31, GLOBAL(A1L23),  ,  , MF1L69, MF1_jdo[32],  ,  , MF1_take_action_ocimem_a);


--LF1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[9] at FF_X17_Y3_N52
--register power-up is low

LF1_MonAReg[9] = DFFEAS(LF1L35, GLOBAL(A1L23),  ,  , MF1L69, MF1_jdo[33],  ,  , MF1_take_action_ocimem_a);


--UE1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[0] at FF_X31_Y4_N13
--register power-up is low

UE1_D_iw[0] = DFFEAS(UE1L622, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[2] at FF_X31_Y4_N44
--register power-up is low

UE1_D_iw[2] = DFFEAS(UE1L624, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[12] at FF_X31_Y4_N46
--register power-up is low

UE1_D_iw[12] = DFFEAS(UE1L634, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[14] at FF_X31_Y4_N1
--register power-up is low

UE1_D_iw[14] = DFFEAS(UE1L636, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--ND1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X15_Y11_N25
--register power-up is low

ND1_W_alu_result[3] = DFFEAS(ND1L310, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X15_Y11_N58
--register power-up is low

ND1_W_alu_result[4] = DFFEAS(ND1L311, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X12_Y11_N1
--register power-up is low

ND1_W_alu_result[5] = DFFEAS(ND1L312, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X12_Y11_N4
--register power-up is low

ND1_W_alu_result[7] = DFFEAS(ND1L314, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X12_Y11_N19
--register power-up is low

ND1_W_alu_result[8] = DFFEAS(ND1L315, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X12_Y11_N25
--register power-up is low

ND1_W_alu_result[9] = DFFEAS(ND1L316, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X12_Y11_N28
--register power-up is low

ND1_W_alu_result[10] = DFFEAS(ND1L317, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X11_Y11_N17
--register power-up is low

ND1_W_alu_result[13] = DFFEAS(ND1L320, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X15_Y11_N53
--register power-up is low

ND1_W_alu_result[6] = DFFEAS(ND1L313, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X12_Y11_N22
--register power-up is low

ND1_W_alu_result[12] = DFFEAS(ND1L319, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X11_Y11_N55
--register power-up is low

ND1_W_alu_result[11] = DFFEAS(ND1L318, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X11_Y11_N4
--register power-up is low

ND1_W_alu_result[14] = DFFEAS(ND1L321, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X11_Y11_N1
--register power-up is low

ND1_W_alu_result[15] = DFFEAS(ND1L322, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X15_Y11_N49
--register power-up is low

ND1_W_alu_result[2] = DFFEAS(ND1L309, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--EB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X5_Y2_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
EB1_rdata[0] = AMPP_FUNCTION(V1_fifo_wr, GND, A1L23, A1L23, EB1L25, V1L85, V1_fifo_wr, WF1_r_sync_rst, ND1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, ND1_d_writedata[1], ND1_d_writedata[2], ND1_d_writedata[3], ND1_d_writedata[4], ND1_d_writedata[5], ND1_d_writedata[6], ND1_d_writedata[7]);

--EB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X5_Y2_N0
EB1_rdata[7] = AMPP_FUNCTION(V1_fifo_wr, GND, A1L23, A1L23, EB1L25, V1L85, V1_fifo_wr, WF1_r_sync_rst, ND1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, ND1_d_writedata[1], ND1_d_writedata[2], ND1_d_writedata[3], ND1_d_writedata[4], ND1_d_writedata[5], ND1_d_writedata[6], ND1_d_writedata[7]);

--EB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X5_Y2_N0
EB1_rdata[6] = AMPP_FUNCTION(V1_fifo_wr, GND, A1L23, A1L23, EB1L25, V1L85, V1_fifo_wr, WF1_r_sync_rst, ND1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, ND1_d_writedata[1], ND1_d_writedata[2], ND1_d_writedata[3], ND1_d_writedata[4], ND1_d_writedata[5], ND1_d_writedata[6], ND1_d_writedata[7]);

--EB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X5_Y2_N0
EB1_rdata[5] = AMPP_FUNCTION(V1_fifo_wr, GND, A1L23, A1L23, EB1L25, V1L85, V1_fifo_wr, WF1_r_sync_rst, ND1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, ND1_d_writedata[1], ND1_d_writedata[2], ND1_d_writedata[3], ND1_d_writedata[4], ND1_d_writedata[5], ND1_d_writedata[6], ND1_d_writedata[7]);

--EB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X5_Y2_N0
EB1_rdata[4] = AMPP_FUNCTION(V1_fifo_wr, GND, A1L23, A1L23, EB1L25, V1L85, V1_fifo_wr, WF1_r_sync_rst, ND1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, ND1_d_writedata[1], ND1_d_writedata[2], ND1_d_writedata[3], ND1_d_writedata[4], ND1_d_writedata[5], ND1_d_writedata[6], ND1_d_writedata[7]);

--EB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X5_Y2_N0
EB1_rdata[3] = AMPP_FUNCTION(V1_fifo_wr, GND, A1L23, A1L23, EB1L25, V1L85, V1_fifo_wr, WF1_r_sync_rst, ND1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, ND1_d_writedata[1], ND1_d_writedata[2], ND1_d_writedata[3], ND1_d_writedata[4], ND1_d_writedata[5], ND1_d_writedata[6], ND1_d_writedata[7]);

--EB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X5_Y2_N0
EB1_rdata[2] = AMPP_FUNCTION(V1_fifo_wr, GND, A1L23, A1L23, EB1L25, V1L85, V1_fifo_wr, WF1_r_sync_rst, ND1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, ND1_d_writedata[1], ND1_d_writedata[2], ND1_d_writedata[3], ND1_d_writedata[4], ND1_d_writedata[5], ND1_d_writedata[6], ND1_d_writedata[7]);

--EB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X5_Y2_N0
EB1_rdata[1] = AMPP_FUNCTION(V1_fifo_wr, GND, A1L23, A1L23, EB1L25, V1L85, V1_fifo_wr, WF1_r_sync_rst, ND1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, ND1_d_writedata[1], ND1_d_writedata[2], ND1_d_writedata[3], ND1_d_writedata[4], ND1_d_writedata[5], ND1_d_writedata[6], ND1_d_writedata[7]);


--EB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X4_Y2_N43
--register power-up is low

EB1_count[6] = AMPP_FUNCTION(A1L5, EB1_count[5], !P1_clr_reg, !R1_state[4], GND, EB1L62);


--UE1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[2] at FF_X39_Y6_N1
--register power-up is low

UE1_W_alu_result[2] = DFFEAS(UE1L310, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[10] at FF_X39_Y6_N31
--register power-up is low

UE1_W_alu_result[10] = DFFEAS(UE1L318, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[9] at FF_X39_Y6_N40
--register power-up is low

UE1_W_alu_result[9] = DFFEAS(UE1L317, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[8] at FF_X34_Y6_N28
--register power-up is low

UE1_W_alu_result[8] = DFFEAS(UE1L316, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[7] at FF_X39_Y6_N59
--register power-up is low

UE1_W_alu_result[7] = DFFEAS(UE1L315, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[6] at FF_X39_Y6_N49
--register power-up is low

UE1_W_alu_result[6] = DFFEAS(UE1L314, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[5] at FF_X34_Y6_N7
--register power-up is low

UE1_W_alu_result[5] = DFFEAS(UE1L313, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[4] at FF_X34_Y6_N13
--register power-up is low

UE1_W_alu_result[4] = DFFEAS(UE1L312, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[3] at FF_X39_Y7_N16
--register power-up is low

UE1_W_alu_result[3] = DFFEAS(UE1L311, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[15] at FF_X34_Y6_N22
--register power-up is low

UE1_W_alu_result[15] = DFFEAS(UE1L323, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[14] at FF_X39_Y6_N10
--register power-up is low

UE1_W_alu_result[14] = DFFEAS(UE1L322, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[13] at FF_X39_Y6_N7
--register power-up is low

UE1_W_alu_result[13] = DFFEAS(UE1L321, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[12] at FF_X39_Y6_N25
--register power-up is low

UE1_W_alu_result[12] = DFFEAS(UE1L320, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[11] at FF_X39_Y6_N22
--register power-up is low

UE1_W_alu_result[11] = DFFEAS(UE1L319, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--EB2_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X26_Y2_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
EB2_rdata[0] = AMPP_FUNCTION(V2_fifo_wr, GND, A1L23, A1L23, EB2L26, V2L83, V2_fifo_wr, WF2_r_sync_rst, UE1_d_writedata[0], QB6_counter_reg_bit[0], QB6_counter_reg_bit[1], QB6_counter_reg_bit[2], QB6_counter_reg_bit[3], QB6_counter_reg_bit[4], QB6_counter_reg_bit[5], QB5_counter_reg_bit[0], QB5_counter_reg_bit[1], QB5_counter_reg_bit[2], QB5_counter_reg_bit[3], QB5_counter_reg_bit[4], QB5_counter_reg_bit[5], GND, GND, GND, GND, UE1_d_writedata[1], UE1_d_writedata[2], UE1_d_writedata[3], UE1_d_writedata[4], UE1_d_writedata[5], UE1_d_writedata[6], UE1_d_writedata[7]);

--EB2_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X26_Y2_N0
EB2_rdata[7] = AMPP_FUNCTION(V2_fifo_wr, GND, A1L23, A1L23, EB2L26, V2L83, V2_fifo_wr, WF2_r_sync_rst, UE1_d_writedata[0], QB6_counter_reg_bit[0], QB6_counter_reg_bit[1], QB6_counter_reg_bit[2], QB6_counter_reg_bit[3], QB6_counter_reg_bit[4], QB6_counter_reg_bit[5], QB5_counter_reg_bit[0], QB5_counter_reg_bit[1], QB5_counter_reg_bit[2], QB5_counter_reg_bit[3], QB5_counter_reg_bit[4], QB5_counter_reg_bit[5], GND, GND, GND, GND, UE1_d_writedata[1], UE1_d_writedata[2], UE1_d_writedata[3], UE1_d_writedata[4], UE1_d_writedata[5], UE1_d_writedata[6], UE1_d_writedata[7]);

--EB2_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X26_Y2_N0
EB2_rdata[6] = AMPP_FUNCTION(V2_fifo_wr, GND, A1L23, A1L23, EB2L26, V2L83, V2_fifo_wr, WF2_r_sync_rst, UE1_d_writedata[0], QB6_counter_reg_bit[0], QB6_counter_reg_bit[1], QB6_counter_reg_bit[2], QB6_counter_reg_bit[3], QB6_counter_reg_bit[4], QB6_counter_reg_bit[5], QB5_counter_reg_bit[0], QB5_counter_reg_bit[1], QB5_counter_reg_bit[2], QB5_counter_reg_bit[3], QB5_counter_reg_bit[4], QB5_counter_reg_bit[5], GND, GND, GND, GND, UE1_d_writedata[1], UE1_d_writedata[2], UE1_d_writedata[3], UE1_d_writedata[4], UE1_d_writedata[5], UE1_d_writedata[6], UE1_d_writedata[7]);

--EB2_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X26_Y2_N0
EB2_rdata[5] = AMPP_FUNCTION(V2_fifo_wr, GND, A1L23, A1L23, EB2L26, V2L83, V2_fifo_wr, WF2_r_sync_rst, UE1_d_writedata[0], QB6_counter_reg_bit[0], QB6_counter_reg_bit[1], QB6_counter_reg_bit[2], QB6_counter_reg_bit[3], QB6_counter_reg_bit[4], QB6_counter_reg_bit[5], QB5_counter_reg_bit[0], QB5_counter_reg_bit[1], QB5_counter_reg_bit[2], QB5_counter_reg_bit[3], QB5_counter_reg_bit[4], QB5_counter_reg_bit[5], GND, GND, GND, GND, UE1_d_writedata[1], UE1_d_writedata[2], UE1_d_writedata[3], UE1_d_writedata[4], UE1_d_writedata[5], UE1_d_writedata[6], UE1_d_writedata[7]);

--EB2_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X26_Y2_N0
EB2_rdata[4] = AMPP_FUNCTION(V2_fifo_wr, GND, A1L23, A1L23, EB2L26, V2L83, V2_fifo_wr, WF2_r_sync_rst, UE1_d_writedata[0], QB6_counter_reg_bit[0], QB6_counter_reg_bit[1], QB6_counter_reg_bit[2], QB6_counter_reg_bit[3], QB6_counter_reg_bit[4], QB6_counter_reg_bit[5], QB5_counter_reg_bit[0], QB5_counter_reg_bit[1], QB5_counter_reg_bit[2], QB5_counter_reg_bit[3], QB5_counter_reg_bit[4], QB5_counter_reg_bit[5], GND, GND, GND, GND, UE1_d_writedata[1], UE1_d_writedata[2], UE1_d_writedata[3], UE1_d_writedata[4], UE1_d_writedata[5], UE1_d_writedata[6], UE1_d_writedata[7]);

--EB2_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X26_Y2_N0
EB2_rdata[3] = AMPP_FUNCTION(V2_fifo_wr, GND, A1L23, A1L23, EB2L26, V2L83, V2_fifo_wr, WF2_r_sync_rst, UE1_d_writedata[0], QB6_counter_reg_bit[0], QB6_counter_reg_bit[1], QB6_counter_reg_bit[2], QB6_counter_reg_bit[3], QB6_counter_reg_bit[4], QB6_counter_reg_bit[5], QB5_counter_reg_bit[0], QB5_counter_reg_bit[1], QB5_counter_reg_bit[2], QB5_counter_reg_bit[3], QB5_counter_reg_bit[4], QB5_counter_reg_bit[5], GND, GND, GND, GND, UE1_d_writedata[1], UE1_d_writedata[2], UE1_d_writedata[3], UE1_d_writedata[4], UE1_d_writedata[5], UE1_d_writedata[6], UE1_d_writedata[7]);

--EB2_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X26_Y2_N0
EB2_rdata[2] = AMPP_FUNCTION(V2_fifo_wr, GND, A1L23, A1L23, EB2L26, V2L83, V2_fifo_wr, WF2_r_sync_rst, UE1_d_writedata[0], QB6_counter_reg_bit[0], QB6_counter_reg_bit[1], QB6_counter_reg_bit[2], QB6_counter_reg_bit[3], QB6_counter_reg_bit[4], QB6_counter_reg_bit[5], QB5_counter_reg_bit[0], QB5_counter_reg_bit[1], QB5_counter_reg_bit[2], QB5_counter_reg_bit[3], QB5_counter_reg_bit[4], QB5_counter_reg_bit[5], GND, GND, GND, GND, UE1_d_writedata[1], UE1_d_writedata[2], UE1_d_writedata[3], UE1_d_writedata[4], UE1_d_writedata[5], UE1_d_writedata[6], UE1_d_writedata[7]);

--EB2_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X26_Y2_N0
EB2_rdata[1] = AMPP_FUNCTION(V2_fifo_wr, GND, A1L23, A1L23, EB2L26, V2L83, V2_fifo_wr, WF2_r_sync_rst, UE1_d_writedata[0], QB6_counter_reg_bit[0], QB6_counter_reg_bit[1], QB6_counter_reg_bit[2], QB6_counter_reg_bit[3], QB6_counter_reg_bit[4], QB6_counter_reg_bit[5], QB5_counter_reg_bit[0], QB5_counter_reg_bit[1], QB5_counter_reg_bit[2], QB5_counter_reg_bit[3], QB5_counter_reg_bit[4], QB5_counter_reg_bit[5], GND, GND, GND, GND, UE1_d_writedata[1], UE1_d_writedata[2], UE1_d_writedata[3], UE1_d_writedata[4], UE1_d_writedata[5], UE1_d_writedata[6], UE1_d_writedata[7]);


--EB2_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X7_Y2_N49
--register power-up is low

EB2_count[6] = AMPP_FUNCTION(A1L5, EB2_count[5], !P1_clr_reg, !R1_state[4], GND, EB2L63);


--KE1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X1_Y6_N14
--register power-up is low

KE1_sr[25] = DFFEAS(KE1L67, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--ND1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X8_Y11_N58
--register power-up is low

ND1_F_pc[0] = DFFEAS(ND1L671, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid,  ,  , ND1_R_ctrl_exception,  );


--ND1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X9_Y11_N25
--register power-up is low

ND1_F_pc[3] = DFFEAS(ND1L684, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid, VCC,  ,  , ND1_R_ctrl_exception);


--ND1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X8_Y11_N38
--register power-up is low

ND1_F_pc[2] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid, ND1L673,  , ND1_R_ctrl_exception, VCC);


--ND1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X8_Y11_N55
--register power-up is low

ND1_F_pc[1] = DFFEAS(ND1L672, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid,  ,  , ND1_R_ctrl_exception,  );


--ND1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X8_Y11_N53
--register power-up is low

ND1_F_pc[8] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid, ND1L678,  , ND1_R_ctrl_exception, VCC);


--ND1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X8_Y11_N49
--register power-up is low

ND1_F_pc[7] = DFFEAS(ND1L677, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid,  ,  , ND1_R_ctrl_exception,  );


--ND1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X8_Y11_N47
--register power-up is low

ND1_F_pc[6] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid, ND1L676,  , ND1_R_ctrl_exception, VCC);


--ND1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X8_Y11_N43
--register power-up is low

ND1_F_pc[5] = DFFEAS(ND1L675, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid,  ,  , ND1_R_ctrl_exception,  );


--ND1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X8_Y11_N23
--register power-up is low

ND1_F_pc[4] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid, ND1L674,  , ND1_R_ctrl_exception, VCC);


--ND1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X8_Y11_N29
--register power-up is low

ND1_F_pc[13] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid, ND1L683,  , ND1_R_ctrl_exception, VCC);


--ND1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X8_Y11_N32
--register power-up is low

ND1_F_pc[9] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid, ND1L679,  , ND1_R_ctrl_exception, VCC);


--ND1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X8_Y11_N35
--register power-up is low

ND1_F_pc[10] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid, ND1L680,  , ND1_R_ctrl_exception, VCC);


--ND1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X8_Y11_N26
--register power-up is low

ND1_F_pc[11] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid, ND1L681,  , ND1_R_ctrl_exception, VCC);


--KE1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X1_Y5_N17
--register power-up is low

KE1_sr[5] = DFFEAS(KE1L68, A1L5,  ,  , KE1L21,  ,  , KE1L20,  );


--XD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X4_Y5_N46
--register power-up is low

XD1_break_readreg[3] = DFFEAS(XD1L8, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--GE1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X6_Y6_N46
--register power-up is low

GE1_MonDReg[3] = DFFEAS(GE1L61, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[3],  , GE1L90, JE1_take_action_ocimem_b);


--GE1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at MLABCELL_X6_Y5_N24
GE1L2_adder_eqn = ( GE1_MonAReg[10] ) + ( VCC ) + ( GE1L36 );
GE1L2 = SUM(GE1L2_adder_eqn);


--GE1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at MLABCELL_X6_Y5_N0
GE1L7_adder_eqn = ( GE1_MonAReg[2] ) + ( VCC ) + ( !VCC );
GE1L7 = SUM(GE1L7_adder_eqn);

--GE1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at MLABCELL_X6_Y5_N0
GE1L8_adder_eqn = ( GE1_MonAReg[2] ) + ( VCC ) + ( !VCC );
GE1L8 = CARRY(GE1L8_adder_eqn);


--GE1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at MLABCELL_X6_Y5_N3
GE1L11_adder_eqn = ( GE1_MonAReg[3] ) + ( GND ) + ( GE1L8 );
GE1L11 = SUM(GE1L11_adder_eqn);

--GE1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at MLABCELL_X6_Y5_N3
GE1L12_adder_eqn = ( GE1_MonAReg[3] ) + ( GND ) + ( GE1L8 );
GE1L12 = CARRY(GE1L12_adder_eqn);


--GE1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at MLABCELL_X6_Y5_N6
GE1L15_adder_eqn = ( GE1_MonAReg[4] ) + ( GND ) + ( GE1L12 );
GE1L15 = SUM(GE1L15_adder_eqn);

--GE1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at MLABCELL_X6_Y5_N6
GE1L16_adder_eqn = ( GE1_MonAReg[4] ) + ( GND ) + ( GE1L12 );
GE1L16 = CARRY(GE1L16_adder_eqn);


--GE1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at MLABCELL_X6_Y5_N9
GE1L19_adder_eqn = ( GE1_MonAReg[5] ) + ( GND ) + ( GE1L16 );
GE1L19 = SUM(GE1L19_adder_eqn);

--GE1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at MLABCELL_X6_Y5_N9
GE1L20_adder_eqn = ( GE1_MonAReg[5] ) + ( GND ) + ( GE1L16 );
GE1L20 = CARRY(GE1L20_adder_eqn);


--GE1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at MLABCELL_X6_Y5_N12
GE1L23_adder_eqn = ( GE1_MonAReg[6] ) + ( GND ) + ( GE1L20 );
GE1L23 = SUM(GE1L23_adder_eqn);

--GE1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at MLABCELL_X6_Y5_N12
GE1L24_adder_eqn = ( GE1_MonAReg[6] ) + ( GND ) + ( GE1L20 );
GE1L24 = CARRY(GE1L24_adder_eqn);


--GE1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at MLABCELL_X6_Y5_N15
GE1L27_adder_eqn = ( GE1_MonAReg[7] ) + ( GND ) + ( GE1L24 );
GE1L27 = SUM(GE1L27_adder_eqn);

--GE1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at MLABCELL_X6_Y5_N15
GE1L28_adder_eqn = ( GE1_MonAReg[7] ) + ( GND ) + ( GE1L24 );
GE1L28 = CARRY(GE1L28_adder_eqn);


--GE1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at MLABCELL_X6_Y5_N18
GE1L31_adder_eqn = ( GE1_MonAReg[8] ) + ( GND ) + ( GE1L28 );
GE1L31 = SUM(GE1L31_adder_eqn);

--GE1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at MLABCELL_X6_Y5_N18
GE1L32_adder_eqn = ( GE1_MonAReg[8] ) + ( GND ) + ( GE1L28 );
GE1L32 = CARRY(GE1L32_adder_eqn);


--GE1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at MLABCELL_X6_Y5_N21
GE1L35_adder_eqn = ( GE1_MonAReg[9] ) + ( GND ) + ( GE1L32 );
GE1L35 = SUM(GE1L35_adder_eqn);

--GE1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at MLABCELL_X6_Y5_N21
GE1L36_adder_eqn = ( GE1_MonAReg[9] ) + ( GND ) + ( GE1L32 );
GE1L36 = CARRY(GE1L36_adder_eqn);


--UF1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[0] at M10K_X14_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[0]_PORT_A_data_in = BUS(CC3L24, CC3L25);
UF1_q_a[0]_PORT_A_data_in_reg = DFFE(UF1_q_a[0]_PORT_A_data_in, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[0]_PORT_A_address_reg = DFFE(UF1_q_a[0]_PORT_A_address, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_PORT_A_write_enable = !Z1L2;
UF1_q_a[0]_PORT_A_write_enable_reg = DFFE(UF1_q_a[0]_PORT_A_write_enable, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_PORT_A_read_enable = Z1L2;
UF1_q_a[0]_PORT_A_read_enable_reg = DFFE(UF1_q_a[0]_PORT_A_read_enable, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_PORT_A_byte_mask = CC3_src_data[32];
UF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[0]_PORT_A_byte_mask, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_clock_0 = GLOBAL(A1L23);
UF1_q_a[0]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[0]_PORT_A_data_out = MEMORY(UF1_q_a[0]_PORT_A_data_in_reg, , UF1_q_a[0]_PORT_A_address_reg, , UF1_q_a[0]_PORT_A_write_enable_reg, UF1_q_a[0]_PORT_A_read_enable_reg, , , UF1_q_a[0]_PORT_A_byte_mask_reg, , UF1_q_a[0]_clock_0, , UF1_q_a[0]_clock_enable_0, , , , , );
UF1_q_a[0] = UF1_q_a[0]_PORT_A_data_out[0];

--UF1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[1] at M10K_X14_Y12_N0
UF1_q_a[0]_PORT_A_data_in = BUS(CC3L24, CC3L25);
UF1_q_a[0]_PORT_A_data_in_reg = DFFE(UF1_q_a[0]_PORT_A_data_in, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[0]_PORT_A_address_reg = DFFE(UF1_q_a[0]_PORT_A_address, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_PORT_A_write_enable = !Z1L2;
UF1_q_a[0]_PORT_A_write_enable_reg = DFFE(UF1_q_a[0]_PORT_A_write_enable, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_PORT_A_read_enable = Z1L2;
UF1_q_a[0]_PORT_A_read_enable_reg = DFFE(UF1_q_a[0]_PORT_A_read_enable, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_PORT_A_byte_mask = CC3_src_data[32];
UF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[0]_PORT_A_byte_mask, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_clock_0 = GLOBAL(A1L23);
UF1_q_a[0]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[0]_PORT_A_data_out = MEMORY(UF1_q_a[0]_PORT_A_data_in_reg, , UF1_q_a[0]_PORT_A_address_reg, , UF1_q_a[0]_PORT_A_write_enable_reg, UF1_q_a[0]_PORT_A_read_enable_reg, , , UF1_q_a[0]_PORT_A_byte_mask_reg, , UF1_q_a[0]_clock_0, , UF1_q_a[0]_clock_enable_0, , , , , );
UF1_q_a[1] = UF1_q_a[0]_PORT_A_data_out[1];


--UF1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[2] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[2]_PORT_A_data_in = BUS(CC3L26, CC3L27);
UF1_q_a[2]_PORT_A_data_in_reg = DFFE(UF1_q_a[2]_PORT_A_data_in, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[2]_PORT_A_address_reg = DFFE(UF1_q_a[2]_PORT_A_address, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_PORT_A_write_enable = !Z1L2;
UF1_q_a[2]_PORT_A_write_enable_reg = DFFE(UF1_q_a[2]_PORT_A_write_enable, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_PORT_A_read_enable = Z1L2;
UF1_q_a[2]_PORT_A_read_enable_reg = DFFE(UF1_q_a[2]_PORT_A_read_enable, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_PORT_A_byte_mask = CC3_src_data[32];
UF1_q_a[2]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[2]_PORT_A_byte_mask, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_clock_0 = GLOBAL(A1L23);
UF1_q_a[2]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[2]_PORT_A_data_out = MEMORY(UF1_q_a[2]_PORT_A_data_in_reg, , UF1_q_a[2]_PORT_A_address_reg, , UF1_q_a[2]_PORT_A_write_enable_reg, UF1_q_a[2]_PORT_A_read_enable_reg, , , UF1_q_a[2]_PORT_A_byte_mask_reg, , UF1_q_a[2]_clock_0, , UF1_q_a[2]_clock_enable_0, , , , , );
UF1_q_a[2] = UF1_q_a[2]_PORT_A_data_out[0];

--UF1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[3] at M10K_X5_Y5_N0
UF1_q_a[2]_PORT_A_data_in = BUS(CC3L26, CC3L27);
UF1_q_a[2]_PORT_A_data_in_reg = DFFE(UF1_q_a[2]_PORT_A_data_in, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[2]_PORT_A_address_reg = DFFE(UF1_q_a[2]_PORT_A_address, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_PORT_A_write_enable = !Z1L2;
UF1_q_a[2]_PORT_A_write_enable_reg = DFFE(UF1_q_a[2]_PORT_A_write_enable, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_PORT_A_read_enable = Z1L2;
UF1_q_a[2]_PORT_A_read_enable_reg = DFFE(UF1_q_a[2]_PORT_A_read_enable, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_PORT_A_byte_mask = CC3_src_data[32];
UF1_q_a[2]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[2]_PORT_A_byte_mask, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_clock_0 = GLOBAL(A1L23);
UF1_q_a[2]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[2]_PORT_A_data_out = MEMORY(UF1_q_a[2]_PORT_A_data_in_reg, , UF1_q_a[2]_PORT_A_address_reg, , UF1_q_a[2]_PORT_A_write_enable_reg, UF1_q_a[2]_PORT_A_read_enable_reg, , , UF1_q_a[2]_PORT_A_byte_mask_reg, , UF1_q_a[2]_clock_0, , UF1_q_a[2]_clock_enable_0, , , , , );
UF1_q_a[3] = UF1_q_a[2]_PORT_A_data_out[1];


--UF1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[4] at M10K_X14_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[4]_PORT_A_data_in = BUS(CC3L28, CC3L29);
UF1_q_a[4]_PORT_A_data_in_reg = DFFE(UF1_q_a[4]_PORT_A_data_in, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[4]_PORT_A_address_reg = DFFE(UF1_q_a[4]_PORT_A_address, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_PORT_A_write_enable = !Z1L2;
UF1_q_a[4]_PORT_A_write_enable_reg = DFFE(UF1_q_a[4]_PORT_A_write_enable, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_PORT_A_read_enable = Z1L2;
UF1_q_a[4]_PORT_A_read_enable_reg = DFFE(UF1_q_a[4]_PORT_A_read_enable, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_PORT_A_byte_mask = CC3_src_data[32];
UF1_q_a[4]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[4]_PORT_A_byte_mask, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_clock_0 = GLOBAL(A1L23);
UF1_q_a[4]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[4]_PORT_A_data_out = MEMORY(UF1_q_a[4]_PORT_A_data_in_reg, , UF1_q_a[4]_PORT_A_address_reg, , UF1_q_a[4]_PORT_A_write_enable_reg, UF1_q_a[4]_PORT_A_read_enable_reg, , , UF1_q_a[4]_PORT_A_byte_mask_reg, , UF1_q_a[4]_clock_0, , UF1_q_a[4]_clock_enable_0, , , , , );
UF1_q_a[4] = UF1_q_a[4]_PORT_A_data_out[0];

--UF1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[5] at M10K_X14_Y3_N0
UF1_q_a[4]_PORT_A_data_in = BUS(CC3L28, CC3L29);
UF1_q_a[4]_PORT_A_data_in_reg = DFFE(UF1_q_a[4]_PORT_A_data_in, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[4]_PORT_A_address_reg = DFFE(UF1_q_a[4]_PORT_A_address, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_PORT_A_write_enable = !Z1L2;
UF1_q_a[4]_PORT_A_write_enable_reg = DFFE(UF1_q_a[4]_PORT_A_write_enable, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_PORT_A_read_enable = Z1L2;
UF1_q_a[4]_PORT_A_read_enable_reg = DFFE(UF1_q_a[4]_PORT_A_read_enable, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_PORT_A_byte_mask = CC3_src_data[32];
UF1_q_a[4]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[4]_PORT_A_byte_mask, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_clock_0 = GLOBAL(A1L23);
UF1_q_a[4]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[4]_PORT_A_data_out = MEMORY(UF1_q_a[4]_PORT_A_data_in_reg, , UF1_q_a[4]_PORT_A_address_reg, , UF1_q_a[4]_PORT_A_write_enable_reg, UF1_q_a[4]_PORT_A_read_enable_reg, , , UF1_q_a[4]_PORT_A_byte_mask_reg, , UF1_q_a[4]_clock_0, , UF1_q_a[4]_clock_enable_0, , , , , );
UF1_q_a[5] = UF1_q_a[4]_PORT_A_data_out[1];


--UF1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[11] at M10K_X5_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[11]_PORT_A_data_in = BUS(CC3L30, CC3L31);
UF1_q_a[11]_PORT_A_data_in_reg = DFFE(UF1_q_a[11]_PORT_A_data_in, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[11]_PORT_A_address_reg = DFFE(UF1_q_a[11]_PORT_A_address, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_PORT_A_write_enable = !Z1L2;
UF1_q_a[11]_PORT_A_write_enable_reg = DFFE(UF1_q_a[11]_PORT_A_write_enable, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_PORT_A_read_enable = Z1L2;
UF1_q_a[11]_PORT_A_read_enable_reg = DFFE(UF1_q_a[11]_PORT_A_read_enable, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_PORT_A_byte_mask = CC3_src_data[33];
UF1_q_a[11]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[11]_PORT_A_byte_mask, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_clock_0 = GLOBAL(A1L23);
UF1_q_a[11]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[11]_PORT_A_data_out = MEMORY(UF1_q_a[11]_PORT_A_data_in_reg, , UF1_q_a[11]_PORT_A_address_reg, , UF1_q_a[11]_PORT_A_write_enable_reg, UF1_q_a[11]_PORT_A_read_enable_reg, , , UF1_q_a[11]_PORT_A_byte_mask_reg, , UF1_q_a[11]_clock_0, , UF1_q_a[11]_clock_enable_0, , , , , );
UF1_q_a[11] = UF1_q_a[11]_PORT_A_data_out[0];

--UF1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[12] at M10K_X5_Y3_N0
UF1_q_a[11]_PORT_A_data_in = BUS(CC3L30, CC3L31);
UF1_q_a[11]_PORT_A_data_in_reg = DFFE(UF1_q_a[11]_PORT_A_data_in, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[11]_PORT_A_address_reg = DFFE(UF1_q_a[11]_PORT_A_address, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_PORT_A_write_enable = !Z1L2;
UF1_q_a[11]_PORT_A_write_enable_reg = DFFE(UF1_q_a[11]_PORT_A_write_enable, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_PORT_A_read_enable = Z1L2;
UF1_q_a[11]_PORT_A_read_enable_reg = DFFE(UF1_q_a[11]_PORT_A_read_enable, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_PORT_A_byte_mask = CC3_src_data[33];
UF1_q_a[11]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[11]_PORT_A_byte_mask, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_clock_0 = GLOBAL(A1L23);
UF1_q_a[11]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[11]_PORT_A_data_out = MEMORY(UF1_q_a[11]_PORT_A_data_in_reg, , UF1_q_a[11]_PORT_A_address_reg, , UF1_q_a[11]_PORT_A_write_enable_reg, UF1_q_a[11]_PORT_A_read_enable_reg, , , UF1_q_a[11]_PORT_A_byte_mask_reg, , UF1_q_a[11]_clock_0, , UF1_q_a[11]_clock_enable_0, , , , , );
UF1_q_a[12] = UF1_q_a[11]_PORT_A_data_out[1];


--UF1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[13] at M10K_X5_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[13]_PORT_A_data_in = BUS(CC3L32, CC3L33);
UF1_q_a[13]_PORT_A_data_in_reg = DFFE(UF1_q_a[13]_PORT_A_data_in, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[13]_PORT_A_address_reg = DFFE(UF1_q_a[13]_PORT_A_address, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_PORT_A_write_enable = !Z1L2;
UF1_q_a[13]_PORT_A_write_enable_reg = DFFE(UF1_q_a[13]_PORT_A_write_enable, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_PORT_A_read_enable = Z1L2;
UF1_q_a[13]_PORT_A_read_enable_reg = DFFE(UF1_q_a[13]_PORT_A_read_enable, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_PORT_A_byte_mask = CC3_src_data[33];
UF1_q_a[13]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[13]_PORT_A_byte_mask, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_clock_0 = GLOBAL(A1L23);
UF1_q_a[13]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[13]_PORT_A_data_out = MEMORY(UF1_q_a[13]_PORT_A_data_in_reg, , UF1_q_a[13]_PORT_A_address_reg, , UF1_q_a[13]_PORT_A_write_enable_reg, UF1_q_a[13]_PORT_A_read_enable_reg, , , UF1_q_a[13]_PORT_A_byte_mask_reg, , UF1_q_a[13]_clock_0, , UF1_q_a[13]_clock_enable_0, , , , , );
UF1_q_a[13] = UF1_q_a[13]_PORT_A_data_out[0];

--UF1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[14] at M10K_X5_Y7_N0
UF1_q_a[13]_PORT_A_data_in = BUS(CC3L32, CC3L33);
UF1_q_a[13]_PORT_A_data_in_reg = DFFE(UF1_q_a[13]_PORT_A_data_in, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[13]_PORT_A_address_reg = DFFE(UF1_q_a[13]_PORT_A_address, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_PORT_A_write_enable = !Z1L2;
UF1_q_a[13]_PORT_A_write_enable_reg = DFFE(UF1_q_a[13]_PORT_A_write_enable, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_PORT_A_read_enable = Z1L2;
UF1_q_a[13]_PORT_A_read_enable_reg = DFFE(UF1_q_a[13]_PORT_A_read_enable, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_PORT_A_byte_mask = CC3_src_data[33];
UF1_q_a[13]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[13]_PORT_A_byte_mask, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_clock_0 = GLOBAL(A1L23);
UF1_q_a[13]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[13]_PORT_A_data_out = MEMORY(UF1_q_a[13]_PORT_A_data_in_reg, , UF1_q_a[13]_PORT_A_address_reg, , UF1_q_a[13]_PORT_A_write_enable_reg, UF1_q_a[13]_PORT_A_read_enable_reg, , , UF1_q_a[13]_PORT_A_byte_mask_reg, , UF1_q_a[13]_clock_0, , UF1_q_a[13]_clock_enable_0, , , , , );
UF1_q_a[14] = UF1_q_a[13]_PORT_A_data_out[1];


--UF1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[16] at M10K_X14_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[16]_PORT_A_data_in = BUS(CC3L35, CC3L41);
UF1_q_a[16]_PORT_A_data_in_reg = DFFE(UF1_q_a[16]_PORT_A_data_in, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[16]_PORT_A_address_reg = DFFE(UF1_q_a[16]_PORT_A_address, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_PORT_A_write_enable = !Z1L2;
UF1_q_a[16]_PORT_A_write_enable_reg = DFFE(UF1_q_a[16]_PORT_A_write_enable, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_PORT_A_read_enable = Z1L2;
UF1_q_a[16]_PORT_A_read_enable_reg = DFFE(UF1_q_a[16]_PORT_A_read_enable, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_PORT_A_byte_mask = CC3_src_data[34];
UF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[16]_PORT_A_byte_mask, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_clock_0 = GLOBAL(A1L23);
UF1_q_a[16]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[16]_PORT_A_data_out = MEMORY(UF1_q_a[16]_PORT_A_data_in_reg, , UF1_q_a[16]_PORT_A_address_reg, , UF1_q_a[16]_PORT_A_write_enable_reg, UF1_q_a[16]_PORT_A_read_enable_reg, , , UF1_q_a[16]_PORT_A_byte_mask_reg, , UF1_q_a[16]_clock_0, , UF1_q_a[16]_clock_enable_0, , , , , );
UF1_q_a[16] = UF1_q_a[16]_PORT_A_data_out[0];

--UF1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[22] at M10K_X14_Y11_N0
UF1_q_a[16]_PORT_A_data_in = BUS(CC3L35, CC3L41);
UF1_q_a[16]_PORT_A_data_in_reg = DFFE(UF1_q_a[16]_PORT_A_data_in, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[16]_PORT_A_address_reg = DFFE(UF1_q_a[16]_PORT_A_address, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_PORT_A_write_enable = !Z1L2;
UF1_q_a[16]_PORT_A_write_enable_reg = DFFE(UF1_q_a[16]_PORT_A_write_enable, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_PORT_A_read_enable = Z1L2;
UF1_q_a[16]_PORT_A_read_enable_reg = DFFE(UF1_q_a[16]_PORT_A_read_enable, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_PORT_A_byte_mask = CC3_src_data[34];
UF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[16]_PORT_A_byte_mask, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_clock_0 = GLOBAL(A1L23);
UF1_q_a[16]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[16]_PORT_A_data_out = MEMORY(UF1_q_a[16]_PORT_A_data_in_reg, , UF1_q_a[16]_PORT_A_address_reg, , UF1_q_a[16]_PORT_A_write_enable_reg, UF1_q_a[16]_PORT_A_read_enable_reg, , , UF1_q_a[16]_PORT_A_byte_mask_reg, , UF1_q_a[16]_clock_0, , UF1_q_a[16]_clock_enable_0, , , , , );
UF1_q_a[22] = UF1_q_a[16]_PORT_A_data_out[1];


--ND1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X12_Y9_N13
--register power-up is low

ND1_R_ctrl_st = DFFEAS(ND1L249, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , !ND1_D_iw[2],  );


--VB3_byteen_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|byteen_reg[1] at FF_X10_Y7_N17
--register power-up is low

VB3_byteen_reg[1] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_byteenable[3],  , VB3_use_reg, VCC);


--VB3_byteen_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|byteen_reg[0] at FF_X10_Y7_N14
--register power-up is low

VB3_byteen_reg[0] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_byteenable[2],  , VB3_use_reg, VCC);


--T1_time_out_counter[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[2] at FF_X21_Y5_N38
--register power-up is low

T1_time_out_counter[2] = DFFEAS(T1L2, GLOBAL(A1L23),  ,  ,  ,  ,  , T1L89,  );


--T1_time_out_counter[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[3] at FF_X21_Y5_N41
--register power-up is low

T1_time_out_counter[3] = DFFEAS(T1L6, GLOBAL(A1L23),  ,  ,  ,  ,  , T1L89,  );


--T1_time_out_counter[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[6] at FF_X21_Y5_N49
--register power-up is low

T1_time_out_counter[6] = DFFEAS(T1L10, GLOBAL(A1L23),  ,  ,  ,  ,  , T1L89,  );


--T1_time_out_counter[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[4] at FF_X21_Y5_N44
--register power-up is low

T1_time_out_counter[4] = DFFEAS(T1L14, GLOBAL(A1L23),  ,  ,  ,  ,  , T1L89,  );


--T1_time_out_counter[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[7] at FF_X21_Y5_N53
--register power-up is low

T1_time_out_counter[7] = DFFEAS(T1L18, GLOBAL(A1L23),  ,  ,  ,  ,  , T1L89,  );


--T1_time_out_counter[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[1] at FF_X21_Y5_N35
--register power-up is low

T1_time_out_counter[1] = DFFEAS(T1L22, GLOBAL(A1L23),  ,  ,  ,  ,  , T1L89,  );


--T1_time_out_counter[0] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[0] at FF_X21_Y5_N32
--register power-up is low

T1_time_out_counter[0] = DFFEAS(T1L26, GLOBAL(A1L23),  ,  ,  ,  ,  , T1L89,  );


--T1_time_out_counter[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[5] at FF_X21_Y5_N47
--register power-up is low

T1_time_out_counter[5] = DFFEAS(T1L30, GLOBAL(A1L23),  ,  ,  ,  ,  , T1L89,  );


--VC2_burst_uncompress_address_base[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] at FF_X19_Y7_N38
--register power-up is low

VC2_burst_uncompress_address_base[1] = DFFEAS(VC2L11, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2L1, TB2L3Q,  ,  , !TB2_mem[0][41]);


--VC2_burst_uncompress_address_offset[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] at FF_X19_Y7_N35
--register power-up is low

VC2_burst_uncompress_address_offset[1] = DFFEAS(VC2L2, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2L1, A1L126,  ,  , !TB2_mem[0][41]);


--ND1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X13_Y11_N49
--register power-up is low

ND1_E_shift_rot_cnt[4] = DFFEAS(ND1L193, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src2[4],  ,  , ND1_E_new_inst);


--ND1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X13_Y11_N22
--register power-up is low

ND1_E_shift_rot_cnt[3] = DFFEAS(ND1L194, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src2[3],  ,  , ND1_E_new_inst);


--ND1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X13_Y11_N14
--register power-up is low

ND1_E_shift_rot_cnt[2] = DFFEAS(ND1L195, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src2[2],  ,  , ND1_E_new_inst);


--ND1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X13_Y11_N17
--register power-up is low

ND1_E_shift_rot_cnt[1] = DFFEAS(ND1L196, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src2[1],  ,  , ND1_E_new_inst);


--ND1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X16_Y11_N4
--register power-up is low

ND1_E_shift_rot_cnt[0] = DFFEAS(ND1L390, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1L389,  ,  , !ND1_E_new_inst);


--NF1_sr[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[25] at FF_X13_Y3_N14
--register power-up is low

NF1_sr[25] = DFFEAS(NF1L66, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--UE1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[0] at FF_X33_Y6_N59
--register power-up is low

UE1_F_pc[0] = DFFEAS(UE1L673, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid,  ,  , UE1_R_ctrl_exception,  );


--UE1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[3] at FF_X31_Y6_N1
--register power-up is low

UE1_F_pc[3] = DFFEAS(UE1L686, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid, VCC,  ,  , UE1_R_ctrl_exception);


--UE1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[2] at FF_X33_Y6_N41
--register power-up is low

UE1_F_pc[2] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid, UE1L675,  , UE1_R_ctrl_exception, VCC);


--UE1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[1] at FF_X33_Y6_N38
--register power-up is low

UE1_F_pc[1] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid, UE1L674,  , UE1_R_ctrl_exception, VCC);


--UE1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[8] at FF_X33_Y6_N56
--register power-up is low

UE1_F_pc[8] = DFFEAS(UE1L680, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid,  ,  , UE1_R_ctrl_exception,  );


--UE1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[7] at FF_X33_Y6_N20
--register power-up is low

UE1_F_pc[7] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid, UE1L679,  , UE1_R_ctrl_exception, VCC);


--UE1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[6] at FF_X33_Y6_N26
--register power-up is low

UE1_F_pc[6] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid, UE1L678,  , UE1_R_ctrl_exception, VCC);


--UE1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[5] at FF_X33_Y6_N52
--register power-up is low

UE1_F_pc[5] = DFFEAS(UE1L677, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid,  ,  , UE1_R_ctrl_exception,  );


--UE1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[4] at FF_X33_Y6_N32
--register power-up is low

UE1_F_pc[4] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid, UE1L676,  , UE1_R_ctrl_exception, VCC);


--UE1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[9] at FF_X33_Y6_N50
--register power-up is low

UE1_F_pc[9] = DFFEAS(UE1L681, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid,  ,  , UE1_R_ctrl_exception,  );


--UE1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[10] at FF_X33_Y6_N44
--register power-up is low

UE1_F_pc[10] = DFFEAS(UE1L682, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid,  ,  , UE1_R_ctrl_exception,  );


--UE1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[11] at FF_X33_Y6_N46
--register power-up is low

UE1_F_pc[11] = DFFEAS(UE1L683, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid,  ,  , UE1_R_ctrl_exception,  );


--UE1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[13] at FF_X33_Y6_N17
--register power-up is low

UE1_F_pc[13] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid, UE1L685,  , UE1_R_ctrl_exception, VCC);


--NF1_sr[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[5] at FF_X7_Y3_N14
--register power-up is low

NF1_sr[5] = DFFEAS(NF1L67, A1L5,  ,  , NF1L26,  ,  , NF1L25,  );


--BF1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[3] at FF_X10_Y3_N40
--register power-up is low

BF1_break_readreg[3] = DFFEAS( , GLOBAL(A1L23),  ,  , BF1L9, MF1_jdo[3],  , BF1L10, VCC);


--LF1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[3] at FF_X19_Y3_N34
--register power-up is low

LF1_MonDReg[3] = DFFEAS(LF1L58, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[3],  , LF1L69, MF1_take_action_ocimem_b);


--LF1L2 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~1 at LABCELL_X17_Y3_N54
LF1L2_adder_eqn = ( LF1_MonAReg[10] ) + ( VCC ) + ( LF1L36 );
LF1L2 = SUM(LF1L2_adder_eqn);


--LF1L7 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~5 at LABCELL_X17_Y3_N30
LF1L7_adder_eqn = ( LF1_MonAReg[2] ) + ( VCC ) + ( !VCC );
LF1L7 = SUM(LF1L7_adder_eqn);

--LF1L8 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~6 at LABCELL_X17_Y3_N30
LF1L8_adder_eqn = ( LF1_MonAReg[2] ) + ( VCC ) + ( !VCC );
LF1L8 = CARRY(LF1L8_adder_eqn);


--LF1L11 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~9 at LABCELL_X17_Y3_N33
LF1L11_adder_eqn = ( LF1_MonAReg[3] ) + ( GND ) + ( LF1L8 );
LF1L11 = SUM(LF1L11_adder_eqn);

--LF1L12 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~10 at LABCELL_X17_Y3_N33
LF1L12_adder_eqn = ( LF1_MonAReg[3] ) + ( GND ) + ( LF1L8 );
LF1L12 = CARRY(LF1L12_adder_eqn);


--LF1L15 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~13 at LABCELL_X17_Y3_N36
LF1L15_adder_eqn = ( LF1_MonAReg[4] ) + ( GND ) + ( LF1L12 );
LF1L15 = SUM(LF1L15_adder_eqn);

--LF1L16 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~14 at LABCELL_X17_Y3_N36
LF1L16_adder_eqn = ( LF1_MonAReg[4] ) + ( GND ) + ( LF1L12 );
LF1L16 = CARRY(LF1L16_adder_eqn);


--LF1L19 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~17 at LABCELL_X17_Y3_N39
LF1L19_adder_eqn = ( LF1_MonAReg[5] ) + ( GND ) + ( LF1L16 );
LF1L19 = SUM(LF1L19_adder_eqn);

--LF1L20 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~18 at LABCELL_X17_Y3_N39
LF1L20_adder_eqn = ( LF1_MonAReg[5] ) + ( GND ) + ( LF1L16 );
LF1L20 = CARRY(LF1L20_adder_eqn);


--LF1L23 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~21 at LABCELL_X17_Y3_N42
LF1L23_adder_eqn = ( LF1_MonAReg[6] ) + ( GND ) + ( LF1L20 );
LF1L23 = SUM(LF1L23_adder_eqn);

--LF1L24 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~22 at LABCELL_X17_Y3_N42
LF1L24_adder_eqn = ( LF1_MonAReg[6] ) + ( GND ) + ( LF1L20 );
LF1L24 = CARRY(LF1L24_adder_eqn);


--LF1L27 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~25 at LABCELL_X17_Y3_N45
LF1L27_adder_eqn = ( LF1_MonAReg[7] ) + ( GND ) + ( LF1L24 );
LF1L27 = SUM(LF1L27_adder_eqn);

--LF1L28 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~26 at LABCELL_X17_Y3_N45
LF1L28_adder_eqn = ( LF1_MonAReg[7] ) + ( GND ) + ( LF1L24 );
LF1L28 = CARRY(LF1L28_adder_eqn);


--LF1L31 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~29 at LABCELL_X17_Y3_N48
LF1L31_adder_eqn = ( LF1_MonAReg[8] ) + ( GND ) + ( LF1L28 );
LF1L31 = SUM(LF1L31_adder_eqn);

--LF1L32 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~30 at LABCELL_X17_Y3_N48
LF1L32_adder_eqn = ( LF1_MonAReg[8] ) + ( GND ) + ( LF1L28 );
LF1L32 = CARRY(LF1L32_adder_eqn);


--LF1L35 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~33 at LABCELL_X17_Y3_N51
LF1L35_adder_eqn = ( LF1_MonAReg[9] ) + ( GND ) + ( LF1L32 );
LF1L35 = SUM(LF1L35_adder_eqn);

--LF1L36 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~34 at LABCELL_X17_Y3_N51
LF1L36_adder_eqn = ( LF1_MonAReg[9] ) + ( GND ) + ( LF1L32 );
LF1L36 = CARRY(LF1L36_adder_eqn);


--VF1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[0] at M10K_X41_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[0]_PORT_A_data_in = BUS(CC5L25, CC5L26);
VF1_q_a[0]_PORT_A_data_in_reg = DFFE(VF1_q_a[0]_PORT_A_data_in, VF1_q_a[0]_clock_0, , , VF1_q_a[0]_clock_enable_0);
VF1_q_a[0]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[0]_PORT_A_address_reg = DFFE(VF1_q_a[0]_PORT_A_address, VF1_q_a[0]_clock_0, , , VF1_q_a[0]_clock_enable_0);
VF1_q_a[0]_PORT_A_write_enable = !AB1L2;
VF1_q_a[0]_PORT_A_write_enable_reg = DFFE(VF1_q_a[0]_PORT_A_write_enable, VF1_q_a[0]_clock_0, , , VF1_q_a[0]_clock_enable_0);
VF1_q_a[0]_PORT_A_read_enable = AB1L2;
VF1_q_a[0]_PORT_A_read_enable_reg = DFFE(VF1_q_a[0]_PORT_A_read_enable, VF1_q_a[0]_clock_0, , , VF1_q_a[0]_clock_enable_0);
VF1_q_a[0]_PORT_A_byte_mask = CC5_src_data[32];
VF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[0]_PORT_A_byte_mask, VF1_q_a[0]_clock_0, , , VF1_q_a[0]_clock_enable_0);
VF1_q_a[0]_clock_0 = GLOBAL(A1L23);
VF1_q_a[0]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[0]_PORT_A_data_out = MEMORY(VF1_q_a[0]_PORT_A_data_in_reg, , VF1_q_a[0]_PORT_A_address_reg, , VF1_q_a[0]_PORT_A_write_enable_reg, VF1_q_a[0]_PORT_A_read_enable_reg, , , VF1_q_a[0]_PORT_A_byte_mask_reg, , VF1_q_a[0]_clock_0, , VF1_q_a[0]_clock_enable_0, , , , , );
VF1_q_a[0] = VF1_q_a[0]_PORT_A_data_out[0];

--VF1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[1] at M10K_X41_Y2_N0
VF1_q_a[0]_PORT_A_data_in = BUS(CC5L25, CC5L26);
VF1_q_a[0]_PORT_A_data_in_reg = DFFE(VF1_q_a[0]_PORT_A_data_in, VF1_q_a[0]_clock_0, , , VF1_q_a[0]_clock_enable_0);
VF1_q_a[0]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[0]_PORT_A_address_reg = DFFE(VF1_q_a[0]_PORT_A_address, VF1_q_a[0]_clock_0, , , VF1_q_a[0]_clock_enable_0);
VF1_q_a[0]_PORT_A_write_enable = !AB1L2;
VF1_q_a[0]_PORT_A_write_enable_reg = DFFE(VF1_q_a[0]_PORT_A_write_enable, VF1_q_a[0]_clock_0, , , VF1_q_a[0]_clock_enable_0);
VF1_q_a[0]_PORT_A_read_enable = AB1L2;
VF1_q_a[0]_PORT_A_read_enable_reg = DFFE(VF1_q_a[0]_PORT_A_read_enable, VF1_q_a[0]_clock_0, , , VF1_q_a[0]_clock_enable_0);
VF1_q_a[0]_PORT_A_byte_mask = CC5_src_data[32];
VF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[0]_PORT_A_byte_mask, VF1_q_a[0]_clock_0, , , VF1_q_a[0]_clock_enable_0);
VF1_q_a[0]_clock_0 = GLOBAL(A1L23);
VF1_q_a[0]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[0]_PORT_A_data_out = MEMORY(VF1_q_a[0]_PORT_A_data_in_reg, , VF1_q_a[0]_PORT_A_address_reg, , VF1_q_a[0]_PORT_A_write_enable_reg, VF1_q_a[0]_PORT_A_read_enable_reg, , , VF1_q_a[0]_PORT_A_byte_mask_reg, , VF1_q_a[0]_clock_0, , VF1_q_a[0]_clock_enable_0, , , , , );
VF1_q_a[1] = VF1_q_a[0]_PORT_A_data_out[1];


--VF1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[2] at M10K_X49_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[2]_PORT_A_data_in = BUS(CC5L27, CC5L28);
VF1_q_a[2]_PORT_A_data_in_reg = DFFE(VF1_q_a[2]_PORT_A_data_in, VF1_q_a[2]_clock_0, , , VF1_q_a[2]_clock_enable_0);
VF1_q_a[2]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[2]_PORT_A_address_reg = DFFE(VF1_q_a[2]_PORT_A_address, VF1_q_a[2]_clock_0, , , VF1_q_a[2]_clock_enable_0);
VF1_q_a[2]_PORT_A_write_enable = !AB1L2;
VF1_q_a[2]_PORT_A_write_enable_reg = DFFE(VF1_q_a[2]_PORT_A_write_enable, VF1_q_a[2]_clock_0, , , VF1_q_a[2]_clock_enable_0);
VF1_q_a[2]_PORT_A_read_enable = AB1L2;
VF1_q_a[2]_PORT_A_read_enable_reg = DFFE(VF1_q_a[2]_PORT_A_read_enable, VF1_q_a[2]_clock_0, , , VF1_q_a[2]_clock_enable_0);
VF1_q_a[2]_PORT_A_byte_mask = CC5_src_data[32];
VF1_q_a[2]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[2]_PORT_A_byte_mask, VF1_q_a[2]_clock_0, , , VF1_q_a[2]_clock_enable_0);
VF1_q_a[2]_clock_0 = GLOBAL(A1L23);
VF1_q_a[2]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[2]_PORT_A_data_out = MEMORY(VF1_q_a[2]_PORT_A_data_in_reg, , VF1_q_a[2]_PORT_A_address_reg, , VF1_q_a[2]_PORT_A_write_enable_reg, VF1_q_a[2]_PORT_A_read_enable_reg, , , VF1_q_a[2]_PORT_A_byte_mask_reg, , VF1_q_a[2]_clock_0, , VF1_q_a[2]_clock_enable_0, , , , , );
VF1_q_a[2] = VF1_q_a[2]_PORT_A_data_out[0];

--VF1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[3] at M10K_X49_Y4_N0
VF1_q_a[2]_PORT_A_data_in = BUS(CC5L27, CC5L28);
VF1_q_a[2]_PORT_A_data_in_reg = DFFE(VF1_q_a[2]_PORT_A_data_in, VF1_q_a[2]_clock_0, , , VF1_q_a[2]_clock_enable_0);
VF1_q_a[2]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[2]_PORT_A_address_reg = DFFE(VF1_q_a[2]_PORT_A_address, VF1_q_a[2]_clock_0, , , VF1_q_a[2]_clock_enable_0);
VF1_q_a[2]_PORT_A_write_enable = !AB1L2;
VF1_q_a[2]_PORT_A_write_enable_reg = DFFE(VF1_q_a[2]_PORT_A_write_enable, VF1_q_a[2]_clock_0, , , VF1_q_a[2]_clock_enable_0);
VF1_q_a[2]_PORT_A_read_enable = AB1L2;
VF1_q_a[2]_PORT_A_read_enable_reg = DFFE(VF1_q_a[2]_PORT_A_read_enable, VF1_q_a[2]_clock_0, , , VF1_q_a[2]_clock_enable_0);
VF1_q_a[2]_PORT_A_byte_mask = CC5_src_data[32];
VF1_q_a[2]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[2]_PORT_A_byte_mask, VF1_q_a[2]_clock_0, , , VF1_q_a[2]_clock_enable_0);
VF1_q_a[2]_clock_0 = GLOBAL(A1L23);
VF1_q_a[2]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[2]_PORT_A_data_out = MEMORY(VF1_q_a[2]_PORT_A_data_in_reg, , VF1_q_a[2]_PORT_A_address_reg, , VF1_q_a[2]_PORT_A_write_enable_reg, VF1_q_a[2]_PORT_A_read_enable_reg, , , VF1_q_a[2]_PORT_A_byte_mask_reg, , VF1_q_a[2]_clock_0, , VF1_q_a[2]_clock_enable_0, , , , , );
VF1_q_a[3] = VF1_q_a[2]_PORT_A_data_out[1];


--VF1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[4] at M10K_X26_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[4]_PORT_A_data_in = BUS(CC5L29, CC5L30);
VF1_q_a[4]_PORT_A_data_in_reg = DFFE(VF1_q_a[4]_PORT_A_data_in, VF1_q_a[4]_clock_0, , , VF1_q_a[4]_clock_enable_0);
VF1_q_a[4]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[4]_PORT_A_address_reg = DFFE(VF1_q_a[4]_PORT_A_address, VF1_q_a[4]_clock_0, , , VF1_q_a[4]_clock_enable_0);
VF1_q_a[4]_PORT_A_write_enable = !AB1L2;
VF1_q_a[4]_PORT_A_write_enable_reg = DFFE(VF1_q_a[4]_PORT_A_write_enable, VF1_q_a[4]_clock_0, , , VF1_q_a[4]_clock_enable_0);
VF1_q_a[4]_PORT_A_read_enable = AB1L2;
VF1_q_a[4]_PORT_A_read_enable_reg = DFFE(VF1_q_a[4]_PORT_A_read_enable, VF1_q_a[4]_clock_0, , , VF1_q_a[4]_clock_enable_0);
VF1_q_a[4]_PORT_A_byte_mask = CC5_src_data[32];
VF1_q_a[4]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[4]_PORT_A_byte_mask, VF1_q_a[4]_clock_0, , , VF1_q_a[4]_clock_enable_0);
VF1_q_a[4]_clock_0 = GLOBAL(A1L23);
VF1_q_a[4]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[4]_PORT_A_data_out = MEMORY(VF1_q_a[4]_PORT_A_data_in_reg, , VF1_q_a[4]_PORT_A_address_reg, , VF1_q_a[4]_PORT_A_write_enable_reg, VF1_q_a[4]_PORT_A_read_enable_reg, , , VF1_q_a[4]_PORT_A_byte_mask_reg, , VF1_q_a[4]_clock_0, , VF1_q_a[4]_clock_enable_0, , , , , );
VF1_q_a[4] = VF1_q_a[4]_PORT_A_data_out[0];

--VF1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[5] at M10K_X26_Y4_N0
VF1_q_a[4]_PORT_A_data_in = BUS(CC5L29, CC5L30);
VF1_q_a[4]_PORT_A_data_in_reg = DFFE(VF1_q_a[4]_PORT_A_data_in, VF1_q_a[4]_clock_0, , , VF1_q_a[4]_clock_enable_0);
VF1_q_a[4]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[4]_PORT_A_address_reg = DFFE(VF1_q_a[4]_PORT_A_address, VF1_q_a[4]_clock_0, , , VF1_q_a[4]_clock_enable_0);
VF1_q_a[4]_PORT_A_write_enable = !AB1L2;
VF1_q_a[4]_PORT_A_write_enable_reg = DFFE(VF1_q_a[4]_PORT_A_write_enable, VF1_q_a[4]_clock_0, , , VF1_q_a[4]_clock_enable_0);
VF1_q_a[4]_PORT_A_read_enable = AB1L2;
VF1_q_a[4]_PORT_A_read_enable_reg = DFFE(VF1_q_a[4]_PORT_A_read_enable, VF1_q_a[4]_clock_0, , , VF1_q_a[4]_clock_enable_0);
VF1_q_a[4]_PORT_A_byte_mask = CC5_src_data[32];
VF1_q_a[4]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[4]_PORT_A_byte_mask, VF1_q_a[4]_clock_0, , , VF1_q_a[4]_clock_enable_0);
VF1_q_a[4]_clock_0 = GLOBAL(A1L23);
VF1_q_a[4]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[4]_PORT_A_data_out = MEMORY(VF1_q_a[4]_PORT_A_data_in_reg, , VF1_q_a[4]_PORT_A_address_reg, , VF1_q_a[4]_PORT_A_write_enable_reg, VF1_q_a[4]_PORT_A_read_enable_reg, , , VF1_q_a[4]_PORT_A_byte_mask_reg, , VF1_q_a[4]_clock_0, , VF1_q_a[4]_clock_enable_0, , , , , );
VF1_q_a[5] = VF1_q_a[4]_PORT_A_data_out[1];


--VF1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[11] at M10K_X38_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[11]_PORT_A_data_in = BUS(CC5L31, CC5L32);
VF1_q_a[11]_PORT_A_data_in_reg = DFFE(VF1_q_a[11]_PORT_A_data_in, VF1_q_a[11]_clock_0, , , VF1_q_a[11]_clock_enable_0);
VF1_q_a[11]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[11]_PORT_A_address_reg = DFFE(VF1_q_a[11]_PORT_A_address, VF1_q_a[11]_clock_0, , , VF1_q_a[11]_clock_enable_0);
VF1_q_a[11]_PORT_A_write_enable = !AB1L2;
VF1_q_a[11]_PORT_A_write_enable_reg = DFFE(VF1_q_a[11]_PORT_A_write_enable, VF1_q_a[11]_clock_0, , , VF1_q_a[11]_clock_enable_0);
VF1_q_a[11]_PORT_A_read_enable = AB1L2;
VF1_q_a[11]_PORT_A_read_enable_reg = DFFE(VF1_q_a[11]_PORT_A_read_enable, VF1_q_a[11]_clock_0, , , VF1_q_a[11]_clock_enable_0);
VF1_q_a[11]_PORT_A_byte_mask = CC5_src_data[33];
VF1_q_a[11]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[11]_PORT_A_byte_mask, VF1_q_a[11]_clock_0, , , VF1_q_a[11]_clock_enable_0);
VF1_q_a[11]_clock_0 = GLOBAL(A1L23);
VF1_q_a[11]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[11]_PORT_A_data_out = MEMORY(VF1_q_a[11]_PORT_A_data_in_reg, , VF1_q_a[11]_PORT_A_address_reg, , VF1_q_a[11]_PORT_A_write_enable_reg, VF1_q_a[11]_PORT_A_read_enable_reg, , , VF1_q_a[11]_PORT_A_byte_mask_reg, , VF1_q_a[11]_clock_0, , VF1_q_a[11]_clock_enable_0, , , , , );
VF1_q_a[11] = VF1_q_a[11]_PORT_A_data_out[0];

--VF1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[12] at M10K_X38_Y7_N0
VF1_q_a[11]_PORT_A_data_in = BUS(CC5L31, CC5L32);
VF1_q_a[11]_PORT_A_data_in_reg = DFFE(VF1_q_a[11]_PORT_A_data_in, VF1_q_a[11]_clock_0, , , VF1_q_a[11]_clock_enable_0);
VF1_q_a[11]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[11]_PORT_A_address_reg = DFFE(VF1_q_a[11]_PORT_A_address, VF1_q_a[11]_clock_0, , , VF1_q_a[11]_clock_enable_0);
VF1_q_a[11]_PORT_A_write_enable = !AB1L2;
VF1_q_a[11]_PORT_A_write_enable_reg = DFFE(VF1_q_a[11]_PORT_A_write_enable, VF1_q_a[11]_clock_0, , , VF1_q_a[11]_clock_enable_0);
VF1_q_a[11]_PORT_A_read_enable = AB1L2;
VF1_q_a[11]_PORT_A_read_enable_reg = DFFE(VF1_q_a[11]_PORT_A_read_enable, VF1_q_a[11]_clock_0, , , VF1_q_a[11]_clock_enable_0);
VF1_q_a[11]_PORT_A_byte_mask = CC5_src_data[33];
VF1_q_a[11]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[11]_PORT_A_byte_mask, VF1_q_a[11]_clock_0, , , VF1_q_a[11]_clock_enable_0);
VF1_q_a[11]_clock_0 = GLOBAL(A1L23);
VF1_q_a[11]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[11]_PORT_A_data_out = MEMORY(VF1_q_a[11]_PORT_A_data_in_reg, , VF1_q_a[11]_PORT_A_address_reg, , VF1_q_a[11]_PORT_A_write_enable_reg, VF1_q_a[11]_PORT_A_read_enable_reg, , , VF1_q_a[11]_PORT_A_byte_mask_reg, , VF1_q_a[11]_clock_0, , VF1_q_a[11]_clock_enable_0, , , , , );
VF1_q_a[12] = VF1_q_a[11]_PORT_A_data_out[1];


--VF1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[13] at M10K_X26_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[13]_PORT_A_data_in = BUS(CC5L33, CC5L34);
VF1_q_a[13]_PORT_A_data_in_reg = DFFE(VF1_q_a[13]_PORT_A_data_in, VF1_q_a[13]_clock_0, , , VF1_q_a[13]_clock_enable_0);
VF1_q_a[13]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[13]_PORT_A_address_reg = DFFE(VF1_q_a[13]_PORT_A_address, VF1_q_a[13]_clock_0, , , VF1_q_a[13]_clock_enable_0);
VF1_q_a[13]_PORT_A_write_enable = !AB1L2;
VF1_q_a[13]_PORT_A_write_enable_reg = DFFE(VF1_q_a[13]_PORT_A_write_enable, VF1_q_a[13]_clock_0, , , VF1_q_a[13]_clock_enable_0);
VF1_q_a[13]_PORT_A_read_enable = AB1L2;
VF1_q_a[13]_PORT_A_read_enable_reg = DFFE(VF1_q_a[13]_PORT_A_read_enable, VF1_q_a[13]_clock_0, , , VF1_q_a[13]_clock_enable_0);
VF1_q_a[13]_PORT_A_byte_mask = CC5_src_data[33];
VF1_q_a[13]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[13]_PORT_A_byte_mask, VF1_q_a[13]_clock_0, , , VF1_q_a[13]_clock_enable_0);
VF1_q_a[13]_clock_0 = GLOBAL(A1L23);
VF1_q_a[13]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[13]_PORT_A_data_out = MEMORY(VF1_q_a[13]_PORT_A_data_in_reg, , VF1_q_a[13]_PORT_A_address_reg, , VF1_q_a[13]_PORT_A_write_enable_reg, VF1_q_a[13]_PORT_A_read_enable_reg, , , VF1_q_a[13]_PORT_A_byte_mask_reg, , VF1_q_a[13]_clock_0, , VF1_q_a[13]_clock_enable_0, , , , , );
VF1_q_a[13] = VF1_q_a[13]_PORT_A_data_out[0];

--VF1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[14] at M10K_X26_Y5_N0
VF1_q_a[13]_PORT_A_data_in = BUS(CC5L33, CC5L34);
VF1_q_a[13]_PORT_A_data_in_reg = DFFE(VF1_q_a[13]_PORT_A_data_in, VF1_q_a[13]_clock_0, , , VF1_q_a[13]_clock_enable_0);
VF1_q_a[13]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[13]_PORT_A_address_reg = DFFE(VF1_q_a[13]_PORT_A_address, VF1_q_a[13]_clock_0, , , VF1_q_a[13]_clock_enable_0);
VF1_q_a[13]_PORT_A_write_enable = !AB1L2;
VF1_q_a[13]_PORT_A_write_enable_reg = DFFE(VF1_q_a[13]_PORT_A_write_enable, VF1_q_a[13]_clock_0, , , VF1_q_a[13]_clock_enable_0);
VF1_q_a[13]_PORT_A_read_enable = AB1L2;
VF1_q_a[13]_PORT_A_read_enable_reg = DFFE(VF1_q_a[13]_PORT_A_read_enable, VF1_q_a[13]_clock_0, , , VF1_q_a[13]_clock_enable_0);
VF1_q_a[13]_PORT_A_byte_mask = CC5_src_data[33];
VF1_q_a[13]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[13]_PORT_A_byte_mask, VF1_q_a[13]_clock_0, , , VF1_q_a[13]_clock_enable_0);
VF1_q_a[13]_clock_0 = GLOBAL(A1L23);
VF1_q_a[13]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[13]_PORT_A_data_out = MEMORY(VF1_q_a[13]_PORT_A_data_in_reg, , VF1_q_a[13]_PORT_A_address_reg, , VF1_q_a[13]_PORT_A_write_enable_reg, VF1_q_a[13]_PORT_A_read_enable_reg, , , VF1_q_a[13]_PORT_A_byte_mask_reg, , VF1_q_a[13]_clock_0, , VF1_q_a[13]_clock_enable_0, , , , , );
VF1_q_a[14] = VF1_q_a[13]_PORT_A_data_out[1];


--VF1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[16] at M10K_X38_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[16]_PORT_A_data_in = BUS(CC5L36, CC5L42);
VF1_q_a[16]_PORT_A_data_in_reg = DFFE(VF1_q_a[16]_PORT_A_data_in, VF1_q_a[16]_clock_0, , , VF1_q_a[16]_clock_enable_0);
VF1_q_a[16]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[16]_PORT_A_address_reg = DFFE(VF1_q_a[16]_PORT_A_address, VF1_q_a[16]_clock_0, , , VF1_q_a[16]_clock_enable_0);
VF1_q_a[16]_PORT_A_write_enable = !AB1L2;
VF1_q_a[16]_PORT_A_write_enable_reg = DFFE(VF1_q_a[16]_PORT_A_write_enable, VF1_q_a[16]_clock_0, , , VF1_q_a[16]_clock_enable_0);
VF1_q_a[16]_PORT_A_read_enable = AB1L2;
VF1_q_a[16]_PORT_A_read_enable_reg = DFFE(VF1_q_a[16]_PORT_A_read_enable, VF1_q_a[16]_clock_0, , , VF1_q_a[16]_clock_enable_0);
VF1_q_a[16]_PORT_A_byte_mask = CC5_src_data[34];
VF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[16]_PORT_A_byte_mask, VF1_q_a[16]_clock_0, , , VF1_q_a[16]_clock_enable_0);
VF1_q_a[16]_clock_0 = GLOBAL(A1L23);
VF1_q_a[16]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[16]_PORT_A_data_out = MEMORY(VF1_q_a[16]_PORT_A_data_in_reg, , VF1_q_a[16]_PORT_A_address_reg, , VF1_q_a[16]_PORT_A_write_enable_reg, VF1_q_a[16]_PORT_A_read_enable_reg, , , VF1_q_a[16]_PORT_A_byte_mask_reg, , VF1_q_a[16]_clock_0, , VF1_q_a[16]_clock_enable_0, , , , , );
VF1_q_a[16] = VF1_q_a[16]_PORT_A_data_out[0];

--VF1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[22] at M10K_X38_Y3_N0
VF1_q_a[16]_PORT_A_data_in = BUS(CC5L36, CC5L42);
VF1_q_a[16]_PORT_A_data_in_reg = DFFE(VF1_q_a[16]_PORT_A_data_in, VF1_q_a[16]_clock_0, , , VF1_q_a[16]_clock_enable_0);
VF1_q_a[16]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[16]_PORT_A_address_reg = DFFE(VF1_q_a[16]_PORT_A_address, VF1_q_a[16]_clock_0, , , VF1_q_a[16]_clock_enable_0);
VF1_q_a[16]_PORT_A_write_enable = !AB1L2;
VF1_q_a[16]_PORT_A_write_enable_reg = DFFE(VF1_q_a[16]_PORT_A_write_enable, VF1_q_a[16]_clock_0, , , VF1_q_a[16]_clock_enable_0);
VF1_q_a[16]_PORT_A_read_enable = AB1L2;
VF1_q_a[16]_PORT_A_read_enable_reg = DFFE(VF1_q_a[16]_PORT_A_read_enable, VF1_q_a[16]_clock_0, , , VF1_q_a[16]_clock_enable_0);
VF1_q_a[16]_PORT_A_byte_mask = CC5_src_data[34];
VF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[16]_PORT_A_byte_mask, VF1_q_a[16]_clock_0, , , VF1_q_a[16]_clock_enable_0);
VF1_q_a[16]_clock_0 = GLOBAL(A1L23);
VF1_q_a[16]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[16]_PORT_A_data_out = MEMORY(VF1_q_a[16]_PORT_A_data_in_reg, , VF1_q_a[16]_PORT_A_address_reg, , VF1_q_a[16]_PORT_A_write_enable_reg, VF1_q_a[16]_PORT_A_read_enable_reg, , , VF1_q_a[16]_PORT_A_byte_mask_reg, , VF1_q_a[16]_clock_0, , VF1_q_a[16]_clock_enable_0, , , , , );
VF1_q_a[22] = VF1_q_a[16]_PORT_A_data_out[1];


--UE1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_st at FF_X28_Y6_N25
--register power-up is low

UE1_R_ctrl_st = DFFEAS(UE1L249, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , !UE1_D_iw[2],  );


--VB4_byteen_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|byteen_reg[1] at FF_X34_Y4_N16
--register power-up is low

VB4_byteen_reg[1] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_byteenable[3],  , VB4_use_reg, VCC);


--VB4_byteen_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|byteen_reg[0] at FF_X29_Y3_N14
--register power-up is low

VB4_byteen_reg[0] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_byteenable[2],  , VB4_use_reg, VCC);


--T2_time_out_counter[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[4] at FF_X22_Y7_N44
--register power-up is low

T2_time_out_counter[4] = DFFEAS(T2L2, GLOBAL(A1L23),  ,  ,  ,  ,  , T2L86,  );


--T2_time_out_counter[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[5] at FF_X22_Y7_N47
--register power-up is low

T2_time_out_counter[5] = DFFEAS(T2L6, GLOBAL(A1L23),  ,  ,  ,  ,  , T2L86,  );


--T2_time_out_counter[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[6] at FF_X22_Y7_N49
--register power-up is low

T2_time_out_counter[6] = DFFEAS(T2L10, GLOBAL(A1L23),  ,  ,  ,  ,  , T2L86,  );


--T2_time_out_counter[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[2] at FF_X22_Y7_N38
--register power-up is low

T2_time_out_counter[2] = DFFEAS(T2L14, GLOBAL(A1L23),  ,  ,  ,  ,  , T2L86,  );


--T2_time_out_counter[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[7] at FF_X22_Y7_N53
--register power-up is low

T2_time_out_counter[7] = DFFEAS(T2L18, GLOBAL(A1L23),  ,  ,  ,  ,  , T2L86,  );


--T2_time_out_counter[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[1] at FF_X22_Y7_N35
--register power-up is low

T2_time_out_counter[1] = DFFEAS(T2L22, GLOBAL(A1L23),  ,  ,  ,  ,  , T2L86,  );


--T2_time_out_counter[0] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[0] at FF_X22_Y7_N32
--register power-up is low

T2_time_out_counter[0] = DFFEAS(T2L26, GLOBAL(A1L23),  ,  ,  ,  ,  , T2L86,  );


--T2_time_out_counter[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[3] at FF_X22_Y7_N41
--register power-up is low

T2_time_out_counter[3] = DFFEAS(T2L30, GLOBAL(A1L23),  ,  ,  ,  ,  , T2L86,  );


--VC7_burst_uncompress_address_base[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] at FF_X22_Y5_N40
--register power-up is low

VC7_burst_uncompress_address_base[1] = DFFEAS(VC7L11, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7L1, TB7L3Q,  ,  , !TB7_mem[0][41]);


--VC7_burst_uncompress_address_offset[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] at FF_X22_Y5_N35
--register power-up is low

VC7_burst_uncompress_address_offset[1] = DFFEAS(VC7L2, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7L1, A1L126,  ,  , !TB7_mem[0][41]);


--UE1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_cnt[4] at FF_X36_Y7_N41
--register power-up is low

UE1_E_shift_rot_cnt[4] = DFFEAS(UE1L193, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src2[4],  ,  , UE1_E_new_inst);


--UE1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_cnt[3] at FF_X36_Y7_N34
--register power-up is low

UE1_E_shift_rot_cnt[3] = DFFEAS(UE1L194, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src2[3],  ,  , UE1_E_new_inst);


--UE1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_cnt[2] at FF_X36_Y7_N28
--register power-up is low

UE1_E_shift_rot_cnt[2] = DFFEAS(UE1L195, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src2[2],  ,  , UE1_E_new_inst);


--UE1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_cnt[1] at FF_X36_Y7_N44
--register power-up is low

UE1_E_shift_rot_cnt[1] = DFFEAS(UE1L196, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src2[1],  ,  , UE1_E_new_inst);


--UE1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_cnt[0] at FF_X36_Y8_N50
--register power-up is low

UE1_E_shift_rot_cnt[0] = DFFEAS(UE1L392, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1L391,  ,  , !UE1_E_new_inst);


--QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at LABCELL_X10_Y2_N30
QB2_counter_comb_bita0_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2_counter_comb_bita0 = SUM(QB2_counter_comb_bita0_adder_eqn);

--QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at LABCELL_X10_Y2_N30
QB2L3_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2L3 = CARRY(QB2L3_adder_eqn);


--QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at LABCELL_X10_Y2_N33
QB2_counter_comb_bita1_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( GND ) + ( QB2L3 );
QB2_counter_comb_bita1 = SUM(QB2_counter_comb_bita1_adder_eqn);

--QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at LABCELL_X10_Y2_N33
QB2L7_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( GND ) + ( QB2L3 );
QB2L7 = CARRY(QB2L7_adder_eqn);


--QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at LABCELL_X10_Y2_N36
QB2_counter_comb_bita2_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( GND ) + ( QB2L7 );
QB2_counter_comb_bita2 = SUM(QB2_counter_comb_bita2_adder_eqn);

--QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at LABCELL_X10_Y2_N36
QB2L11_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( GND ) + ( QB2L7 );
QB2L11 = CARRY(QB2L11_adder_eqn);


--QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at LABCELL_X10_Y2_N39
QB2_counter_comb_bita3_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( GND ) + ( QB2L11 );
QB2_counter_comb_bita3 = SUM(QB2_counter_comb_bita3_adder_eqn);

--QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at LABCELL_X10_Y2_N39
QB2L15_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( GND ) + ( QB2L11 );
QB2L15 = CARRY(QB2L15_adder_eqn);


--QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at LABCELL_X10_Y2_N42
QB2_counter_comb_bita4_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( GND ) + ( QB2L15 );
QB2_counter_comb_bita4 = SUM(QB2_counter_comb_bita4_adder_eqn);

--QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at LABCELL_X10_Y2_N42
QB2L19_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( GND ) + ( QB2L15 );
QB2L19 = CARRY(QB2L19_adder_eqn);


--QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at LABCELL_X10_Y2_N45
QB2_counter_comb_bita5_adder_eqn = ( QB2_counter_reg_bit[5] ) + ( GND ) + ( QB2L19 );
QB2_counter_comb_bita5 = SUM(QB2_counter_comb_bita5_adder_eqn);


--QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at LABCELL_X10_Y2_N0
QB1_counter_comb_bita0_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1_counter_comb_bita0 = SUM(QB1_counter_comb_bita0_adder_eqn);

--QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at LABCELL_X10_Y2_N0
QB1L3_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1L3 = CARRY(QB1L3_adder_eqn);


--QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at LABCELL_X10_Y2_N3
QB1_counter_comb_bita1_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( GND ) + ( QB1L3 );
QB1_counter_comb_bita1 = SUM(QB1_counter_comb_bita1_adder_eqn);

--QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at LABCELL_X10_Y2_N3
QB1L7_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( GND ) + ( QB1L3 );
QB1L7 = CARRY(QB1L7_adder_eqn);


--QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at LABCELL_X10_Y2_N6
QB1_counter_comb_bita2_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( GND ) + ( QB1L7 );
QB1_counter_comb_bita2 = SUM(QB1_counter_comb_bita2_adder_eqn);

--QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at LABCELL_X10_Y2_N6
QB1L11_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( GND ) + ( QB1L7 );
QB1L11 = CARRY(QB1L11_adder_eqn);


--QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at LABCELL_X10_Y2_N9
QB1_counter_comb_bita3_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( GND ) + ( QB1L11 );
QB1_counter_comb_bita3 = SUM(QB1_counter_comb_bita3_adder_eqn);

--QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at LABCELL_X10_Y2_N9
QB1L15_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( GND ) + ( QB1L11 );
QB1L15 = CARRY(QB1L15_adder_eqn);


--QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at LABCELL_X10_Y2_N12
QB1_counter_comb_bita4_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( GND ) + ( QB1L15 );
QB1_counter_comb_bita4 = SUM(QB1_counter_comb_bita4_adder_eqn);

--QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at LABCELL_X10_Y2_N12
QB1L19_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( GND ) + ( QB1L15 );
QB1L19 = CARRY(QB1L19_adder_eqn);


--QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at LABCELL_X10_Y2_N15
QB1_counter_comb_bita5_adder_eqn = ( QB1_counter_reg_bit[5] ) + ( GND ) + ( QB1L19 );
QB1_counter_comb_bita5 = SUM(QB1_counter_comb_bita5_adder_eqn);


--ND1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X13_Y11_N47
--register power-up is low

ND1_E_shift_rot_result[3] = DFFEAS(ND1L446, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[3],  ,  , ND1_E_new_inst);


--ND1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at LABCELL_X10_Y11_N12
ND1L58_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[3]) ) + ( ND1_E_src1[3] ) + ( ND1L111 );
ND1L58 = SUM(ND1L58_adder_eqn);

--ND1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at LABCELL_X10_Y11_N12
ND1L59_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[3]) ) + ( ND1_E_src1[3] ) + ( ND1L111 );
ND1L59 = CARRY(ND1L59_adder_eqn);


--ND1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X13_Y11_N43
--register power-up is low

ND1_E_shift_rot_result[4] = DFFEAS(ND1L447, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[4],  ,  , ND1_E_new_inst);


--ND1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at LABCELL_X10_Y11_N15
ND1L62_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[4]) ) + ( ND1_E_src1[4] ) + ( ND1L59 );
ND1L62 = SUM(ND1L62_adder_eqn);

--ND1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at LABCELL_X10_Y11_N15
ND1L63_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[4]) ) + ( ND1_E_src1[4] ) + ( ND1L59 );
ND1L63 = CARRY(ND1L63_adder_eqn);


--ND1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X13_Y11_N29
--register power-up is low

ND1_E_shift_rot_result[5] = DFFEAS(ND1L448, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[5],  ,  , ND1_E_new_inst);


--ND1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X4_Y11_N1
--register power-up is low

ND1_E_src2[5] = DFFEAS(ND1L521, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[5],  , ND1L523, !ND1_R_src2_use_imm);


--ND1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at LABCELL_X10_Y11_N18
ND1L66_adder_eqn = ( ND1_E_src1[5] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[5]) ) + ( ND1L63 );
ND1L66 = SUM(ND1L66_adder_eqn);

--ND1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at LABCELL_X10_Y11_N18
ND1L67_adder_eqn = ( ND1_E_src1[5] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[5]) ) + ( ND1L63 );
ND1L67 = CARRY(ND1L67_adder_eqn);


--ND1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X13_Y11_N35
--register power-up is low

ND1_E_shift_rot_result[7] = DFFEAS(ND1L450, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[7],  ,  , ND1_E_new_inst);


--ND1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X8_Y9_N40
--register power-up is low

ND1_E_src2[7] = DFFEAS(ND1L526, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[7],  , ND1L523, !ND1_R_src2_use_imm);


--ND1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at LABCELL_X10_Y11_N24
ND1L70_adder_eqn = ( ND1_E_src1[7] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[7]) ) + ( ND1L91 );
ND1L70 = SUM(ND1L70_adder_eqn);

--ND1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at LABCELL_X10_Y11_N24
ND1L71_adder_eqn = ( ND1_E_src1[7] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[7]) ) + ( ND1L91 );
ND1L71 = CARRY(ND1L71_adder_eqn);


--ND1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X13_Y11_N32
--register power-up is low

ND1_E_shift_rot_result[8] = DFFEAS(ND1L451, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[8],  ,  , ND1_E_new_inst);


--ND1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X4_Y11_N10
--register power-up is low

ND1_E_src2[8] = DFFEAS(ND1L528, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[8],  , ND1L523, !ND1_R_src2_use_imm);


--ND1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at LABCELL_X10_Y11_N27
ND1L74_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[8]) ) + ( ND1_E_src1[8] ) + ( ND1L71 );
ND1L74 = SUM(ND1L74_adder_eqn);

--ND1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at LABCELL_X10_Y11_N27
ND1L75_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[8]) ) + ( ND1_E_src1[8] ) + ( ND1L71 );
ND1L75 = CARRY(ND1L75_adder_eqn);


--ND1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X13_Y11_N4
--register power-up is low

ND1_E_shift_rot_result[9] = DFFEAS(ND1L452, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[9],  ,  , ND1_E_new_inst);


--ND1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X4_Y11_N37
--register power-up is low

ND1_E_src2[9] = DFFEAS(ND1L530, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[9],  , ND1L523, !ND1_R_src2_use_imm);


--ND1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at LABCELL_X10_Y11_N30
ND1L78_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[9]) ) + ( ND1_E_src1[9] ) + ( ND1L75 );
ND1L78 = SUM(ND1L78_adder_eqn);

--ND1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at LABCELL_X10_Y11_N30
ND1L79_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[9]) ) + ( ND1_E_src1[9] ) + ( ND1L75 );
ND1L79 = CARRY(ND1L79_adder_eqn);


--ND1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X13_Y11_N2
--register power-up is low

ND1_E_shift_rot_result[10] = DFFEAS(ND1L453, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[10],  ,  , ND1_E_new_inst);


--ND1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X6_Y9_N13
--register power-up is low

ND1_E_src2[10] = DFFEAS(ND1L532, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[10],  , ND1L523, !ND1_R_src2_use_imm);


--ND1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at LABCELL_X10_Y11_N33
ND1L82_adder_eqn = ( ND1_E_src1[10] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[10]) ) + ( ND1L79 );
ND1L82 = SUM(ND1L82_adder_eqn);

--ND1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at LABCELL_X10_Y11_N33
ND1L83_adder_eqn = ( ND1_E_src1[10] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[10]) ) + ( ND1L79 );
ND1L83 = CARRY(ND1L83_adder_eqn);


--ND1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X13_Y11_N7
--register power-up is low

ND1_E_shift_rot_result[13] = DFFEAS(ND1L456, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[13],  ,  , ND1_E_new_inst);


--ND1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X4_Y11_N58
--register power-up is low

ND1_E_src2[13] = DFFEAS(ND1L538, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[13],  , ND1L523, !ND1_R_src2_use_imm);


--ND1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at LABCELL_X10_Y11_N42
ND1L86_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[13]) ) + ( ND1_E_src1[13] ) + ( ND1L95 );
ND1L86 = SUM(ND1L86_adder_eqn);

--ND1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at LABCELL_X10_Y11_N42
ND1L87_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[13]) ) + ( ND1_E_src1[13] ) + ( ND1L95 );
ND1L87 = CARRY(ND1L87_adder_eqn);


--ND1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X13_Y11_N25
--register power-up is low

ND1_E_shift_rot_result[6] = DFFEAS(ND1L449, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[6],  ,  , ND1_E_new_inst);


--ND1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X4_Y11_N13
--register power-up is low

ND1_E_src2[6] = DFFEAS(ND1L524, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[6],  , ND1L523, !ND1_R_src2_use_imm);


--ND1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at LABCELL_X10_Y11_N21
ND1L90_adder_eqn = ( ND1_E_src1[6] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[6]) ) + ( ND1L67 );
ND1L90 = SUM(ND1L90_adder_eqn);

--ND1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at LABCELL_X10_Y11_N21
ND1L91_adder_eqn = ( ND1_E_src1[6] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[6]) ) + ( ND1L67 );
ND1L91 = CARRY(ND1L91_adder_eqn);


--ND1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X13_Y11_N41
--register power-up is low

ND1_E_shift_rot_result[12] = DFFEAS(ND1L455, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[12],  ,  , ND1_E_new_inst);


--ND1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X4_Y11_N46
--register power-up is low

ND1_E_src2[12] = DFFEAS(ND1L536, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[12],  , ND1L523, !ND1_R_src2_use_imm);


--ND1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at LABCELL_X10_Y11_N39
ND1L94_adder_eqn = ( !ND1_E_src2[12] $ (!ND1_E_alu_sub) ) + ( ND1_E_src1[12] ) + ( ND1L99 );
ND1L94 = SUM(ND1L94_adder_eqn);

--ND1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at LABCELL_X10_Y11_N39
ND1L95_adder_eqn = ( !ND1_E_src2[12] $ (!ND1_E_alu_sub) ) + ( ND1_E_src1[12] ) + ( ND1L99 );
ND1L95 = CARRY(ND1L95_adder_eqn);


--ND1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X13_Y11_N11
--register power-up is low

ND1_E_shift_rot_result[11] = DFFEAS(ND1L454, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[11],  ,  , ND1_E_new_inst);


--ND1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X4_Y11_N25
--register power-up is low

ND1_E_src2[11] = DFFEAS(ND1L534, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[11],  , ND1L523, !ND1_R_src2_use_imm);


--ND1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at LABCELL_X10_Y11_N36
ND1L98_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[11]) ) + ( ND1_E_src1[11] ) + ( ND1L83 );
ND1L98 = SUM(ND1L98_adder_eqn);

--ND1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at LABCELL_X10_Y11_N36
ND1L99_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[11]) ) + ( ND1_E_src1[11] ) + ( ND1L83 );
ND1L99 = CARRY(ND1L99_adder_eqn);


--ND1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X13_Y11_N37
--register power-up is low

ND1_E_shift_rot_result[14] = DFFEAS(ND1L457, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[14],  ,  , ND1_E_new_inst);


--ND1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X4_Y11_N29
--register power-up is low

ND1_E_src2[14] = DFFEAS(ND1L540, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[14],  , ND1L523, !ND1_R_src2_use_imm);


--ND1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at LABCELL_X10_Y11_N45
ND1L102_adder_eqn = ( ND1_E_src1[14] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[14]) ) + ( ND1L87 );
ND1L102 = SUM(ND1L102_adder_eqn);

--ND1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at LABCELL_X10_Y11_N45
ND1L103_adder_eqn = ( ND1_E_src1[14] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[14]) ) + ( ND1L87 );
ND1L103 = CARRY(ND1L103_adder_eqn);


--ND1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X13_Y11_N58
--register power-up is low

ND1_E_shift_rot_result[15] = DFFEAS(ND1L458, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[15],  ,  , ND1_E_new_inst);


--ND1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X4_Y11_N19
--register power-up is low

ND1_E_src2[15] = DFFEAS(ND1L542, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[15],  , ND1L523, !ND1_R_src2_use_imm);


--ND1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at LABCELL_X10_Y11_N48
ND1L106_adder_eqn = ( ND1_E_src1[15] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[15]) ) + ( ND1L103 );
ND1L106 = SUM(ND1L106_adder_eqn);

--ND1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at LABCELL_X10_Y11_N48
ND1L107_adder_eqn = ( ND1_E_src1[15] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[15]) ) + ( ND1L103 );
ND1L107 = CARRY(ND1L107_adder_eqn);


--ND1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X13_Y11_N56
--register power-up is low

ND1_E_shift_rot_result[2] = DFFEAS(ND1L445, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[2],  ,  , ND1_E_new_inst);


--ND1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at LABCELL_X10_Y11_N9
ND1L110_adder_eqn = ( !ND1_E_src2[2] $ (!ND1_E_alu_sub) ) + ( ND1_E_src1[2] ) + ( ND1L119 );
ND1L110 = SUM(ND1L110_adder_eqn);

--ND1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at LABCELL_X10_Y11_N9
ND1L111_adder_eqn = ( !ND1_E_src2[2] $ (!ND1_E_alu_sub) ) + ( ND1_E_src1[2] ) + ( ND1L119 );
ND1L111 = CARRY(ND1L111_adder_eqn);


--RB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X12_Y6_N33
RB2_counter_comb_bita1_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( !V1_wr_rfifo ) + ( RB2L3 );
RB2_counter_comb_bita1 = SUM(RB2_counter_comb_bita1_adder_eqn);

--RB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X12_Y6_N33
RB2L7_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( !V1_wr_rfifo ) + ( RB2L3 );
RB2L7 = CARRY(RB2L7_adder_eqn);


--RB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X12_Y6_N30
RB2_counter_comb_bita0_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2_counter_comb_bita0 = SUM(RB2_counter_comb_bita0_adder_eqn);

--RB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X12_Y6_N30
RB2L3_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2L3 = CARRY(RB2L3_adder_eqn);


--RB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X12_Y6_N45
RB2_counter_comb_bita5_adder_eqn = ( RB2_counter_reg_bit[5] ) + ( !V1_wr_rfifo ) + ( RB2L19 );
RB2_counter_comb_bita5 = SUM(RB2_counter_comb_bita5_adder_eqn);


--RB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X12_Y6_N42
RB2_counter_comb_bita4_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( !V1_wr_rfifo ) + ( RB2L15 );
RB2_counter_comb_bita4 = SUM(RB2_counter_comb_bita4_adder_eqn);

--RB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X12_Y6_N42
RB2L19_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( !V1_wr_rfifo ) + ( RB2L15 );
RB2L19 = CARRY(RB2L19_adder_eqn);


--RB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X12_Y6_N39
RB2_counter_comb_bita3_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( !V1_wr_rfifo ) + ( RB2L11 );
RB2_counter_comb_bita3 = SUM(RB2_counter_comb_bita3_adder_eqn);

--RB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X12_Y6_N39
RB2L15_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( !V1_wr_rfifo ) + ( RB2L11 );
RB2L15 = CARRY(RB2L15_adder_eqn);


--RB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X12_Y6_N36
RB2_counter_comb_bita2_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( !V1_wr_rfifo ) + ( RB2L7 );
RB2_counter_comb_bita2 = SUM(RB2_counter_comb_bita2_adder_eqn);

--RB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X12_Y6_N36
RB2L11_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( !V1_wr_rfifo ) + ( RB2L7 );
RB2L11 = CARRY(RB2L11_adder_eqn);


--EB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X4_Y2_N13
--register power-up is low

EB1_count[5] = AMPP_FUNCTION(A1L5, EB1_count[4], !P1_clr_reg, !R1_state[4], GND, EB1L62);


--QB6_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at LABCELL_X27_Y2_N30
QB6_counter_comb_bita0_adder_eqn = ( QB6_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB6_counter_comb_bita0 = SUM(QB6_counter_comb_bita0_adder_eqn);

--QB6L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at LABCELL_X27_Y2_N30
QB6L3_adder_eqn = ( QB6_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB6L3 = CARRY(QB6L3_adder_eqn);


--QB6_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at LABCELL_X27_Y2_N33
QB6_counter_comb_bita1_adder_eqn = ( QB6_counter_reg_bit[1] ) + ( GND ) + ( QB6L3 );
QB6_counter_comb_bita1 = SUM(QB6_counter_comb_bita1_adder_eqn);

--QB6L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at LABCELL_X27_Y2_N33
QB6L7_adder_eqn = ( QB6_counter_reg_bit[1] ) + ( GND ) + ( QB6L3 );
QB6L7 = CARRY(QB6L7_adder_eqn);


--QB6_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at LABCELL_X27_Y2_N36
QB6_counter_comb_bita2_adder_eqn = ( QB6_counter_reg_bit[2] ) + ( GND ) + ( QB6L7 );
QB6_counter_comb_bita2 = SUM(QB6_counter_comb_bita2_adder_eqn);

--QB6L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at LABCELL_X27_Y2_N36
QB6L11_adder_eqn = ( QB6_counter_reg_bit[2] ) + ( GND ) + ( QB6L7 );
QB6L11 = CARRY(QB6L11_adder_eqn);


--QB6_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at LABCELL_X27_Y2_N39
QB6_counter_comb_bita3_adder_eqn = ( QB6_counter_reg_bit[3] ) + ( GND ) + ( QB6L11 );
QB6_counter_comb_bita3 = SUM(QB6_counter_comb_bita3_adder_eqn);

--QB6L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at LABCELL_X27_Y2_N39
QB6L15_adder_eqn = ( QB6_counter_reg_bit[3] ) + ( GND ) + ( QB6L11 );
QB6L15 = CARRY(QB6L15_adder_eqn);


--QB6_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at LABCELL_X27_Y2_N42
QB6_counter_comb_bita4_adder_eqn = ( QB6_counter_reg_bit[4] ) + ( GND ) + ( QB6L15 );
QB6_counter_comb_bita4 = SUM(QB6_counter_comb_bita4_adder_eqn);

--QB6L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at LABCELL_X27_Y2_N42
QB6L19_adder_eqn = ( QB6_counter_reg_bit[4] ) + ( GND ) + ( QB6L15 );
QB6L19 = CARRY(QB6L19_adder_eqn);


--QB6_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at LABCELL_X27_Y2_N45
QB6_counter_comb_bita5_adder_eqn = ( QB6_counter_reg_bit[5] ) + ( GND ) + ( QB6L19 );
QB6_counter_comb_bita5 = SUM(QB6_counter_comb_bita5_adder_eqn);


--QB5_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X25_Y2_N30
QB5_counter_comb_bita0_adder_eqn = ( QB5_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB5_counter_comb_bita0 = SUM(QB5_counter_comb_bita0_adder_eqn);

--QB5L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X25_Y2_N30
QB5L3_adder_eqn = ( QB5_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB5L3 = CARRY(QB5L3_adder_eqn);


--QB5_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X25_Y2_N33
QB5_counter_comb_bita1_adder_eqn = ( QB5_counter_reg_bit[1] ) + ( GND ) + ( QB5L3 );
QB5_counter_comb_bita1 = SUM(QB5_counter_comb_bita1_adder_eqn);

--QB5L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X25_Y2_N33
QB5L7_adder_eqn = ( QB5_counter_reg_bit[1] ) + ( GND ) + ( QB5L3 );
QB5L7 = CARRY(QB5L7_adder_eqn);


--QB5_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X25_Y2_N36
QB5_counter_comb_bita2_adder_eqn = ( QB5_counter_reg_bit[2] ) + ( GND ) + ( QB5L7 );
QB5_counter_comb_bita2 = SUM(QB5_counter_comb_bita2_adder_eqn);

--QB5L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X25_Y2_N36
QB5L11_adder_eqn = ( QB5_counter_reg_bit[2] ) + ( GND ) + ( QB5L7 );
QB5L11 = CARRY(QB5L11_adder_eqn);


--QB5_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X25_Y2_N39
QB5_counter_comb_bita3_adder_eqn = ( QB5_counter_reg_bit[3] ) + ( GND ) + ( QB5L11 );
QB5_counter_comb_bita3 = SUM(QB5_counter_comb_bita3_adder_eqn);

--QB5L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X25_Y2_N39
QB5L15_adder_eqn = ( QB5_counter_reg_bit[3] ) + ( GND ) + ( QB5L11 );
QB5L15 = CARRY(QB5L15_adder_eqn);


--QB5_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X25_Y2_N42
QB5_counter_comb_bita4_adder_eqn = ( QB5_counter_reg_bit[4] ) + ( GND ) + ( QB5L15 );
QB5_counter_comb_bita4 = SUM(QB5_counter_comb_bita4_adder_eqn);

--QB5L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X25_Y2_N42
QB5L19_adder_eqn = ( QB5_counter_reg_bit[4] ) + ( GND ) + ( QB5L15 );
QB5L19 = CARRY(QB5L19_adder_eqn);


--QB5_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X25_Y2_N45
QB5_counter_comb_bita5_adder_eqn = ( QB5_counter_reg_bit[5] ) + ( GND ) + ( QB5L19 );
QB5_counter_comb_bita5 = SUM(QB5_counter_comb_bita5_adder_eqn);


--UE1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[2] at FF_X40_Y6_N1
--register power-up is low

UE1_E_shift_rot_result[2] = DFFEAS(UE1L444, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[2],  ,  , UE1_E_new_inst);


--UE1L58 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~1 at LABCELL_X37_Y6_N9
UE1L58_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[2]) ) + ( UE1_E_src1[2] ) + ( UE1L119 );
UE1L58 = SUM(UE1L58_adder_eqn);

--UE1L59 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~2 at LABCELL_X37_Y6_N9
UE1L59_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[2]) ) + ( UE1_E_src1[2] ) + ( UE1L119 );
UE1L59 = CARRY(UE1L59_adder_eqn);


--UE1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[10] at FF_X40_Y6_N10
--register power-up is low

UE1_E_shift_rot_result[10] = DFFEAS(UE1L452, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[10],  ,  , UE1_E_new_inst);


--UE1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[10] at FF_X36_Y4_N4
--register power-up is low

UE1_E_src2[10] = DFFEAS(UE1L532, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[10],  , UE1L521, !UE1_R_src2_use_imm);


--UE1L62 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~5 at LABCELL_X37_Y6_N33
UE1L62_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[10]) ) + ( UE1_E_src1[10] ) + ( UE1L67 );
UE1L62 = SUM(UE1L62_adder_eqn);

--UE1L63 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~6 at LABCELL_X37_Y6_N33
UE1L63_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[10]) ) + ( UE1_E_src1[10] ) + ( UE1L67 );
UE1L63 = CARRY(UE1L63_adder_eqn);


--UE1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[9] at FF_X40_Y6_N7
--register power-up is low

UE1_E_shift_rot_result[9] = DFFEAS(UE1L451, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[9],  ,  , UE1_E_new_inst);


--UE1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[9] at FF_X36_Y4_N11
--register power-up is low

UE1_E_src2[9] = DFFEAS(UE1L530, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[9],  , UE1L521, !UE1_R_src2_use_imm);


--UE1L66 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~9 at LABCELL_X37_Y6_N30
UE1L66_adder_eqn = ( UE1_E_src1[9] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[9]) ) + ( UE1L71 );
UE1L66 = SUM(UE1L66_adder_eqn);

--UE1L67 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~10 at LABCELL_X37_Y6_N30
UE1L67_adder_eqn = ( UE1_E_src1[9] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[9]) ) + ( UE1L71 );
UE1L67 = CARRY(UE1L67_adder_eqn);


--UE1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[8] at FF_X40_Y6_N16
--register power-up is low

UE1_E_shift_rot_result[8] = DFFEAS(UE1L450, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[8],  ,  , UE1_E_new_inst);


--UE1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[8] at FF_X36_Y4_N37
--register power-up is low

UE1_E_src2[8] = DFFEAS(UE1L528, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[8],  , UE1L521, !UE1_R_src2_use_imm);


--UE1L70 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~13 at LABCELL_X37_Y6_N27
UE1L70_adder_eqn = ( UE1_E_src1[8] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[8]) ) + ( UE1L75 );
UE1L70 = SUM(UE1L70_adder_eqn);

--UE1L71 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~14 at LABCELL_X37_Y6_N27
UE1L71_adder_eqn = ( UE1_E_src1[8] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[8]) ) + ( UE1L75 );
UE1L71 = CARRY(UE1L71_adder_eqn);


--UE1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[7] at FF_X40_Y6_N14
--register power-up is low

UE1_E_shift_rot_result[7] = DFFEAS(UE1L449, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[7],  ,  , UE1_E_new_inst);


--UE1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[7] at FF_X36_Y4_N55
--register power-up is low

UE1_E_src2[7] = DFFEAS(UE1L526, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[7],  , UE1L521, !UE1_R_src2_use_imm);


--UE1L74 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~17 at LABCELL_X37_Y6_N24
UE1L74_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[7]) ) + ( UE1_E_src1[7] ) + ( UE1L79 );
UE1L74 = SUM(UE1L74_adder_eqn);

--UE1L75 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~18 at LABCELL_X37_Y6_N24
UE1L75_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[7]) ) + ( UE1_E_src1[7] ) + ( UE1L79 );
UE1L75 = CARRY(UE1L75_adder_eqn);


--UE1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[6] at FF_X40_Y6_N35
--register power-up is low

UE1_E_shift_rot_result[6] = DFFEAS(UE1L448, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[6],  ,  , UE1_E_new_inst);


--UE1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[6] at FF_X36_Y4_N16
--register power-up is low

UE1_E_src2[6] = DFFEAS(UE1L524, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[6],  , UE1L521, !UE1_R_src2_use_imm);


--UE1L78 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~21 at LABCELL_X37_Y6_N21
UE1L78_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[6]) ) + ( UE1_E_src1[6] ) + ( UE1L83 );
UE1L78 = SUM(UE1L78_adder_eqn);

--UE1L79 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~22 at LABCELL_X37_Y6_N21
UE1L79_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[6]) ) + ( UE1_E_src1[6] ) + ( UE1L83 );
UE1L79 = CARRY(UE1L79_adder_eqn);


--UE1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[5] at FF_X40_Y6_N31
--register power-up is low

UE1_E_shift_rot_result[5] = DFFEAS(UE1L447, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[5],  ,  , UE1_E_new_inst);


--UE1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[5] at FF_X36_Y4_N31
--register power-up is low

UE1_E_src2[5] = DFFEAS(UE1L522, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[5],  , UE1L521, !UE1_R_src2_use_imm);


--UE1L82 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~25 at LABCELL_X37_Y6_N18
UE1L82_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[5]) ) + ( UE1_E_src1[5] ) + ( UE1L87 );
UE1L82 = SUM(UE1L82_adder_eqn);

--UE1L83 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~26 at LABCELL_X37_Y6_N18
UE1L83_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[5]) ) + ( UE1_E_src1[5] ) + ( UE1L87 );
UE1L83 = CARRY(UE1L83_adder_eqn);


--UE1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[4] at FF_X40_Y6_N4
--register power-up is low

UE1_E_shift_rot_result[4] = DFFEAS(UE1L446, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[4],  ,  , UE1_E_new_inst);


--UE1L86 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~29 at LABCELL_X37_Y6_N15
UE1L86_adder_eqn = ( UE1_E_src1[4] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[4]) ) + ( UE1L91 );
UE1L86 = SUM(UE1L86_adder_eqn);

--UE1L87 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~30 at LABCELL_X37_Y6_N15
UE1L87_adder_eqn = ( UE1_E_src1[4] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[4]) ) + ( UE1L91 );
UE1L87 = CARRY(UE1L87_adder_eqn);


--UE1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[3] at FF_X40_Y6_N53
--register power-up is low

UE1_E_shift_rot_result[3] = DFFEAS(UE1L445, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[3],  ,  , UE1_E_new_inst);


--UE1L90 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~33 at LABCELL_X37_Y6_N12
UE1L90_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[3]) ) + ( UE1_E_src1[3] ) + ( UE1L59 );
UE1L90 = SUM(UE1L90_adder_eqn);

--UE1L91 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~34 at LABCELL_X37_Y6_N12
UE1L91_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[3]) ) + ( UE1_E_src1[3] ) + ( UE1L59 );
UE1L91 = CARRY(UE1L91_adder_eqn);


--UE1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[15] at FF_X40_Y6_N43
--register power-up is low

UE1_E_shift_rot_result[15] = DFFEAS(UE1L457, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[15],  ,  , UE1_E_new_inst);


--UE1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[15] at FF_X35_Y6_N16
--register power-up is low

UE1_E_src2[15] = DFFEAS(UE1L542, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[15],  , UE1L521, !UE1_R_src2_use_imm);


--UE1L94 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~37 at LABCELL_X37_Y6_N48
UE1L94_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[15]) ) + ( UE1_E_src1[15] ) + ( UE1L99 );
UE1L94 = SUM(UE1L94_adder_eqn);

--UE1L95 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~38 at LABCELL_X37_Y6_N48
UE1L95_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[15]) ) + ( UE1_E_src1[15] ) + ( UE1L99 );
UE1L95 = CARRY(UE1L95_adder_eqn);


--UE1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[14] at FF_X40_Y6_N40
--register power-up is low

UE1_E_shift_rot_result[14] = DFFEAS(UE1L456, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1L491Q,  ,  , UE1_E_new_inst);


--UE1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[14] at FF_X36_Y4_N50
--register power-up is low

UE1_E_src2[14] = DFFEAS(UE1L540, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[14],  , UE1L521, !UE1_R_src2_use_imm);


--UE1L98 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~41 at LABCELL_X37_Y6_N45
UE1L98_adder_eqn = ( UE1L491Q ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[14]) ) + ( UE1L103 );
UE1L98 = SUM(UE1L98_adder_eqn);

--UE1L99 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~42 at LABCELL_X37_Y6_N45
UE1L99_adder_eqn = ( UE1L491Q ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[14]) ) + ( UE1L103 );
UE1L99 = CARRY(UE1L99_adder_eqn);


--UE1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[13] at FF_X40_Y6_N38
--register power-up is low

UE1_E_shift_rot_result[13] = DFFEAS(UE1L455, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[13],  ,  , UE1_E_new_inst);


--UE1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[13] at FF_X36_Y4_N19
--register power-up is low

UE1_E_src2[13] = DFFEAS(UE1L538, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[13],  , UE1L521, !UE1_R_src2_use_imm);


--UE1L102 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~45 at LABCELL_X37_Y6_N42
UE1L102_adder_eqn = ( UE1_E_src1[13] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[13]) ) + ( UE1L107 );
UE1L102 = SUM(UE1L102_adder_eqn);

--UE1L103 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~46 at LABCELL_X37_Y6_N42
UE1L103_adder_eqn = ( UE1_E_src1[13] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[13]) ) + ( UE1L107 );
UE1L103 = CARRY(UE1L103_adder_eqn);


--UE1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[12] at FF_X40_Y6_N58
--register power-up is low

UE1_E_shift_rot_result[12] = DFFEAS(UE1L454, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[12],  ,  , UE1_E_new_inst);


--UE1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[12] at FF_X36_Y4_N52
--register power-up is low

UE1_E_src2[12] = DFFEAS(UE1L536, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[12],  , UE1L521, !UE1_R_src2_use_imm);


--UE1L106 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~49 at LABCELL_X37_Y6_N39
UE1L106_adder_eqn = ( UE1_E_src1[12] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[12]) ) + ( UE1L111 );
UE1L106 = SUM(UE1L106_adder_eqn);

--UE1L107 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~50 at LABCELL_X37_Y6_N39
UE1L107_adder_eqn = ( UE1_E_src1[12] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[12]) ) + ( UE1L111 );
UE1L107 = CARRY(UE1L107_adder_eqn);


--UE1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[11] at FF_X40_Y6_N56
--register power-up is low

UE1_E_shift_rot_result[11] = DFFEAS(UE1L453, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[11],  ,  , UE1_E_new_inst);


--UE1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[11] at FF_X36_Y4_N28
--register power-up is low

UE1_E_src2[11] = DFFEAS(UE1L534, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[11],  , UE1L521, !UE1_R_src2_use_imm);


--UE1L110 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~53 at LABCELL_X37_Y6_N36
UE1L110_adder_eqn = ( UE1_E_src1[11] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[11]) ) + ( UE1L63 );
UE1L110 = SUM(UE1L110_adder_eqn);

--UE1L111 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~54 at LABCELL_X37_Y6_N36
UE1L111_adder_eqn = ( UE1_E_src1[11] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[11]) ) + ( UE1L63 );
UE1L111 = CARRY(UE1L111_adder_eqn);


--RB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X24_Y2_N33
RB4_counter_comb_bita1_adder_eqn = ( RB4_counter_reg_bit[1] ) + ( !V2_wr_rfifo ) + ( RB4L3 );
RB4_counter_comb_bita1 = SUM(RB4_counter_comb_bita1_adder_eqn);

--RB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X24_Y2_N33
RB4L7_adder_eqn = ( RB4_counter_reg_bit[1] ) + ( !V2_wr_rfifo ) + ( RB4L3 );
RB4L7 = CARRY(RB4L7_adder_eqn);


--RB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X24_Y2_N30
RB4_counter_comb_bita0_adder_eqn = ( RB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB4_counter_comb_bita0 = SUM(RB4_counter_comb_bita0_adder_eqn);

--RB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X24_Y2_N30
RB4L3_adder_eqn = ( RB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB4L3 = CARRY(RB4L3_adder_eqn);


--RB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X24_Y2_N45
RB4_counter_comb_bita5_adder_eqn = ( RB4_counter_reg_bit[5] ) + ( !V2_wr_rfifo ) + ( RB4L19 );
RB4_counter_comb_bita5 = SUM(RB4_counter_comb_bita5_adder_eqn);


--RB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X24_Y2_N42
RB4_counter_comb_bita4_adder_eqn = ( RB4_counter_reg_bit[4] ) + ( !V2_wr_rfifo ) + ( RB4L15 );
RB4_counter_comb_bita4 = SUM(RB4_counter_comb_bita4_adder_eqn);

--RB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X24_Y2_N42
RB4L19_adder_eqn = ( RB4_counter_reg_bit[4] ) + ( !V2_wr_rfifo ) + ( RB4L15 );
RB4L19 = CARRY(RB4L19_adder_eqn);


--RB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X24_Y2_N39
RB4_counter_comb_bita3_adder_eqn = ( RB4_counter_reg_bit[3] ) + ( !V2_wr_rfifo ) + ( RB4L11 );
RB4_counter_comb_bita3 = SUM(RB4_counter_comb_bita3_adder_eqn);

--RB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X24_Y2_N39
RB4L15_adder_eqn = ( RB4_counter_reg_bit[3] ) + ( !V2_wr_rfifo ) + ( RB4L11 );
RB4L15 = CARRY(RB4L15_adder_eqn);


--RB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X24_Y2_N36
RB4_counter_comb_bita2_adder_eqn = ( RB4_counter_reg_bit[2] ) + ( !V2_wr_rfifo ) + ( RB4L7 );
RB4_counter_comb_bita2 = SUM(RB4_counter_comb_bita2_adder_eqn);

--RB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X24_Y2_N36
RB4L11_adder_eqn = ( RB4_counter_reg_bit[2] ) + ( !V2_wr_rfifo ) + ( RB4L7 );
RB4L11 = CARRY(RB4L11_adder_eqn);


--EB2_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X6_Y1_N5
--register power-up is low

EB2_count[5] = AMPP_FUNCTION(A1L5, EB2L12, !P1_clr_reg, !R1_state[4], EB2L63);


--KE1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X1_Y6_N17
--register power-up is low

KE1_sr[26] = DFFEAS(KE1L69, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--XD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X2_Y6_N13
--register power-up is low

XD1_break_readreg[24] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[24],  , XD1L36, VCC);


--GE1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X3_Y6_N37
--register power-up is low

GE1_MonDReg[24] = DFFEAS(GE1L102, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[24],  , GE1L90, JE1_take_action_ocimem_b);


--UD2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X5_Y10_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[0] = UD2_q_b[0]_PORT_B_data_out[0];

--UD2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[31] = UD2_q_b[0]_PORT_B_data_out[31];

--UD2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[30] = UD2_q_b[0]_PORT_B_data_out[30];

--UD2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[29] = UD2_q_b[0]_PORT_B_data_out[29];

--UD2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[28] = UD2_q_b[0]_PORT_B_data_out[28];

--UD2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[27] = UD2_q_b[0]_PORT_B_data_out[27];

--UD2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[26] = UD2_q_b[0]_PORT_B_data_out[26];

--UD2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[25] = UD2_q_b[0]_PORT_B_data_out[25];

--UD2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[24] = UD2_q_b[0]_PORT_B_data_out[24];

--UD2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[23] = UD2_q_b[0]_PORT_B_data_out[23];

--UD2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[22] = UD2_q_b[0]_PORT_B_data_out[22];

--UD2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[21] = UD2_q_b[0]_PORT_B_data_out[21];

--UD2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[20] = UD2_q_b[0]_PORT_B_data_out[20];

--UD2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[19] = UD2_q_b[0]_PORT_B_data_out[19];

--UD2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[18] = UD2_q_b[0]_PORT_B_data_out[18];

--UD2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[17] = UD2_q_b[0]_PORT_B_data_out[17];

--UD2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[16] = UD2_q_b[0]_PORT_B_data_out[16];

--UD2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[15] = UD2_q_b[0]_PORT_B_data_out[15];

--UD2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[14] = UD2_q_b[0]_PORT_B_data_out[14];

--UD2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[13] = UD2_q_b[0]_PORT_B_data_out[13];

--UD2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[12] = UD2_q_b[0]_PORT_B_data_out[12];

--UD2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[11] = UD2_q_b[0]_PORT_B_data_out[11];

--UD2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[10] = UD2_q_b[0]_PORT_B_data_out[10];

--UD2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[9] = UD2_q_b[0]_PORT_B_data_out[9];

--UD2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[8] = UD2_q_b[0]_PORT_B_data_out[8];

--UD2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[7] = UD2_q_b[0]_PORT_B_data_out[7];

--UD2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[6] = UD2_q_b[0]_PORT_B_data_out[6];

--UD2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[5] = UD2_q_b[0]_PORT_B_data_out[5];

--UD2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[4] = UD2_q_b[0]_PORT_B_data_out[4];

--UD2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[3] = UD2_q_b[0]_PORT_B_data_out[3];

--UD2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[2] = UD2_q_b[0]_PORT_B_data_out[2];

--UD2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X5_Y10_N0
UD2_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(ND1_D_iw[22], ND1_D_iw[23], ND1_D_iw[24], ND1_D_iw[25], ND1_D_iw[26]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , );
UD2_q_b[0]_clock_0 = GLOBAL(A1L23);
UD2_q_b[0]_clock_1 = GLOBAL(A1L23);
UD2_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, , , , , );
UD2_q_b[1] = UD2_q_b[0]_PORT_B_data_out[1];


--ND1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at MLABCELL_X8_Y11_N0
ND1L2_adder_eqn = ( ND1_F_pc[0] ) + ( VCC ) + ( !VCC );
ND1L2 = SUM(ND1L2_adder_eqn);

--ND1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at MLABCELL_X8_Y11_N0
ND1L3_adder_eqn = ( ND1_F_pc[0] ) + ( VCC ) + ( !VCC );
ND1L3 = CARRY(ND1L3_adder_eqn);


--ND1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at MLABCELL_X8_Y11_N9
ND1L6_adder_eqn = ( ND1_F_pc[3] ) + ( GND ) + ( ND1L11 );
ND1L6 = SUM(ND1L6_adder_eqn);

--ND1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at MLABCELL_X8_Y11_N9
ND1L7_adder_eqn = ( ND1_F_pc[3] ) + ( GND ) + ( ND1L11 );
ND1L7 = CARRY(ND1L7_adder_eqn);


--ND1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at MLABCELL_X8_Y11_N6
ND1L10_adder_eqn = ( ND1_F_pc[2] ) + ( GND ) + ( ND1L15 );
ND1L10 = SUM(ND1L10_adder_eqn);

--ND1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at MLABCELL_X8_Y11_N6
ND1L11_adder_eqn = ( ND1_F_pc[2] ) + ( GND ) + ( ND1L15 );
ND1L11 = CARRY(ND1L11_adder_eqn);


--ND1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at MLABCELL_X8_Y11_N3
ND1L14_adder_eqn = ( ND1_F_pc[1] ) + ( GND ) + ( ND1L3 );
ND1L14 = SUM(ND1L14_adder_eqn);

--ND1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at MLABCELL_X8_Y11_N3
ND1L15_adder_eqn = ( ND1_F_pc[1] ) + ( GND ) + ( ND1L3 );
ND1L15 = CARRY(ND1L15_adder_eqn);


--ND1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at MLABCELL_X8_Y11_N24
ND1L18_adder_eqn = ( ND1_F_pc[8] ) + ( GND ) + ( ND1L23 );
ND1L18 = SUM(ND1L18_adder_eqn);

--ND1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at MLABCELL_X8_Y11_N24
ND1L19_adder_eqn = ( ND1_F_pc[8] ) + ( GND ) + ( ND1L23 );
ND1L19 = CARRY(ND1L19_adder_eqn);


--ND1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at MLABCELL_X8_Y11_N21
ND1L22_adder_eqn = ( ND1_F_pc[7] ) + ( GND ) + ( ND1L27 );
ND1L22 = SUM(ND1L22_adder_eqn);

--ND1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at MLABCELL_X8_Y11_N21
ND1L23_adder_eqn = ( ND1_F_pc[7] ) + ( GND ) + ( ND1L27 );
ND1L23 = CARRY(ND1L23_adder_eqn);


--ND1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at MLABCELL_X8_Y11_N18
ND1L26_adder_eqn = ( ND1_F_pc[6] ) + ( GND ) + ( ND1L31 );
ND1L26 = SUM(ND1L26_adder_eqn);

--ND1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at MLABCELL_X8_Y11_N18
ND1L27_adder_eqn = ( ND1_F_pc[6] ) + ( GND ) + ( ND1L31 );
ND1L27 = CARRY(ND1L27_adder_eqn);


--ND1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at MLABCELL_X8_Y11_N15
ND1L30_adder_eqn = ( ND1_F_pc[5] ) + ( GND ) + ( ND1L35 );
ND1L30 = SUM(ND1L30_adder_eqn);

--ND1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at MLABCELL_X8_Y11_N15
ND1L31_adder_eqn = ( ND1_F_pc[5] ) + ( GND ) + ( ND1L35 );
ND1L31 = CARRY(ND1L31_adder_eqn);


--ND1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at MLABCELL_X8_Y11_N12
ND1L34_adder_eqn = ( ND1_F_pc[4] ) + ( GND ) + ( ND1L7 );
ND1L34 = SUM(ND1L34_adder_eqn);

--ND1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at MLABCELL_X8_Y11_N12
ND1L35_adder_eqn = ( ND1_F_pc[4] ) + ( GND ) + ( ND1L7 );
ND1L35 = CARRY(ND1L35_adder_eqn);


--ND1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at MLABCELL_X8_Y11_N36
ND1L38_adder_eqn = ( !ND1_F_pc[12] ) + ( GND ) + ( ND1L55 );
ND1L38 = SUM(ND1L38_adder_eqn);

--ND1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at MLABCELL_X8_Y11_N36
ND1L39_adder_eqn = ( !ND1_F_pc[12] ) + ( GND ) + ( ND1L55 );
ND1L39 = CARRY(ND1L39_adder_eqn);


--ND1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at MLABCELL_X8_Y11_N39
ND1L42_adder_eqn = ( ND1_F_pc[13] ) + ( GND ) + ( ND1L39 );
ND1L42 = SUM(ND1L42_adder_eqn);


--ND1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at MLABCELL_X8_Y11_N27
ND1L46_adder_eqn = ( ND1_F_pc[9] ) + ( GND ) + ( ND1L19 );
ND1L46 = SUM(ND1L46_adder_eqn);

--ND1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46 at MLABCELL_X8_Y11_N27
ND1L47_adder_eqn = ( ND1_F_pc[9] ) + ( GND ) + ( ND1L19 );
ND1L47 = CARRY(ND1L47_adder_eqn);


--ND1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at MLABCELL_X8_Y11_N30
ND1L50_adder_eqn = ( ND1_F_pc[10] ) + ( GND ) + ( ND1L47 );
ND1L50 = SUM(ND1L50_adder_eqn);

--ND1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50 at MLABCELL_X8_Y11_N30
ND1L51_adder_eqn = ( ND1_F_pc[10] ) + ( GND ) + ( ND1L47 );
ND1L51 = CARRY(ND1L51_adder_eqn);


--ND1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at MLABCELL_X8_Y11_N33
ND1L54_adder_eqn = ( ND1_F_pc[11] ) + ( GND ) + ( ND1L51 );
ND1L54 = SUM(ND1L54_adder_eqn);

--ND1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at MLABCELL_X8_Y11_N33
ND1L55_adder_eqn = ( ND1_F_pc[11] ) + ( GND ) + ( ND1L51 );
ND1L55 = CARRY(ND1L55_adder_eqn);


--KE1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X1_Y5_N8
--register power-up is low

KE1_sr[6] = DFFEAS(KE1L70, A1L5,  ,  , KE1L21,  ,  , KE1L20,  );


--XD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X2_Y6_N16
--register power-up is low

XD1_break_readreg[4] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[4],  , XD1L36, VCC);


--GE1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X6_Y5_N44
--register power-up is low

GE1_MonAReg[10] = DFFEAS(GE1L3, GLOBAL(A1L23),  ,  , JE1L64, JE1_jdo[17],  ,  , JE1_take_action_ocimem_a);


--KE1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X1_Y6_N20
--register power-up is low

KE1_sr[17] = DFFEAS(KE1L71, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--KE1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X1_Y6_N38
--register power-up is low

KE1_sr[27] = DFFEAS(KE1L72, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--KE1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X1_Y6_N41
--register power-up is low

KE1_sr[28] = DFFEAS(KE1L73, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--KE1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X1_Y6_N44
--register power-up is low

KE1_sr[29] = DFFEAS(KE1L74, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--KE1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X1_Y6_N47
--register power-up is low

KE1_sr[30] = DFFEAS(KE1L75, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--KE1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X3_Y5_N38
--register power-up is low

KE1_sr[32] = DFFEAS(KE1L79, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--ND1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at LABCELL_X10_Y11_N3
ND1L114_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[0]) ) + ( ND1_E_src1[0] ) + ( ND1L127 );
ND1L114 = SUM(ND1L114_adder_eqn);

--ND1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at LABCELL_X10_Y11_N3
ND1L115_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[0]) ) + ( ND1_E_src1[0] ) + ( ND1L127 );
ND1L115 = CARRY(ND1L115_adder_eqn);


--ND1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at LABCELL_X10_Y11_N6
ND1L118_adder_eqn = ( ND1_E_src1[1] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[1]) ) + ( ND1L115 );
ND1L118 = SUM(ND1L118_adder_eqn);

--ND1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62 at LABCELL_X10_Y11_N6
ND1L119_adder_eqn = ( ND1_E_src1[1] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[1]) ) + ( ND1L115 );
ND1L119 = CARRY(ND1L119_adder_eqn);


--ND1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X10_Y9_N14
--register power-up is low

ND1_W_estatus_reg = DFFEAS(ND1L817, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_E_valid_from_R, ND1_W_status_reg_pie,  ,  , ND1_R_ctrl_exception);


--ND1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X13_Y10_N14
--register power-up is low

ND1_E_src1[0] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[0],  , ND1L505, VCC);


--ND1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X12_Y8_N34
--register power-up is low

ND1_D_iw[8] = DFFEAS(ND1L630, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X12_Y8_N14
--register power-up is low

ND1_D_iw[9] = DFFEAS(ND1L631, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X12_Y8_N19
--register power-up is low

ND1_D_iw[10] = DFFEAS(ND1L632, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X12_Y8_N25
--register power-up is low

ND1_D_iw[6] = DFFEAS(ND1L628, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X13_Y8_N56
--register power-up is low

ND1_D_iw[7] = DFFEAS(ND1L629, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--RD1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X9_Y6_N28
--register power-up is low

RD1_readdata[2] = DFFEAS(RD1L84, GLOBAL(A1L23),  ,  ,  , TE1_q_a[2],  ,  , !RD1_address[8]);


--RD1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X9_Y6_N55
--register power-up is low

RD1_readdata[3] = DFFEAS(RD1L85, GLOBAL(A1L23),  ,  ,  , TE1_q_a[3],  ,  , !RD1_address[8]);


--RD1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X8_Y6_N13
--register power-up is low

RD1_readdata[4] = DFFEAS(RD1L27, GLOBAL(A1L23),  ,  ,  , TE1_q_a[4],  ,  , !RD1_address[8]);


--RD1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X8_Y6_N19
--register power-up is low

RD1_readdata[5] = DFFEAS(RD1L29, GLOBAL(A1L23),  ,  ,  , TE1_q_a[5],  ,  , !RD1_address[8]);


--RD1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X8_Y6_N49
--register power-up is low

RD1_readdata[11] = DFFEAS(RD1L41, GLOBAL(A1L23),  ,  ,  , TE1_q_a[11],  ,  , !RD1_address[8]);


--ND1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X4_Y7_N37
--register power-up is low

ND1_d_writedata[11] = DFFEAS(ND1L1012, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[11],  ,  , ND1L233);


--RD1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X8_Y6_N53
--register power-up is low

RD1_readdata[12] = DFFEAS(RD1L43, GLOBAL(A1L23),  ,  ,  , TE1_q_a[12],  ,  , !RD1_address[8]);


--ND1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X4_Y7_N55
--register power-up is low

ND1_d_writedata[12] = DFFEAS(ND1L1014, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[12],  ,  , ND1L233);


--RD1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X8_Y6_N43
--register power-up is low

RD1_readdata[13] = DFFEAS(RD1L45, GLOBAL(A1L23),  ,  ,  , TE1_q_a[13],  ,  , !RD1_address[8]);


--ND1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X8_Y10_N25
--register power-up is low

ND1_d_writedata[13] = DFFEAS(ND1L1016, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[13],  ,  , ND1L233);


--RD1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X8_Y6_N46
--register power-up is low

RD1_readdata[14] = DFFEAS(RD1L47, GLOBAL(A1L23),  ,  ,  , TE1_q_a[14],  ,  , !RD1_address[8]);


--ND1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X4_Y7_N1
--register power-up is low

ND1_d_writedata[14] = DFFEAS(ND1L1018, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[14],  ,  , ND1L233);


--RD1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X8_Y6_N2
--register power-up is low

RD1_readdata[15] = DFFEAS(RD1L49, GLOBAL(A1L23),  ,  ,  , TE1_q_a[15],  ,  , !RD1_address[8]);


--ND1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X4_Y8_N1
--register power-up is low

ND1_d_writedata[15] = DFFEAS(ND1L1020, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[15],  ,  , ND1L233);


--RD1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X8_Y6_N35
--register power-up is low

RD1_readdata[16] = DFFEAS(RD1L51, GLOBAL(A1L23),  ,  ,  , TE1_q_a[16],  ,  , !RD1_address[8]);


--ND1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X4_Y10_N40
--register power-up is low

ND1_d_writedata[16] = DFFEAS(ND1L1022, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[16],  ,  , ND1L560);


--T1L2 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~1 at MLABCELL_X21_Y5_N36
T1L2_adder_eqn = ( T1_time_out_counter[2] ) + ( GND ) + ( T1L23 );
T1L2 = SUM(T1L2_adder_eqn);

--T1L3 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~2 at MLABCELL_X21_Y5_N36
T1L3_adder_eqn = ( T1_time_out_counter[2] ) + ( GND ) + ( T1L23 );
T1L3 = CARRY(T1L3_adder_eqn);


--T1L6 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~5 at MLABCELL_X21_Y5_N39
T1L6_adder_eqn = ( T1_time_out_counter[3] ) + ( GND ) + ( T1L3 );
T1L6 = SUM(T1L6_adder_eqn);

--T1L7 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~6 at MLABCELL_X21_Y5_N39
T1L7_adder_eqn = ( T1_time_out_counter[3] ) + ( GND ) + ( T1L3 );
T1L7 = CARRY(T1L7_adder_eqn);


--T1L10 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~9 at MLABCELL_X21_Y5_N48
T1L10_adder_eqn = ( T1_time_out_counter[6] ) + ( GND ) + ( T1L31 );
T1L10 = SUM(T1L10_adder_eqn);

--T1L11 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~10 at MLABCELL_X21_Y5_N48
T1L11_adder_eqn = ( T1_time_out_counter[6] ) + ( GND ) + ( T1L31 );
T1L11 = CARRY(T1L11_adder_eqn);


--T1_bus_enable is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|bus_enable at FF_X17_Y7_N50
--register power-up is low

T1_bus_enable = DFFEAS( , GLOBAL(A1L23),  ,  ,  , T1_avalon_waitrequest,  , WF1_r_sync_rst, VCC);


--T2_bus_enable is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|bus_enable at FF_X22_Y6_N1
--register power-up is low

T2_bus_enable = DFFEAS(T2_avalon_waitrequest, GLOBAL(A1L23),  ,  ,  ,  ,  , WF2_r_sync_rst,  );


--T1L14 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~13 at MLABCELL_X21_Y5_N42
T1L14_adder_eqn = ( T1_time_out_counter[4] ) + ( GND ) + ( T1L7 );
T1L14 = SUM(T1L14_adder_eqn);

--T1L15 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~14 at MLABCELL_X21_Y5_N42
T1L15_adder_eqn = ( T1_time_out_counter[4] ) + ( GND ) + ( T1L7 );
T1L15 = CARRY(T1L15_adder_eqn);


--T1L18 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~17 at MLABCELL_X21_Y5_N51
T1L18_adder_eqn = ( T1_time_out_counter[7] ) + ( GND ) + ( T1L11 );
T1L18 = SUM(T1L18_adder_eqn);


--T1L22 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~21 at MLABCELL_X21_Y5_N33
T1L22_adder_eqn = ( T1_time_out_counter[1] ) + ( GND ) + ( T1L27 );
T1L22 = SUM(T1L22_adder_eqn);

--T1L23 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~22 at MLABCELL_X21_Y5_N33
T1L23_adder_eqn = ( T1_time_out_counter[1] ) + ( GND ) + ( T1L27 );
T1L23 = CARRY(T1L23_adder_eqn);


--T1L26 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~25 at MLABCELL_X21_Y5_N30
T1L26_adder_eqn = ( T1_time_out_counter[0] ) + ( VCC ) + ( !VCC );
T1L26 = SUM(T1L26_adder_eqn);

--T1L27 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~26 at MLABCELL_X21_Y5_N30
T1L27_adder_eqn = ( T1_time_out_counter[0] ) + ( VCC ) + ( !VCC );
T1L27 = CARRY(T1L27_adder_eqn);


--T1L30 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~29 at MLABCELL_X21_Y5_N45
T1L30_adder_eqn = ( T1_time_out_counter[5] ) + ( GND ) + ( T1L15 );
T1L30 = SUM(T1L30_adder_eqn);

--T1L31 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~30 at MLABCELL_X21_Y5_N45
T1L31_adder_eqn = ( T1_time_out_counter[5] ) + ( GND ) + ( T1L15 );
T1L31 = CARRY(T1L31_adder_eqn);


--VB3_address_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[1] at FF_X18_Y7_N13
--register power-up is low

VB3_address_reg[1] = DFFEAS(VB3L12, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , VCC,  ,  , !VB3_use_reg);


--VC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1 at LABCELL_X19_Y7_N33
VC2L2_adder_eqn = ( (!SB2L2 & (((VC2_burst_uncompress_address_offset[1])))) # (SB2L2 & ((!TB2_mem_used[0] & ((VC2_burst_uncompress_address_offset[1]))) # (TB2_mem_used[0] & (TB2_mem[0][19])))) ) + ( TB2_mem[0][41] ) + ( VC2L7 );
VC2L2 = SUM(VC2L2_adder_eqn);


--NF1_sr[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[26] at FF_X13_Y3_N17
--register power-up is low

NF1_sr[26] = DFFEAS(NF1L68, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--BF1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[24] at FF_X12_Y3_N29
--register power-up is low

BF1_break_readreg[24] = DFFEAS(BF1L43, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--LF1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[24] at FF_X21_Y3_N49
--register power-up is low

LF1_MonDReg[24] = DFFEAS(LF1L96, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[24],  , LF1L69, MF1_take_action_ocimem_b);


--UD4_q_b[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X38_Y5_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[0] = UD4_q_b[0]_PORT_B_data_out[0];

--UD4_q_b[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[31] = UD4_q_b[0]_PORT_B_data_out[31];

--UD4_q_b[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[30] = UD4_q_b[0]_PORT_B_data_out[30];

--UD4_q_b[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[29] = UD4_q_b[0]_PORT_B_data_out[29];

--UD4_q_b[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[28] = UD4_q_b[0]_PORT_B_data_out[28];

--UD4_q_b[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[27] = UD4_q_b[0]_PORT_B_data_out[27];

--UD4_q_b[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[26] = UD4_q_b[0]_PORT_B_data_out[26];

--UD4_q_b[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[25] = UD4_q_b[0]_PORT_B_data_out[25];

--UD4_q_b[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[24] = UD4_q_b[0]_PORT_B_data_out[24];

--UD4_q_b[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[23] = UD4_q_b[0]_PORT_B_data_out[23];

--UD4_q_b[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[22] = UD4_q_b[0]_PORT_B_data_out[22];

--UD4_q_b[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[21] = UD4_q_b[0]_PORT_B_data_out[21];

--UD4_q_b[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[20] = UD4_q_b[0]_PORT_B_data_out[20];

--UD4_q_b[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[19] = UD4_q_b[0]_PORT_B_data_out[19];

--UD4_q_b[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[18] = UD4_q_b[0]_PORT_B_data_out[18];

--UD4_q_b[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[17] = UD4_q_b[0]_PORT_B_data_out[17];

--UD4_q_b[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[16] = UD4_q_b[0]_PORT_B_data_out[16];

--UD4_q_b[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[15] = UD4_q_b[0]_PORT_B_data_out[15];

--UD4_q_b[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[14] = UD4_q_b[0]_PORT_B_data_out[14];

--UD4_q_b[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[13] = UD4_q_b[0]_PORT_B_data_out[13];

--UD4_q_b[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[12] = UD4_q_b[0]_PORT_B_data_out[12];

--UD4_q_b[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[11] = UD4_q_b[0]_PORT_B_data_out[11];

--UD4_q_b[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[10] = UD4_q_b[0]_PORT_B_data_out[10];

--UD4_q_b[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[9] = UD4_q_b[0]_PORT_B_data_out[9];

--UD4_q_b[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[8] = UD4_q_b[0]_PORT_B_data_out[8];

--UD4_q_b[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[7] = UD4_q_b[0]_PORT_B_data_out[7];

--UD4_q_b[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[6] = UD4_q_b[0]_PORT_B_data_out[6];

--UD4_q_b[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[5] = UD4_q_b[0]_PORT_B_data_out[5];

--UD4_q_b[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[4] = UD4_q_b[0]_PORT_B_data_out[4];

--UD4_q_b[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[3] = UD4_q_b[0]_PORT_B_data_out[3];

--UD4_q_b[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[2] = UD4_q_b[0]_PORT_B_data_out[2];

--UD4_q_b[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X38_Y5_N0
UD4_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD4_q_b[0]_PORT_A_data_in_reg = DFFE(UD4_q_b[0]_PORT_A_data_in, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD4_q_b[0]_PORT_A_address_reg = DFFE(UD4_q_b[0]_PORT_A_address, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_address = BUS(UE1_D_iw[22], UE1_D_iw[23], UE1_D_iw[24], UE1_D_iw[25], UE1_D_iw[26]);
UD4_q_b[0]_PORT_B_address_reg = DFFE(UD4_q_b[0]_PORT_B_address, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD4_q_b[0]_PORT_A_write_enable_reg = DFFE(UD4_q_b[0]_PORT_A_write_enable, UD4_q_b[0]_clock_0, , , );
UD4_q_b[0]_PORT_B_read_enable = VCC;
UD4_q_b[0]_PORT_B_read_enable_reg = DFFE(UD4_q_b[0]_PORT_B_read_enable, UD4_q_b[0]_clock_1, , , );
UD4_q_b[0]_clock_0 = GLOBAL(A1L23);
UD4_q_b[0]_clock_1 = GLOBAL(A1L23);
UD4_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD4_q_b[0]_PORT_B_data_out = MEMORY(UD4_q_b[0]_PORT_A_data_in_reg, , UD4_q_b[0]_PORT_A_address_reg, UD4_q_b[0]_PORT_B_address_reg, UD4_q_b[0]_PORT_A_write_enable_reg, , , UD4_q_b[0]_PORT_B_read_enable_reg, , , UD4_q_b[0]_clock_0, UD4_q_b[0]_clock_1, UD4_q_b[0]_clock_enable_0, , , , , );
UD4_q_b[1] = UD4_q_b[0]_PORT_B_data_out[1];


--UE1L2 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~1 at LABCELL_X33_Y6_N0
UE1L2_adder_eqn = ( UE1_F_pc[0] ) + ( VCC ) + ( !VCC );
UE1L2 = SUM(UE1L2_adder_eqn);

--UE1L3 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~2 at LABCELL_X33_Y6_N0
UE1L3_adder_eqn = ( UE1_F_pc[0] ) + ( VCC ) + ( !VCC );
UE1L3 = CARRY(UE1L3_adder_eqn);


--UE1L6 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~5 at LABCELL_X33_Y6_N9
UE1L6_adder_eqn = ( UE1_F_pc[3] ) + ( GND ) + ( UE1L11 );
UE1L6 = SUM(UE1L6_adder_eqn);

--UE1L7 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~6 at LABCELL_X33_Y6_N9
UE1L7_adder_eqn = ( UE1_F_pc[3] ) + ( GND ) + ( UE1L11 );
UE1L7 = CARRY(UE1L7_adder_eqn);


--UE1L10 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~9 at LABCELL_X33_Y6_N6
UE1L10_adder_eqn = ( UE1_F_pc[2] ) + ( GND ) + ( UE1L15 );
UE1L10 = SUM(UE1L10_adder_eqn);

--UE1L11 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~10 at LABCELL_X33_Y6_N6
UE1L11_adder_eqn = ( UE1_F_pc[2] ) + ( GND ) + ( UE1L15 );
UE1L11 = CARRY(UE1L11_adder_eqn);


--UE1L14 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~13 at LABCELL_X33_Y6_N3
UE1L14_adder_eqn = ( UE1_F_pc[1] ) + ( GND ) + ( UE1L3 );
UE1L14 = SUM(UE1L14_adder_eqn);

--UE1L15 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~14 at LABCELL_X33_Y6_N3
UE1L15_adder_eqn = ( UE1_F_pc[1] ) + ( GND ) + ( UE1L3 );
UE1L15 = CARRY(UE1L15_adder_eqn);


--UE1L18 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~17 at LABCELL_X33_Y6_N24
UE1L18_adder_eqn = ( UE1L665Q ) + ( GND ) + ( UE1L23 );
UE1L18 = SUM(UE1L18_adder_eqn);

--UE1L19 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~18 at LABCELL_X33_Y6_N24
UE1L19_adder_eqn = ( UE1L665Q ) + ( GND ) + ( UE1L23 );
UE1L19 = CARRY(UE1L19_adder_eqn);


--UE1L22 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~21 at LABCELL_X33_Y6_N21
UE1L22_adder_eqn = ( UE1_F_pc[7] ) + ( GND ) + ( UE1L27 );
UE1L22 = SUM(UE1L22_adder_eqn);

--UE1L23 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~22 at LABCELL_X33_Y6_N21
UE1L23_adder_eqn = ( UE1_F_pc[7] ) + ( GND ) + ( UE1L27 );
UE1L23 = CARRY(UE1L23_adder_eqn);


--UE1L26 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~25 at LABCELL_X33_Y6_N18
UE1L26_adder_eqn = ( UE1_F_pc[6] ) + ( GND ) + ( UE1L31 );
UE1L26 = SUM(UE1L26_adder_eqn);

--UE1L27 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~26 at LABCELL_X33_Y6_N18
UE1L27_adder_eqn = ( UE1_F_pc[6] ) + ( GND ) + ( UE1L31 );
UE1L27 = CARRY(UE1L27_adder_eqn);


--UE1L30 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~29 at LABCELL_X33_Y6_N15
UE1L30_adder_eqn = ( UE1_F_pc[5] ) + ( GND ) + ( UE1L35 );
UE1L30 = SUM(UE1L30_adder_eqn);

--UE1L31 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~30 at LABCELL_X33_Y6_N15
UE1L31_adder_eqn = ( UE1_F_pc[5] ) + ( GND ) + ( UE1L35 );
UE1L31 = CARRY(UE1L31_adder_eqn);


--UE1L34 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~33 at LABCELL_X33_Y6_N12
UE1L34_adder_eqn = ( UE1_F_pc[4] ) + ( GND ) + ( UE1L7 );
UE1L34 = SUM(UE1L34_adder_eqn);

--UE1L35 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~34 at LABCELL_X33_Y6_N12
UE1L35_adder_eqn = ( UE1_F_pc[4] ) + ( GND ) + ( UE1L7 );
UE1L35 = CARRY(UE1L35_adder_eqn);


--UE1L38 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~37 at LABCELL_X33_Y6_N36
UE1L38_adder_eqn = ( !UE1_F_pc[12] ) + ( GND ) + ( UE1L51 );
UE1L38 = SUM(UE1L38_adder_eqn);

--UE1L39 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~38 at LABCELL_X33_Y6_N36
UE1L39_adder_eqn = ( !UE1_F_pc[12] ) + ( GND ) + ( UE1L51 );
UE1L39 = CARRY(UE1L39_adder_eqn);


--UE1L42 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~41 at LABCELL_X33_Y6_N27
UE1L42_adder_eqn = ( UE1_F_pc[9] ) + ( GND ) + ( UE1L19 );
UE1L42 = SUM(UE1L42_adder_eqn);

--UE1L43 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~42 at LABCELL_X33_Y6_N27
UE1L43_adder_eqn = ( UE1_F_pc[9] ) + ( GND ) + ( UE1L19 );
UE1L43 = CARRY(UE1L43_adder_eqn);


--UE1L46 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~45 at LABCELL_X33_Y6_N30
UE1L46_adder_eqn = ( UE1L669Q ) + ( GND ) + ( UE1L43 );
UE1L46 = SUM(UE1L46_adder_eqn);

--UE1L47 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~46 at LABCELL_X33_Y6_N30
UE1L47_adder_eqn = ( UE1L669Q ) + ( GND ) + ( UE1L43 );
UE1L47 = CARRY(UE1L47_adder_eqn);


--UE1L50 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~49 at LABCELL_X33_Y6_N33
UE1L50_adder_eqn = ( UE1_F_pc[11] ) + ( GND ) + ( UE1L47 );
UE1L50 = SUM(UE1L50_adder_eqn);

--UE1L51 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~50 at LABCELL_X33_Y6_N33
UE1L51_adder_eqn = ( UE1_F_pc[11] ) + ( GND ) + ( UE1L47 );
UE1L51 = CARRY(UE1L51_adder_eqn);


--UE1L54 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~53 at LABCELL_X33_Y6_N39
UE1L54_adder_eqn = ( UE1_F_pc[13] ) + ( GND ) + ( UE1L39 );
UE1L54 = SUM(UE1L54_adder_eqn);


--NF1_sr[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[6] at FF_X7_Y3_N17
--register power-up is low

NF1_sr[6] = DFFEAS(NF1L69, A1L5,  ,  , NF1L26,  ,  , NF1L25,  );


--BF1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[4] at FF_X11_Y3_N22
--register power-up is low

BF1_break_readreg[4] = DFFEAS(BF1L11, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--LF1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[10] at FF_X17_Y3_N2
--register power-up is low

LF1_MonAReg[10] = DFFEAS(LF1L3, GLOBAL(A1L23),  ,  , MF1L69, MF1_jdo[17],  ,  , MF1_take_action_ocimem_a);


--NF1_sr[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[17] at FF_X4_Y3_N29
--register power-up is low

NF1_sr[17] = DFFEAS( , A1L5,  ,  , NF1L47, NF1L70,  , NF1L43, VCC);


--NF1_sr[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[27] at FF_X13_Y3_N8
--register power-up is low

NF1_sr[27] = DFFEAS(NF1L71, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--NF1_sr[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[28] at FF_X13_Y3_N11
--register power-up is low

NF1_sr[28] = DFFEAS(NF1L72, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--NF1_sr[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[29] at FF_X13_Y3_N26
--register power-up is low

NF1_sr[29] = DFFEAS(NF1L73, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--NF1_sr[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[30] at FF_X13_Y3_N29
--register power-up is low

NF1_sr[30] = DFFEAS(NF1L74, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--NF1_sr[32] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[32] at FF_X4_Y3_N11
--register power-up is low

NF1_sr[32] = DFFEAS(NF1L78, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--UE1L114 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~57 at LABCELL_X37_Y6_N3
UE1L114_adder_eqn = ( UE1L476Q ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[0]) ) + ( UE1L127 );
UE1L114 = SUM(UE1L114_adder_eqn);

--UE1L115 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~58 at LABCELL_X37_Y6_N3
UE1L115_adder_eqn = ( UE1L476Q ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[0]) ) + ( UE1L127 );
UE1L115 = CARRY(UE1L115_adder_eqn);


--UE1L118 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~61 at LABCELL_X37_Y6_N6
UE1L118_adder_eqn = ( UE1_E_src1[1] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[1]) ) + ( UE1L115 );
UE1L118 = SUM(UE1L118_adder_eqn);

--UE1L119 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~62 at LABCELL_X37_Y6_N6
UE1L119_adder_eqn = ( UE1_E_src1[1] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[1]) ) + ( UE1L115 );
UE1L119 = CARRY(UE1L119_adder_eqn);


--UE1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_estatus_reg at FF_X30_Y6_N17
--register power-up is low

UE1_W_estatus_reg = DFFEAS(UE1L821, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_E_valid_from_R, UE1_W_status_reg_pie,  ,  , UE1_R_ctrl_exception);


--UE1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[0] at FF_X40_Y5_N2
--register power-up is low

UE1_E_src1[0] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[0],  , UE1L503, VCC);


--UE1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[8] at FF_X31_Y4_N5
--register power-up is low

UE1_D_iw[8] = DFFEAS(UE1L630, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[9] at FF_X31_Y4_N55
--register power-up is low

UE1_D_iw[9] = DFFEAS(UE1L631, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[10] at FF_X31_Y4_N58
--register power-up is low

UE1_D_iw[10] = DFFEAS(UE1L632, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[6] at FF_X31_Y4_N40
--register power-up is low

UE1_D_iw[6] = DFFEAS(UE1L628, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[7] at FF_X31_Y5_N4
--register power-up is low

UE1_D_iw[7] = DFFEAS(UE1L629, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--XE1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[2] at FF_X16_Y3_N49
--register power-up is low

XE1_readdata[2] = DFFEAS(XE1L81, GLOBAL(A1L23),  ,  ,  , TE2_q_a[2],  ,  , !XE1_address[8]);


--XE1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[3] at FF_X16_Y3_N19
--register power-up is low

XE1_readdata[3] = DFFEAS(XE1L82, GLOBAL(A1L23),  ,  ,  , TE2_q_a[3],  ,  , !XE1_address[8]);


--XE1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[4] at FF_X23_Y3_N37
--register power-up is low

XE1_readdata[4] = DFFEAS(XE1L24, GLOBAL(A1L23),  ,  ,  , TE2_q_a[4],  ,  , !XE1_address[8]);


--XE1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[5] at FF_X16_Y3_N22
--register power-up is low

XE1_readdata[5] = DFFEAS(XE1L26, GLOBAL(A1L23),  ,  ,  , TE2_q_a[5],  ,  , !XE1_address[8]);


--XE1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[11] at FF_X25_Y3_N13
--register power-up is low

XE1_readdata[11] = DFFEAS(XE1L38, GLOBAL(A1L23),  ,  ,  , TE2_q_a[11],  ,  , !XE1_address[8]);


--UE1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[11] at FF_X34_Y3_N28
--register power-up is low

UE1_d_writedata[11] = DFFEAS(UE1L1014, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[11],  ,  , UE1L233);


--XE1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[12] at FF_X23_Y3_N34
--register power-up is low

XE1_readdata[12] = DFFEAS(XE1L40, GLOBAL(A1L23),  ,  ,  , TE2_q_a[12],  ,  , !XE1_address[8]);


--UE1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[12] at FF_X34_Y3_N8
--register power-up is low

UE1_d_writedata[12] = DFFEAS(UE1L1016, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[12],  ,  , UE1L233);


--XE1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[13] at FF_X25_Y3_N59
--register power-up is low

XE1_readdata[13] = DFFEAS(XE1L42, GLOBAL(A1L23),  ,  ,  , TE2_q_a[13],  ,  , !XE1_address[8]);


--UE1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[13] at FF_X34_Y3_N50
--register power-up is low

UE1_d_writedata[13] = DFFEAS(UE1L1018, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[13],  ,  , UE1L233);


--XE1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[14] at FF_X23_Y3_N31
--register power-up is low

XE1_readdata[14] = DFFEAS(XE1L44, GLOBAL(A1L23),  ,  ,  , TE2_q_a[14],  ,  , !XE1_address[8]);


--UE1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[14] at FF_X34_Y3_N31
--register power-up is low

UE1_d_writedata[14] = DFFEAS(UE1L1020, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[14],  ,  , UE1L233);


--XE1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[15] at FF_X23_Y3_N16
--register power-up is low

XE1_readdata[15] = DFFEAS(XE1L46, GLOBAL(A1L23),  ,  ,  , TE2_q_a[15],  ,  , !XE1_address[8]);


--UE1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[15] at FF_X34_Y3_N37
--register power-up is low

UE1_d_writedata[15] = DFFEAS(UE1L1022, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[15],  ,  , UE1L233);


--XE1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[16] at FF_X23_Y3_N55
--register power-up is low

XE1_readdata[16] = DFFEAS(XE1L48, GLOBAL(A1L23),  ,  ,  , TE2_q_a[16],  ,  , !XE1_address[8]);


--UE1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[16] at FF_X33_Y5_N49
--register power-up is low

UE1_d_writedata[16] = DFFEAS(UE1L1024, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[16],  ,  , UE1L559);


--T2L2 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~1 at LABCELL_X22_Y7_N42
T2L2_adder_eqn = ( T2_time_out_counter[4] ) + ( GND ) + ( T2L31 );
T2L2 = SUM(T2L2_adder_eqn);

--T2L3 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~2 at LABCELL_X22_Y7_N42
T2L3_adder_eqn = ( T2_time_out_counter[4] ) + ( GND ) + ( T2L31 );
T2L3 = CARRY(T2L3_adder_eqn);


--T2L6 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~5 at LABCELL_X22_Y7_N45
T2L6_adder_eqn = ( T2_time_out_counter[5] ) + ( GND ) + ( T2L3 );
T2L6 = SUM(T2L6_adder_eqn);

--T2L7 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~6 at LABCELL_X22_Y7_N45
T2L7_adder_eqn = ( T2_time_out_counter[5] ) + ( GND ) + ( T2L3 );
T2L7 = CARRY(T2L7_adder_eqn);


--T2L10 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~9 at LABCELL_X22_Y7_N48
T2L10_adder_eqn = ( T2_time_out_counter[6] ) + ( GND ) + ( T2L7 );
T2L10 = SUM(T2L10_adder_eqn);

--T2L11 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~10 at LABCELL_X22_Y7_N48
T2L11_adder_eqn = ( T2_time_out_counter[6] ) + ( GND ) + ( T2L7 );
T2L11 = CARRY(T2L11_adder_eqn);


--T2L14 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~13 at LABCELL_X22_Y7_N36
T2L14_adder_eqn = ( T2_time_out_counter[2] ) + ( GND ) + ( T2L23 );
T2L14 = SUM(T2L14_adder_eqn);

--T2L15 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~14 at LABCELL_X22_Y7_N36
T2L15_adder_eqn = ( T2_time_out_counter[2] ) + ( GND ) + ( T2L23 );
T2L15 = CARRY(T2L15_adder_eqn);


--T2L18 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~17 at LABCELL_X22_Y7_N51
T2L18_adder_eqn = ( T2_time_out_counter[7] ) + ( GND ) + ( T2L11 );
T2L18 = SUM(T2L18_adder_eqn);


--T2L22 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~21 at LABCELL_X22_Y7_N33
T2L22_adder_eqn = ( T2_time_out_counter[1] ) + ( GND ) + ( T2L27 );
T2L22 = SUM(T2L22_adder_eqn);

--T2L23 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~22 at LABCELL_X22_Y7_N33
T2L23_adder_eqn = ( T2_time_out_counter[1] ) + ( GND ) + ( T2L27 );
T2L23 = CARRY(T2L23_adder_eqn);


--T2L26 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~25 at LABCELL_X22_Y7_N30
T2L26_adder_eqn = ( T2_time_out_counter[0] ) + ( VCC ) + ( !VCC );
T2L26 = SUM(T2L26_adder_eqn);

--T2L27 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~26 at LABCELL_X22_Y7_N30
T2L27_adder_eqn = ( T2_time_out_counter[0] ) + ( VCC ) + ( !VCC );
T2L27 = CARRY(T2L27_adder_eqn);


--T2L30 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~29 at LABCELL_X22_Y7_N39
T2L30_adder_eqn = ( T2_time_out_counter[3] ) + ( GND ) + ( T2L15 );
T2L30 = SUM(T2L30_adder_eqn);

--T2L31 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~30 at LABCELL_X22_Y7_N39
T2L31_adder_eqn = ( T2_time_out_counter[3] ) + ( GND ) + ( T2L15 );
T2L31 = CARRY(T2L31_adder_eqn);


--VB4_address_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[1] at FF_X27_Y4_N13
--register power-up is low

VB4_address_reg[1] = DFFEAS(VB4L12, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , VCC,  ,  , !VB4_use_reg);


--VC7L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1 at LABCELL_X22_Y5_N33
VC7L2_adder_eqn = ( (!SB7L2 & (((VC7_burst_uncompress_address_offset[1])))) # (SB7L2 & ((!TB7_mem_used[0] & ((VC7_burst_uncompress_address_offset[1]))) # (TB7_mem_used[0] & (TB7_mem[0][19])))) ) + ( TB7_mem[0][41] ) + ( VC7L7 );
VC7L2 = SUM(VC7L2_adder_eqn);


--RB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X11_Y5_N39
RB1_counter_comb_bita3_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( !V1_fifo_wr ) + ( RB1L11 );
RB1_counter_comb_bita3 = SUM(RB1_counter_comb_bita3_adder_eqn);

--RB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X11_Y5_N39
RB1L15_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( !V1_fifo_wr ) + ( RB1L11 );
RB1L15 = CARRY(RB1L15_adder_eqn);


--RB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X11_Y5_N30
RB1_counter_comb_bita0_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1_counter_comb_bita0 = SUM(RB1_counter_comb_bita0_adder_eqn);

--RB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X11_Y5_N30
RB1L3_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1L3 = CARRY(RB1L3_adder_eqn);


--RB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X11_Y5_N36
RB1_counter_comb_bita2_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( !V1_fifo_wr ) + ( RB1L7 );
RB1_counter_comb_bita2 = SUM(RB1_counter_comb_bita2_adder_eqn);

--RB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X11_Y5_N36
RB1L11_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( !V1_fifo_wr ) + ( RB1L7 );
RB1L11 = CARRY(RB1L11_adder_eqn);


--RB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X11_Y5_N33
RB1_counter_comb_bita1_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( !V1_fifo_wr ) + ( RB1L3 );
RB1_counter_comb_bita1 = SUM(RB1_counter_comb_bita1_adder_eqn);

--RB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X11_Y5_N33
RB1L7_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( !V1_fifo_wr ) + ( RB1L3 );
RB1L7 = CARRY(RB1L7_adder_eqn);


--RB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X11_Y5_N45
RB1_counter_comb_bita5_adder_eqn = ( RB1_counter_reg_bit[5] ) + ( !V1_fifo_wr ) + ( RB1L19 );
RB1_counter_comb_bita5 = SUM(RB1_counter_comb_bita5_adder_eqn);


--RB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X11_Y5_N42
RB1_counter_comb_bita4_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( !V1_fifo_wr ) + ( RB1L15 );
RB1_counter_comb_bita4 = SUM(RB1_counter_comb_bita4_adder_eqn);

--RB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X11_Y5_N42
RB1L19_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( !V1_fifo_wr ) + ( RB1L15 );
RB1L19 = CARRY(RB1L19_adder_eqn);


--ND1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X15_Y9_N49
--register power-up is low

ND1_av_ld_byte0_data[7] = DFFEAS(TC1L32, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L882, ND1_av_ld_byte1_data[7],  ,  , ND1L977);


--ND1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X11_Y8_N28
--register power-up is low

ND1_D_iw[22] = DFFEAS(ND1L644, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X11_Y8_N37
--register power-up is low

ND1_D_iw[23] = DFFEAS(ND1L645, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X13_Y8_N1
--register power-up is low

ND1_D_iw[24] = DFFEAS(ND1L646, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X12_Y8_N28
--register power-up is low

ND1_D_iw[25] = DFFEAS(ND1L647, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X12_Y8_N10
--register power-up is low

ND1_D_iw[26] = DFFEAS(ND1L648, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X12_Y8_N31
--register power-up is low

ND1_D_iw[17] = DFFEAS(ND1L639, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X11_Y10_N5
--register power-up is low

ND1_E_shift_rot_result[16] = DFFEAS(ND1L459, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[16],  ,  , ND1_E_new_inst);


--ND1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X11_Y10_N1
--register power-up is low

ND1_E_shift_rot_result[1] = DFFEAS(ND1L444, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[1],  ,  , ND1_E_new_inst);


--EB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X4_Y2_N46
--register power-up is low

EB1_count[4] = AMPP_FUNCTION(A1L5, EB1_count[3], !P1_clr_reg, !R1_state[4], GND, EB1L62);


--RB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X22_Y2_N9
RB3_counter_comb_bita3_adder_eqn = ( RB3_counter_reg_bit[3] ) + ( !V2_fifo_wr ) + ( RB3L11 );
RB3_counter_comb_bita3 = SUM(RB3_counter_comb_bita3_adder_eqn);

--RB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X22_Y2_N9
RB3L15_adder_eqn = ( RB3_counter_reg_bit[3] ) + ( !V2_fifo_wr ) + ( RB3L11 );
RB3L15 = CARRY(RB3L15_adder_eqn);


--RB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X22_Y2_N0
RB3_counter_comb_bita0_adder_eqn = ( RB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB3_counter_comb_bita0 = SUM(RB3_counter_comb_bita0_adder_eqn);

--RB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X22_Y2_N0
RB3L3_adder_eqn = ( RB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB3L3 = CARRY(RB3L3_adder_eqn);


--RB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X22_Y2_N6
RB3_counter_comb_bita2_adder_eqn = ( RB3_counter_reg_bit[2] ) + ( !V2_fifo_wr ) + ( RB3L7 );
RB3_counter_comb_bita2 = SUM(RB3_counter_comb_bita2_adder_eqn);

--RB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X22_Y2_N6
RB3L11_adder_eqn = ( RB3_counter_reg_bit[2] ) + ( !V2_fifo_wr ) + ( RB3L7 );
RB3L11 = CARRY(RB3L11_adder_eqn);


--RB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X22_Y2_N3
RB3_counter_comb_bita1_adder_eqn = ( RB3_counter_reg_bit[1] ) + ( !V2_fifo_wr ) + ( RB3L3 );
RB3_counter_comb_bita1 = SUM(RB3_counter_comb_bita1_adder_eqn);

--RB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X22_Y2_N3
RB3L7_adder_eqn = ( RB3_counter_reg_bit[1] ) + ( !V2_fifo_wr ) + ( RB3L3 );
RB3L7 = CARRY(RB3L7_adder_eqn);


--RB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X22_Y2_N15
RB3_counter_comb_bita5_adder_eqn = ( RB3_counter_reg_bit[5] ) + ( !V2_fifo_wr ) + ( RB3L19 );
RB3_counter_comb_bita5 = SUM(RB3_counter_comb_bita5_adder_eqn);


--RB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X22_Y2_N12
RB3_counter_comb_bita4_adder_eqn = ( RB3_counter_reg_bit[4] ) + ( !V2_fifo_wr ) + ( RB3L15 );
RB3_counter_comb_bita4 = SUM(RB3_counter_comb_bita4_adder_eqn);

--RB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X22_Y2_N12
RB3L19_adder_eqn = ( RB3_counter_reg_bit[4] ) + ( !V2_fifo_wr ) + ( RB3L15 );
RB3L19 = CARRY(RB3L19_adder_eqn);


--UE1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[7] at FF_X27_Y5_N2
--register power-up is low

UE1_av_ld_byte0_data[7] = DFFEAS(TC2L32, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L884, UE1_av_ld_byte1_data[7],  ,  , UE1L981);


--UE1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[22] at FF_X30_Y5_N40
--register power-up is low

UE1_D_iw[22] = DFFEAS(UE1L644, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[23] at FF_X30_Y5_N43
--register power-up is low

UE1_D_iw[23] = DFFEAS(UE1L645, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[24] at FF_X30_Y5_N37
--register power-up is low

UE1_D_iw[24] = DFFEAS(UE1L646, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[25] at FF_X31_Y5_N43
--register power-up is low

UE1_D_iw[25] = DFFEAS(UE1L647, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[26] at FF_X31_Y5_N46
--register power-up is low

UE1_D_iw[26] = DFFEAS(UE1L648, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[1] at FF_X40_Y6_N50
--register power-up is low

UE1_E_shift_rot_result[1] = DFFEAS(UE1L443, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[1],  ,  , UE1_E_new_inst);


--UE1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[16] at FF_X39_Y5_N16
--register power-up is low

UE1_E_shift_rot_result[16] = DFFEAS(UE1L458, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1L494Q,  ,  , UE1_E_new_inst);


--UE1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[17] at FF_X31_Y5_N25
--register power-up is low

UE1_D_iw[17] = DFFEAS(UE1L639, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--EB2_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X6_Y1_N7
--register power-up is low

EB2_count[4] = AMPP_FUNCTION(A1L5, EB2L10, !P1_clr_reg, !R1_state[4], EB2L63);


--XD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X2_Y6_N44
--register power-up is low

XD1_break_readreg[25] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[25],  , XD1L36, VCC);


--GE1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X6_Y6_N4
--register power-up is low

GE1_MonDReg[25] = DFFEAS(GE1L104, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[25],  , GE1L90, JE1_take_action_ocimem_b);


--ND1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X15_Y9_N43
--register power-up is low

ND1_av_ld_byte0_data[0] = DFFEAS(TC1L8, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L882, ND1_av_ld_byte1_data[0],  ,  , ND1L977);


--ND1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X12_Y10_N4
--register power-up is low

ND1_W_alu_result[0] = DFFEAS(ND1L307, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at LABCELL_X10_Y10_N39
ND1L122_adder_eqn = ( ND1_E_alu_sub ) + ( GND ) + ( ND1L131 );
ND1L122 = SUM(ND1L122_adder_eqn);


--ND1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X13_Y10_N22
--register power-up is low

ND1_E_src1[1] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[1],  , ND1L505, VCC);


--ND1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X6_Y10_N13
--register power-up is low

ND1_E_src2[30] = DFFEAS(ND1L756, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X13_Y10_N2
--register power-up is low

ND1_E_src1[30] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[30],  , ND1L505, VCC);


--ND1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X6_Y10_N34
--register power-up is low

ND1_E_src2[21] = DFFEAS(ND1L747, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X13_Y10_N7
--register power-up is low

ND1_E_src1[21] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[21],  , ND1L505, VCC);


--ND1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X6_Y10_N49
--register power-up is low

ND1_E_src2[20] = DFFEAS(ND1L746, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X13_Y10_N52
--register power-up is low

ND1_E_src1[20] = DFFEAS(ND1L501, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L505,  );


--ND1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X6_Y10_N52
--register power-up is low

ND1_E_src2[19] = DFFEAS(ND1L745, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X13_Y10_N50
--register power-up is low

ND1_E_src1[19] = DFFEAS(ND1L499, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L505,  );


--ND1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X6_Y10_N46
--register power-up is low

ND1_E_src2[18] = DFFEAS(ND1L744, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X13_Y10_N31
--register power-up is low

ND1_E_src1[18] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[18],  , ND1L505, VCC);


--ND1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X6_Y10_N37
--register power-up is low

ND1_E_src2[17] = DFFEAS(ND1L743, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X13_Y10_N35
--register power-up is low

ND1_E_src1[17] = DFFEAS(ND1L495, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L505,  );


--ND1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X6_Y10_N40
--register power-up is low

ND1_E_src2[16] = DFFEAS(ND1L742, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X13_Y10_N26
--register power-up is low

ND1_E_src1[16] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[16],  , ND1L505, VCC);


--ND1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X6_Y10_N55
--register power-up is low

ND1_E_src2[23] = DFFEAS(ND1L749, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X10_Y10_N59
--register power-up is low

ND1_E_src1[23] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[23],  , ND1L505, VCC);


--ND1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X6_Y10_N59
--register power-up is low

ND1_E_src2[22] = DFFEAS(ND1L748, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X10_Y10_N50
--register power-up is low

ND1_E_src1[22] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[22],  , ND1L505, VCC);


--ND1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X6_Y10_N25
--register power-up is low

ND1_E_src2[25] = DFFEAS(ND1L751, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X10_Y10_N53
--register power-up is low

ND1_E_src1[25] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[25],  , ND1L505, VCC);


--ND1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X6_Y10_N29
--register power-up is low

ND1_E_src2[24] = DFFEAS(ND1L750, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X10_Y10_N56
--register power-up is low

ND1_E_src1[24] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[24],  , ND1L505, VCC);


--ND1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X6_Y10_N7
--register power-up is low

ND1_E_src2[27] = DFFEAS(ND1L753, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X13_Y10_N29
--register power-up is low

ND1_E_src1[27] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[27],  , ND1L505, VCC);


--ND1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X6_Y10_N10
--register power-up is low

ND1_E_src2[26] = DFFEAS(ND1L752, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X10_Y10_N44
--register power-up is low

ND1_E_src1[26] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[26],  , ND1L505, VCC);


--ND1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X13_Y10_N5
--register power-up is low

ND1_E_src1[31] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[31],  , ND1L505, VCC);


--ND1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X6_Y10_N43
--register power-up is low

ND1_E_src2[29] = DFFEAS(ND1L755, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X13_Y10_N55
--register power-up is low

ND1_E_src1[29] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[29],  , ND1L505, VCC);


--ND1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X6_Y10_N2
--register power-up is low

ND1_E_src2[28] = DFFEAS(ND1L754, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--ND1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X10_Y10_N47
--register power-up is low

ND1_E_src1[28] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD1_q_b[28],  , ND1L505, VCC);


--XD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X4_Y5_N5
--register power-up is low

XD1_break_readreg[5] = DFFEAS(XD1L11, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--KE1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X1_Y6_N23
--register power-up is low

KE1_sr[18] = DFFEAS(KE1L83, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--XD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X2_Y6_N47
--register power-up is low

XD1_break_readreg[16] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[16],  , XD1L36, VCC);


--GE1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X6_Y6_N56
--register power-up is low

GE1_MonDReg[16] = DFFEAS(GE1L85, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[16],  , GE1L90, JE1_take_action_ocimem_b);


--XD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X2_Y6_N25
--register power-up is low

XD1_break_readreg[26] = DFFEAS(XD1L45, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--GE1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X4_Y6_N2
--register power-up is low

GE1_MonDReg[26] = DFFEAS(GE1L107, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[26],  , GE1L90, JE1_take_action_ocimem_b);


--XD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X2_Y6_N29
--register power-up is low

XD1_break_readreg[27] = DFFEAS(XD1L47, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--GE1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X3_Y6_N34
--register power-up is low

GE1_MonDReg[27] = DFFEAS(GE1L109, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[27],  , GE1L90, JE1_take_action_ocimem_b);


--XD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X2_Y6_N31
--register power-up is low

XD1_break_readreg[28] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[28],  , XD1L36, VCC);


--GE1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X6_Y6_N16
--register power-up is low

GE1_MonDReg[28] = DFFEAS(GE1L111, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[28],  , GE1L90, JE1_take_action_ocimem_b);


--XD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X4_Y5_N55
--register power-up is low

XD1_break_readreg[29] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[29],  , XD1L36, VCC);


--GE1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X6_Y6_N34
--register power-up is low

GE1_MonDReg[30] = DFFEAS(GE1L114, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[30],  , GE1L90, JE1_take_action_ocimem_b);


--XD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X2_Y6_N38
--register power-up is low

XD1_break_readreg[30] = DFFEAS(XD1L51, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--XD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X4_Y5_N40
--register power-up is low

XD1_break_readreg[31] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[31],  , XD1L36, VCC);


--GE1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X6_Y6_N52
--register power-up is low

GE1_MonDReg[31] = DFFEAS(GE1L116, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[31],  , GE1L90, JE1_take_action_ocimem_b);


--ND1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at LABCELL_X10_Y11_N0
ND1L127_adder_eqn = ( ND1_E_alu_sub ) + ( VCC ) + ( !VCC );
ND1L127 = CARRY(ND1L127_adder_eqn);


--UD1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X14_Y10_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[0] = UD1_q_b[0]_PORT_B_data_out[0];

--UD1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[31] = UD1_q_b[0]_PORT_B_data_out[31];

--UD1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[30] = UD1_q_b[0]_PORT_B_data_out[30];

--UD1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[29] = UD1_q_b[0]_PORT_B_data_out[29];

--UD1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[28] = UD1_q_b[0]_PORT_B_data_out[28];

--UD1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[27] = UD1_q_b[0]_PORT_B_data_out[27];

--UD1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[26] = UD1_q_b[0]_PORT_B_data_out[26];

--UD1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[25] = UD1_q_b[0]_PORT_B_data_out[25];

--UD1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[24] = UD1_q_b[0]_PORT_B_data_out[24];

--UD1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[23] = UD1_q_b[0]_PORT_B_data_out[23];

--UD1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[22] = UD1_q_b[0]_PORT_B_data_out[22];

--UD1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[21] = UD1_q_b[0]_PORT_B_data_out[21];

--UD1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[20] = UD1_q_b[0]_PORT_B_data_out[20];

--UD1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[19] = UD1_q_b[0]_PORT_B_data_out[19];

--UD1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[18] = UD1_q_b[0]_PORT_B_data_out[18];

--UD1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[17] = UD1_q_b[0]_PORT_B_data_out[17];

--UD1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[16] = UD1_q_b[0]_PORT_B_data_out[16];

--UD1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[15] = UD1_q_b[0]_PORT_B_data_out[15];

--UD1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[14] = UD1_q_b[0]_PORT_B_data_out[14];

--UD1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[13] = UD1_q_b[0]_PORT_B_data_out[13];

--UD1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[12] = UD1_q_b[0]_PORT_B_data_out[12];

--UD1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[11] = UD1_q_b[0]_PORT_B_data_out[11];

--UD1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[10] = UD1_q_b[0]_PORT_B_data_out[10];

--UD1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[9] = UD1_q_b[0]_PORT_B_data_out[9];

--UD1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[8] = UD1_q_b[0]_PORT_B_data_out[8];

--UD1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[7] = UD1_q_b[0]_PORT_B_data_out[7];

--UD1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[6] = UD1_q_b[0]_PORT_B_data_out[6];

--UD1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[5] = UD1_q_b[0]_PORT_B_data_out[5];

--UD1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[4] = UD1_q_b[0]_PORT_B_data_out[4];

--UD1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[3] = UD1_q_b[0]_PORT_B_data_out[3];

--UD1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[2] = UD1_q_b[0]_PORT_B_data_out[2];

--UD1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X14_Y10_N0
UD1_q_b[0]_PORT_A_data_in = BUS(ND1L825, ND1L829, ND1L830, ND1L831, ND1L832, ND1L833, ND1L834, ND1L835, ND1L836, ND1L837, ND1L838, ND1L839, ND1L840, ND1L841, ND1L842, ND1L843, ND1L844, ND1L845, ND1L846, ND1L847, ND1L848, ND1L849, ND1L850, ND1L851, ND1L852, ND1L853, ND1L854, ND1L855, ND1L856, ND1L857, ND1L858, ND1L859, , , , , , , , );
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(ND1_R_dst_regnum[0], ND1_R_dst_regnum[1], ND1_R_dst_regnum[2], ND1_R_dst_regnum[3], ND1_R_dst_regnum[4]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(ND1_D_iw[27], ND1_D_iw[28], ND1_D_iw[29], ND1_D_iw[30], ND1_D_iw[31]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_PORT_A_write_enable = ND1_W_rf_wren;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , );
UD1_q_b[0]_clock_0 = GLOBAL(A1L23);
UD1_q_b[0]_clock_1 = GLOBAL(A1L23);
UD1_q_b[0]_clock_enable_0 = ND1_W_rf_wren;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, , , , , );
UD1_q_b[1] = UD1_q_b[0]_PORT_B_data_out[1];


--UF1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[8] at M10K_X5_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[8]_PORT_A_data_in = BUS(CC3L36, CC3L34);
UF1_q_a[8]_PORT_A_data_in_reg = DFFE(UF1_q_a[8]_PORT_A_data_in, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[8]_PORT_A_address_reg = DFFE(UF1_q_a[8]_PORT_A_address, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_PORT_A_write_enable = !Z1L2;
UF1_q_a[8]_PORT_A_write_enable_reg = DFFE(UF1_q_a[8]_PORT_A_write_enable, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_PORT_A_read_enable = Z1L2;
UF1_q_a[8]_PORT_A_read_enable_reg = DFFE(UF1_q_a[8]_PORT_A_read_enable, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_PORT_A_byte_mask = CC3_src_data[33];
UF1_q_a[8]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[8]_PORT_A_byte_mask, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_clock_0 = GLOBAL(A1L23);
UF1_q_a[8]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[8]_PORT_A_data_out = MEMORY(UF1_q_a[8]_PORT_A_data_in_reg, , UF1_q_a[8]_PORT_A_address_reg, , UF1_q_a[8]_PORT_A_write_enable_reg, UF1_q_a[8]_PORT_A_read_enable_reg, , , UF1_q_a[8]_PORT_A_byte_mask_reg, , UF1_q_a[8]_clock_0, , UF1_q_a[8]_clock_enable_0, , , , , );
UF1_q_a[8] = UF1_q_a[8]_PORT_A_data_out[0];

--UF1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[15] at M10K_X5_Y8_N0
UF1_q_a[8]_PORT_A_data_in = BUS(CC3L36, CC3L34);
UF1_q_a[8]_PORT_A_data_in_reg = DFFE(UF1_q_a[8]_PORT_A_data_in, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[8]_PORT_A_address_reg = DFFE(UF1_q_a[8]_PORT_A_address, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_PORT_A_write_enable = !Z1L2;
UF1_q_a[8]_PORT_A_write_enable_reg = DFFE(UF1_q_a[8]_PORT_A_write_enable, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_PORT_A_read_enable = Z1L2;
UF1_q_a[8]_PORT_A_read_enable_reg = DFFE(UF1_q_a[8]_PORT_A_read_enable, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_PORT_A_byte_mask = CC3_src_data[33];
UF1_q_a[8]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[8]_PORT_A_byte_mask, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_clock_0 = GLOBAL(A1L23);
UF1_q_a[8]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[8]_PORT_A_data_out = MEMORY(UF1_q_a[8]_PORT_A_data_in_reg, , UF1_q_a[8]_PORT_A_address_reg, , UF1_q_a[8]_PORT_A_write_enable_reg, UF1_q_a[8]_PORT_A_read_enable_reg, , , UF1_q_a[8]_PORT_A_byte_mask_reg, , UF1_q_a[8]_clock_0, , UF1_q_a[8]_clock_enable_0, , , , , );
UF1_q_a[15] = UF1_q_a[8]_PORT_A_data_out[1];


--UF1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[9] at M10K_X5_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[9]_PORT_A_data_in = BUS(CC3L37, CC3L38);
UF1_q_a[9]_PORT_A_data_in_reg = DFFE(UF1_q_a[9]_PORT_A_data_in, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[9]_PORT_A_address_reg = DFFE(UF1_q_a[9]_PORT_A_address, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_PORT_A_write_enable = !Z1L2;
UF1_q_a[9]_PORT_A_write_enable_reg = DFFE(UF1_q_a[9]_PORT_A_write_enable, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_PORT_A_read_enable = Z1L2;
UF1_q_a[9]_PORT_A_read_enable_reg = DFFE(UF1_q_a[9]_PORT_A_read_enable, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_PORT_A_byte_mask = CC3_src_data[33];
UF1_q_a[9]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[9]_PORT_A_byte_mask, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_clock_0 = GLOBAL(A1L23);
UF1_q_a[9]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[9]_PORT_A_data_out = MEMORY(UF1_q_a[9]_PORT_A_data_in_reg, , UF1_q_a[9]_PORT_A_address_reg, , UF1_q_a[9]_PORT_A_write_enable_reg, UF1_q_a[9]_PORT_A_read_enable_reg, , , UF1_q_a[9]_PORT_A_byte_mask_reg, , UF1_q_a[9]_clock_0, , UF1_q_a[9]_clock_enable_0, , , , , );
UF1_q_a[9] = UF1_q_a[9]_PORT_A_data_out[0];

--UF1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[10] at M10K_X5_Y4_N0
UF1_q_a[9]_PORT_A_data_in = BUS(CC3L37, CC3L38);
UF1_q_a[9]_PORT_A_data_in_reg = DFFE(UF1_q_a[9]_PORT_A_data_in, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[9]_PORT_A_address_reg = DFFE(UF1_q_a[9]_PORT_A_address, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_PORT_A_write_enable = !Z1L2;
UF1_q_a[9]_PORT_A_write_enable_reg = DFFE(UF1_q_a[9]_PORT_A_write_enable, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_PORT_A_read_enable = Z1L2;
UF1_q_a[9]_PORT_A_read_enable_reg = DFFE(UF1_q_a[9]_PORT_A_read_enable, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_PORT_A_byte_mask = CC3_src_data[33];
UF1_q_a[9]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[9]_PORT_A_byte_mask, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_clock_0 = GLOBAL(A1L23);
UF1_q_a[9]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[9]_PORT_A_data_out = MEMORY(UF1_q_a[9]_PORT_A_data_in_reg, , UF1_q_a[9]_PORT_A_address_reg, , UF1_q_a[9]_PORT_A_write_enable_reg, UF1_q_a[9]_PORT_A_read_enable_reg, , , UF1_q_a[9]_PORT_A_byte_mask_reg, , UF1_q_a[9]_clock_0, , UF1_q_a[9]_clock_enable_0, , , , , );
UF1_q_a[10] = UF1_q_a[9]_PORT_A_data_out[1];


--UF1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[6] at M10K_X5_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[6]_PORT_A_data_in = BUS(CC3L39, CC3L40);
UF1_q_a[6]_PORT_A_data_in_reg = DFFE(UF1_q_a[6]_PORT_A_data_in, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[6]_PORT_A_address_reg = DFFE(UF1_q_a[6]_PORT_A_address, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_PORT_A_write_enable = !Z1L2;
UF1_q_a[6]_PORT_A_write_enable_reg = DFFE(UF1_q_a[6]_PORT_A_write_enable, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_PORT_A_read_enable = Z1L2;
UF1_q_a[6]_PORT_A_read_enable_reg = DFFE(UF1_q_a[6]_PORT_A_read_enable, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_PORT_A_byte_mask = CC3_src_data[32];
UF1_q_a[6]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[6]_PORT_A_byte_mask, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_clock_0 = GLOBAL(A1L23);
UF1_q_a[6]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[6]_PORT_A_data_out = MEMORY(UF1_q_a[6]_PORT_A_data_in_reg, , UF1_q_a[6]_PORT_A_address_reg, , UF1_q_a[6]_PORT_A_write_enable_reg, UF1_q_a[6]_PORT_A_read_enable_reg, , , UF1_q_a[6]_PORT_A_byte_mask_reg, , UF1_q_a[6]_clock_0, , UF1_q_a[6]_clock_enable_0, , , , , );
UF1_q_a[6] = UF1_q_a[6]_PORT_A_data_out[0];

--UF1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[7] at M10K_X5_Y12_N0
UF1_q_a[6]_PORT_A_data_in = BUS(CC3L39, CC3L40);
UF1_q_a[6]_PORT_A_data_in_reg = DFFE(UF1_q_a[6]_PORT_A_data_in, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[6]_PORT_A_address_reg = DFFE(UF1_q_a[6]_PORT_A_address, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_PORT_A_write_enable = !Z1L2;
UF1_q_a[6]_PORT_A_write_enable_reg = DFFE(UF1_q_a[6]_PORT_A_write_enable, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_PORT_A_read_enable = Z1L2;
UF1_q_a[6]_PORT_A_read_enable_reg = DFFE(UF1_q_a[6]_PORT_A_read_enable, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_PORT_A_byte_mask = CC3_src_data[32];
UF1_q_a[6]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[6]_PORT_A_byte_mask, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_clock_0 = GLOBAL(A1L23);
UF1_q_a[6]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[6]_PORT_A_data_out = MEMORY(UF1_q_a[6]_PORT_A_data_in_reg, , UF1_q_a[6]_PORT_A_address_reg, , UF1_q_a[6]_PORT_A_write_enable_reg, UF1_q_a[6]_PORT_A_read_enable_reg, , , UF1_q_a[6]_PORT_A_byte_mask_reg, , UF1_q_a[6]_clock_0, , UF1_q_a[6]_clock_enable_0, , , , , );
UF1_q_a[7] = UF1_q_a[6]_PORT_A_data_out[1];


--V1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X12_Y6_N9
V1L2_adder_eqn = ( !RB2_counter_reg_bit[4] ) + ( GND ) + ( V1L19 );
V1L2 = SUM(V1L2_adder_eqn);

--V1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X12_Y6_N9
V1L3_adder_eqn = ( !RB2_counter_reg_bit[4] ) + ( GND ) + ( V1L19 );
V1L3 = CARRY(V1L3_adder_eqn);


--V1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X12_Y6_N12
V1L6_adder_eqn = ( !RB2_counter_reg_bit[5] ) + ( GND ) + ( V1L3 );
V1L6 = SUM(V1L6_adder_eqn);

--V1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X12_Y6_N12
V1L7_adder_eqn = ( !RB2_counter_reg_bit[5] ) + ( GND ) + ( V1L3 );
V1L7 = CARRY(V1L7_adder_eqn);


--V1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X12_Y6_N15
V1L10_adder_eqn = ( !NB2L7Q ) + ( VCC ) + ( V1L7 );
V1L10 = SUM(V1L10_adder_eqn);

--V1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X12_Y6_N15
V1L11_adder_eqn = ( !NB2L7Q ) + ( VCC ) + ( V1L7 );
V1L11 = CARRY(V1L11_adder_eqn);


--V1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X12_Y6_N18
V1L14_adder_eqn = ( VCC ) + ( GND ) + ( V1L11 );
V1L14 = SUM(V1L14_adder_eqn);


--V1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X12_Y6_N6
V1L18_adder_eqn = ( !RB2_counter_reg_bit[3] ) + ( GND ) + ( V1L27 );
V1L18 = SUM(V1L18_adder_eqn);

--V1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X12_Y6_N6
V1L19_adder_eqn = ( !RB2_counter_reg_bit[3] ) + ( GND ) + ( V1L27 );
V1L19 = CARRY(V1L19_adder_eqn);


--V1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X12_Y6_N0
V1L22_adder_eqn = ( !RB2_counter_reg_bit[0] ) + ( !RB2_counter_reg_bit[1] ) + ( !VCC );
V1L22 = SUM(V1L22_adder_eqn);

--V1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X12_Y6_N0
V1L23_adder_eqn = ( !RB2_counter_reg_bit[0] ) + ( !RB2_counter_reg_bit[1] ) + ( !VCC );
V1L23 = CARRY(V1L23_adder_eqn);


--V1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X12_Y6_N3
V1L26_adder_eqn = ( !RB2_counter_reg_bit[2] ) + ( GND ) + ( V1L23 );
V1L26 = SUM(V1L26_adder_eqn);

--V1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X12_Y6_N3
V1L27_adder_eqn = ( !RB2_counter_reg_bit[2] ) + ( GND ) + ( V1L23 );
V1L27 = CARRY(V1L27_adder_eqn);


--KE1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X1_Y6_N2
--register power-up is low

KE1_sr[21] = DFFEAS(KE1L84, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--KE1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X1_Y6_N35
--register power-up is low

KE1_sr[20] = DFFEAS(KE1L85, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--VC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5 at LABCELL_X19_Y7_N30
VC2L6_adder_eqn = ( (VC2_burst_uncompress_address_offset[0] & ((!SB2L2) # (!TB2_mem_used[0]))) ) + ( !TB2_mem[0][41] ) + ( !VCC );
VC2L6 = SUM(VC2L6_adder_eqn);

--VC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6 at LABCELL_X19_Y7_N30
VC2L7_adder_eqn = ( (VC2_burst_uncompress_address_offset[0] & ((!SB2L2) # (!TB2_mem_used[0]))) ) + ( !TB2_mem[0][41] ) + ( !VCC );
VC2L7 = CARRY(VC2L7_adder_eqn);


--BF1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[25] at FF_X12_Y3_N31
--register power-up is low

BF1_break_readreg[25] = DFFEAS( , GLOBAL(A1L23),  ,  , BF1L9, MF1_jdo[25],  , BF1L10, VCC);


--LF1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[25] at FF_X21_Y3_N32
--register power-up is low

LF1_MonDReg[25] = DFFEAS(LF1L99, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[25],  , LF1L69, MF1_take_action_ocimem_b);


--UE1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[0] at FF_X30_Y4_N26
--register power-up is low

UE1_av_ld_byte0_data[0] = DFFEAS(TC2L8, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L884, UE1_av_ld_byte1_data[0],  ,  , UE1L981);


--UE1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[0] at FF_X34_Y6_N40
--register power-up is low

UE1_W_alu_result[0] = DFFEAS(UE1L308, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1L122 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~65 at LABCELL_X37_Y5_N39
UE1L122_adder_eqn = ( UE1_E_alu_sub ) + ( GND ) + ( UE1L131 );
UE1L122 = SUM(UE1L122_adder_eqn);


--UE1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[22] at FF_X34_Y5_N25
--register power-up is low

UE1_E_src2[22] = DFFEAS(UE1L753, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[22] at FF_X37_Y5_N44
--register power-up is low

UE1_E_src1[22] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[22],  , UE1L503, VCC);


--UE1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[19] at FF_X34_Y5_N22
--register power-up is low

UE1_E_src2[19] = DFFEAS(UE1L750, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[19] at FF_X40_Y5_N43
--register power-up is low

UE1_E_src1[19] = DFFEAS(UE1L500, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L503,  );


--UE1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[18] at FF_X34_Y5_N13
--register power-up is low

UE1_E_src2[18] = DFFEAS(UE1L749, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[18] at FF_X40_Y5_N47
--register power-up is low

UE1_E_src1[18] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[18],  , UE1L503, VCC);


--UE1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[17] at FF_X34_Y5_N46
--register power-up is low

UE1_E_src2[17] = DFFEAS(UE1L748, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[17] at FF_X40_Y5_N14
--register power-up is low

UE1_E_src1[17] = DFFEAS(UE1L496, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L503,  );


--UE1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[1] at FF_X40_Y5_N34
--register power-up is low

UE1_E_src1[1] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[1],  , UE1L503, VCC);


--UE1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[16] at FF_X34_Y5_N49
--register power-up is low

UE1_E_src2[16] = DFFEAS(UE1L747, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[16] at FF_X40_Y5_N17
--register power-up is low

UE1_E_src1[16] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[16],  , UE1L503, VCC);


--UE1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[21] at FF_X34_Y5_N52
--register power-up is low

UE1_E_src2[21] = DFFEAS(UE1L752, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[21] at FF_X40_Y5_N53
--register power-up is low

UE1_E_src1[21] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[21],  , UE1L503, VCC);


--UE1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[23] at FF_X34_Y5_N55
--register power-up is low

UE1_E_src2[23] = DFFEAS(UE1L754, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[23] at FF_X37_Y5_N50
--register power-up is low

UE1_E_src1[23] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[23],  , UE1L503, VCC);


--UE1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[20] at FF_X34_Y5_N58
--register power-up is low

UE1_E_src2[20] = DFFEAS(UE1L751, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[20] at FF_X40_Y5_N11
--register power-up is low

UE1_E_src1[20] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[20],  , UE1L503, VCC);


--UE1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[25] at FF_X34_Y5_N1
--register power-up is low

UE1_E_src2[25] = DFFEAS(UE1L756, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[25] at FF_X40_Y5_N38
--register power-up is low

UE1_E_src1[25] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[25],  , UE1L503, VCC);


--UE1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[24] at FF_X34_Y5_N5
--register power-up is low

UE1_E_src2[24] = DFFEAS(UE1L755, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[24] at FF_X37_Y5_N53
--register power-up is low

UE1_E_src1[24] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[24],  , UE1L503, VCC);


--UE1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[27] at FF_X34_Y5_N31
--register power-up is low

UE1_E_src2[27] = DFFEAS(UE1L758, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[27] at FF_X37_Y5_N59
--register power-up is low

UE1_E_src1[27] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[27],  , UE1L503, VCC);


--UE1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[26] at FF_X34_Y5_N34
--register power-up is low

UE1_E_src2[26] = DFFEAS(UE1L757, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[26] at FF_X37_Y5_N47
--register power-up is low

UE1_E_src1[26] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[26],  , UE1L503, VCC);


--UE1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[31] at FF_X40_Y5_N59
--register power-up is low

UE1_E_src1[31] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[31],  , UE1L503, VCC);


--UE1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[30] at FF_X34_Y5_N37
--register power-up is low

UE1_E_src2[30] = DFFEAS(UE1L761, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[30] at FF_X40_Y5_N41
--register power-up is low

UE1_E_src1[30] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[30],  , UE1L503, VCC);


--UE1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[29] at FF_X34_Y5_N40
--register power-up is low

UE1_E_src2[29] = DFFEAS(UE1L760, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[29] at FF_X40_Y5_N56
--register power-up is low

UE1_E_src1[29] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[29],  , UE1L503, VCC);


--UE1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[28] at FF_X34_Y5_N7
--register power-up is low

UE1_E_src2[28] = DFFEAS(UE1L759, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L763,  );


--UE1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[28] at FF_X40_Y5_N7
--register power-up is low

UE1_E_src1[28] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[28],  , UE1L503, VCC);


--BF1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[5] at FF_X12_Y3_N37
--register power-up is low

BF1_break_readreg[5] = DFFEAS( , GLOBAL(A1L23),  ,  , BF1L9, MF1_jdo[5],  , BF1L10, VCC);


--NF1_sr[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[18] at FF_X13_Y3_N47
--register power-up is low

NF1_sr[18] = DFFEAS(NF1L82, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--BF1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[16] at FF_X12_Y3_N11
--register power-up is low

BF1_break_readreg[16] = DFFEAS(BF1L29, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--LF1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[16] at FF_X21_Y3_N40
--register power-up is low

LF1_MonDReg[16] = DFFEAS(LF1L80, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[16],  , LF1L69, MF1_take_action_ocimem_b);


--BF1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[26] at FF_X12_Y3_N28
--register power-up is low

BF1_break_readreg[26] = DFFEAS( , GLOBAL(A1L23),  ,  , BF1L9, MF1_jdo[26],  , BF1L10, VCC);


--LF1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[26] at FF_X21_Y3_N58
--register power-up is low

LF1_MonDReg[26] = DFFEAS(LF1L101, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[26],  , LF1L69, MF1_take_action_ocimem_b);


--BF1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[27] at FF_X12_Y3_N16
--register power-up is low

BF1_break_readreg[27] = DFFEAS(BF1L47, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--LF1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[27] at FF_X21_Y3_N34
--register power-up is low

LF1_MonDReg[27] = DFFEAS(LF1L103, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[27],  , LF1L69, MF1_take_action_ocimem_b);


--BF1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[28] at FF_X12_Y3_N40
--register power-up is low

BF1_break_readreg[28] = DFFEAS( , GLOBAL(A1L23),  ,  , BF1L9, MF1_jdo[28],  , BF1L10, VCC);


--LF1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[28] at FF_X21_Y3_N25
--register power-up is low

LF1_MonDReg[28] = DFFEAS(LF1L105, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[28],  , LF1L69, MF1_take_action_ocimem_b);


--BF1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[29] at FF_X12_Y3_N20
--register power-up is low

BF1_break_readreg[29] = DFFEAS(BF1L50, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--LF1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[30] at FF_X21_Y3_N29
--register power-up is low

LF1_MonDReg[30] = DFFEAS(LF1L108, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[30],  , LF1L69, MF1_take_action_ocimem_b);


--BF1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[30] at FF_X12_Y3_N14
--register power-up is low

BF1_break_readreg[30] = DFFEAS( , GLOBAL(A1L23),  ,  , BF1L9, MF1_jdo[30],  , BF1L10, VCC);


--BF1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[31] at FF_X11_Y3_N40
--register power-up is low

BF1_break_readreg[31] = DFFEAS(BF1L53, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--LF1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[31] at FF_X18_Y3_N40
--register power-up is low

LF1_MonDReg[31] = DFFEAS(LF1L110, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[31],  , LF1L69, MF1_take_action_ocimem_b);


--UE1L127 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~70 at LABCELL_X37_Y6_N0
UE1L127_adder_eqn = ( UE1_E_alu_sub ) + ( VCC ) + ( !VCC );
UE1L127 = CARRY(UE1L127_adder_eqn);


--UD3_q_b[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X41_Y5_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[0] = UD3_q_b[0]_PORT_B_data_out[0];

--UD3_q_b[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[31] = UD3_q_b[0]_PORT_B_data_out[31];

--UD3_q_b[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[30] = UD3_q_b[0]_PORT_B_data_out[30];

--UD3_q_b[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[29] = UD3_q_b[0]_PORT_B_data_out[29];

--UD3_q_b[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[28] = UD3_q_b[0]_PORT_B_data_out[28];

--UD3_q_b[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[27] = UD3_q_b[0]_PORT_B_data_out[27];

--UD3_q_b[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[26] = UD3_q_b[0]_PORT_B_data_out[26];

--UD3_q_b[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[25] = UD3_q_b[0]_PORT_B_data_out[25];

--UD3_q_b[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[24] = UD3_q_b[0]_PORT_B_data_out[24];

--UD3_q_b[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[23] = UD3_q_b[0]_PORT_B_data_out[23];

--UD3_q_b[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[22] = UD3_q_b[0]_PORT_B_data_out[22];

--UD3_q_b[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[21] = UD3_q_b[0]_PORT_B_data_out[21];

--UD3_q_b[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[20] = UD3_q_b[0]_PORT_B_data_out[20];

--UD3_q_b[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[19] = UD3_q_b[0]_PORT_B_data_out[19];

--UD3_q_b[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[18] = UD3_q_b[0]_PORT_B_data_out[18];

--UD3_q_b[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[17] = UD3_q_b[0]_PORT_B_data_out[17];

--UD3_q_b[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[16] = UD3_q_b[0]_PORT_B_data_out[16];

--UD3_q_b[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[15] = UD3_q_b[0]_PORT_B_data_out[15];

--UD3_q_b[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[14] = UD3_q_b[0]_PORT_B_data_out[14];

--UD3_q_b[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[13] = UD3_q_b[0]_PORT_B_data_out[13];

--UD3_q_b[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[12] = UD3_q_b[0]_PORT_B_data_out[12];

--UD3_q_b[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[11] = UD3_q_b[0]_PORT_B_data_out[11];

--UD3_q_b[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[10] = UD3_q_b[0]_PORT_B_data_out[10];

--UD3_q_b[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[9] = UD3_q_b[0]_PORT_B_data_out[9];

--UD3_q_b[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[8] = UD3_q_b[0]_PORT_B_data_out[8];

--UD3_q_b[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[7] = UD3_q_b[0]_PORT_B_data_out[7];

--UD3_q_b[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[6] = UD3_q_b[0]_PORT_B_data_out[6];

--UD3_q_b[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[5] = UD3_q_b[0]_PORT_B_data_out[5];

--UD3_q_b[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[4] = UD3_q_b[0]_PORT_B_data_out[4];

--UD3_q_b[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[3] = UD3_q_b[0]_PORT_B_data_out[3];

--UD3_q_b[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[2] = UD3_q_b[0]_PORT_B_data_out[2];

--UD3_q_b[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X41_Y5_N0
UD3_q_b[0]_PORT_A_data_in = BUS(UE1L829, UE1L833, UE1L834, UE1L835, UE1L836, UE1L837, UE1L838, UE1L839, UE1L840, UE1L841, UE1L842, UE1L843, UE1L844, UE1L845, UE1L846, UE1L847, UE1L848, UE1L849, UE1L850, UE1L851, UE1L852, UE1L853, UE1L854, UE1L855, UE1L856, UE1L857, UE1L858, UE1L859, UE1L860, UE1L861, UE1L862, UE1L863, , , , , , , , );
UD3_q_b[0]_PORT_A_data_in_reg = DFFE(UD3_q_b[0]_PORT_A_data_in, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_A_address = BUS(UE1_R_dst_regnum[0], UE1_R_dst_regnum[1], UE1_R_dst_regnum[2], UE1_R_dst_regnum[3], UE1_R_dst_regnum[4]);
UD3_q_b[0]_PORT_A_address_reg = DFFE(UD3_q_b[0]_PORT_A_address, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_address = BUS(UE1_D_iw[27], UE1_D_iw[28], UE1_D_iw[29], UE1_D_iw[30], UE1_D_iw[31]);
UD3_q_b[0]_PORT_B_address_reg = DFFE(UD3_q_b[0]_PORT_B_address, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_PORT_A_write_enable = UE1_W_rf_wren;
UD3_q_b[0]_PORT_A_write_enable_reg = DFFE(UD3_q_b[0]_PORT_A_write_enable, UD3_q_b[0]_clock_0, , , );
UD3_q_b[0]_PORT_B_read_enable = VCC;
UD3_q_b[0]_PORT_B_read_enable_reg = DFFE(UD3_q_b[0]_PORT_B_read_enable, UD3_q_b[0]_clock_1, , , );
UD3_q_b[0]_clock_0 = GLOBAL(A1L23);
UD3_q_b[0]_clock_1 = GLOBAL(A1L23);
UD3_q_b[0]_clock_enable_0 = UE1_W_rf_wren;
UD3_q_b[0]_PORT_B_data_out = MEMORY(UD3_q_b[0]_PORT_A_data_in_reg, , UD3_q_b[0]_PORT_A_address_reg, UD3_q_b[0]_PORT_B_address_reg, UD3_q_b[0]_PORT_A_write_enable_reg, , , UD3_q_b[0]_PORT_B_read_enable_reg, , , UD3_q_b[0]_clock_0, UD3_q_b[0]_clock_1, UD3_q_b[0]_clock_enable_0, , , , , );
UD3_q_b[1] = UD3_q_b[0]_PORT_B_data_out[1];


--VF1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[8] at M10K_X38_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[8]_PORT_A_data_in = BUS(CC5L37, CC5L35);
VF1_q_a[8]_PORT_A_data_in_reg = DFFE(VF1_q_a[8]_PORT_A_data_in, VF1_q_a[8]_clock_0, , , VF1_q_a[8]_clock_enable_0);
VF1_q_a[8]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[8]_PORT_A_address_reg = DFFE(VF1_q_a[8]_PORT_A_address, VF1_q_a[8]_clock_0, , , VF1_q_a[8]_clock_enable_0);
VF1_q_a[8]_PORT_A_write_enable = !AB1L2;
VF1_q_a[8]_PORT_A_write_enable_reg = DFFE(VF1_q_a[8]_PORT_A_write_enable, VF1_q_a[8]_clock_0, , , VF1_q_a[8]_clock_enable_0);
VF1_q_a[8]_PORT_A_read_enable = AB1L2;
VF1_q_a[8]_PORT_A_read_enable_reg = DFFE(VF1_q_a[8]_PORT_A_read_enable, VF1_q_a[8]_clock_0, , , VF1_q_a[8]_clock_enable_0);
VF1_q_a[8]_PORT_A_byte_mask = CC5_src_data[33];
VF1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[8]_PORT_A_byte_mask, VF1_q_a[8]_clock_0, , , VF1_q_a[8]_clock_enable_0);
VF1_q_a[8]_clock_0 = GLOBAL(A1L23);
VF1_q_a[8]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[8]_PORT_A_data_out = MEMORY(VF1_q_a[8]_PORT_A_data_in_reg, , VF1_q_a[8]_PORT_A_address_reg, , VF1_q_a[8]_PORT_A_write_enable_reg, VF1_q_a[8]_PORT_A_read_enable_reg, , , VF1_q_a[8]_PORT_A_byte_mask_reg, , VF1_q_a[8]_clock_0, , VF1_q_a[8]_clock_enable_0, , , , , );
VF1_q_a[8] = VF1_q_a[8]_PORT_A_data_out[0];

--VF1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[15] at M10K_X38_Y4_N0
VF1_q_a[8]_PORT_A_data_in = BUS(CC5L37, CC5L35);
VF1_q_a[8]_PORT_A_data_in_reg = DFFE(VF1_q_a[8]_PORT_A_data_in, VF1_q_a[8]_clock_0, , , VF1_q_a[8]_clock_enable_0);
VF1_q_a[8]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[8]_PORT_A_address_reg = DFFE(VF1_q_a[8]_PORT_A_address, VF1_q_a[8]_clock_0, , , VF1_q_a[8]_clock_enable_0);
VF1_q_a[8]_PORT_A_write_enable = !AB1L2;
VF1_q_a[8]_PORT_A_write_enable_reg = DFFE(VF1_q_a[8]_PORT_A_write_enable, VF1_q_a[8]_clock_0, , , VF1_q_a[8]_clock_enable_0);
VF1_q_a[8]_PORT_A_read_enable = AB1L2;
VF1_q_a[8]_PORT_A_read_enable_reg = DFFE(VF1_q_a[8]_PORT_A_read_enable, VF1_q_a[8]_clock_0, , , VF1_q_a[8]_clock_enable_0);
VF1_q_a[8]_PORT_A_byte_mask = CC5_src_data[33];
VF1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[8]_PORT_A_byte_mask, VF1_q_a[8]_clock_0, , , VF1_q_a[8]_clock_enable_0);
VF1_q_a[8]_clock_0 = GLOBAL(A1L23);
VF1_q_a[8]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[8]_PORT_A_data_out = MEMORY(VF1_q_a[8]_PORT_A_data_in_reg, , VF1_q_a[8]_PORT_A_address_reg, , VF1_q_a[8]_PORT_A_write_enable_reg, VF1_q_a[8]_PORT_A_read_enable_reg, , , VF1_q_a[8]_PORT_A_byte_mask_reg, , VF1_q_a[8]_clock_0, , VF1_q_a[8]_clock_enable_0, , , , , );
VF1_q_a[15] = VF1_q_a[8]_PORT_A_data_out[1];


--VF1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[9] at M10K_X41_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[9]_PORT_A_data_in = BUS(CC5L38, CC5L39);
VF1_q_a[9]_PORT_A_data_in_reg = DFFE(VF1_q_a[9]_PORT_A_data_in, VF1_q_a[9]_clock_0, , , VF1_q_a[9]_clock_enable_0);
VF1_q_a[9]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[9]_PORT_A_address_reg = DFFE(VF1_q_a[9]_PORT_A_address, VF1_q_a[9]_clock_0, , , VF1_q_a[9]_clock_enable_0);
VF1_q_a[9]_PORT_A_write_enable = !AB1L2;
VF1_q_a[9]_PORT_A_write_enable_reg = DFFE(VF1_q_a[9]_PORT_A_write_enable, VF1_q_a[9]_clock_0, , , VF1_q_a[9]_clock_enable_0);
VF1_q_a[9]_PORT_A_read_enable = AB1L2;
VF1_q_a[9]_PORT_A_read_enable_reg = DFFE(VF1_q_a[9]_PORT_A_read_enable, VF1_q_a[9]_clock_0, , , VF1_q_a[9]_clock_enable_0);
VF1_q_a[9]_PORT_A_byte_mask = CC5_src_data[33];
VF1_q_a[9]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[9]_PORT_A_byte_mask, VF1_q_a[9]_clock_0, , , VF1_q_a[9]_clock_enable_0);
VF1_q_a[9]_clock_0 = GLOBAL(A1L23);
VF1_q_a[9]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[9]_PORT_A_data_out = MEMORY(VF1_q_a[9]_PORT_A_data_in_reg, , VF1_q_a[9]_PORT_A_address_reg, , VF1_q_a[9]_PORT_A_write_enable_reg, VF1_q_a[9]_PORT_A_read_enable_reg, , , VF1_q_a[9]_PORT_A_byte_mask_reg, , VF1_q_a[9]_clock_0, , VF1_q_a[9]_clock_enable_0, , , , , );
VF1_q_a[9] = VF1_q_a[9]_PORT_A_data_out[0];

--VF1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[10] at M10K_X41_Y4_N0
VF1_q_a[9]_PORT_A_data_in = BUS(CC5L38, CC5L39);
VF1_q_a[9]_PORT_A_data_in_reg = DFFE(VF1_q_a[9]_PORT_A_data_in, VF1_q_a[9]_clock_0, , , VF1_q_a[9]_clock_enable_0);
VF1_q_a[9]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[9]_PORT_A_address_reg = DFFE(VF1_q_a[9]_PORT_A_address, VF1_q_a[9]_clock_0, , , VF1_q_a[9]_clock_enable_0);
VF1_q_a[9]_PORT_A_write_enable = !AB1L2;
VF1_q_a[9]_PORT_A_write_enable_reg = DFFE(VF1_q_a[9]_PORT_A_write_enable, VF1_q_a[9]_clock_0, , , VF1_q_a[9]_clock_enable_0);
VF1_q_a[9]_PORT_A_read_enable = AB1L2;
VF1_q_a[9]_PORT_A_read_enable_reg = DFFE(VF1_q_a[9]_PORT_A_read_enable, VF1_q_a[9]_clock_0, , , VF1_q_a[9]_clock_enable_0);
VF1_q_a[9]_PORT_A_byte_mask = CC5_src_data[33];
VF1_q_a[9]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[9]_PORT_A_byte_mask, VF1_q_a[9]_clock_0, , , VF1_q_a[9]_clock_enable_0);
VF1_q_a[9]_clock_0 = GLOBAL(A1L23);
VF1_q_a[9]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[9]_PORT_A_data_out = MEMORY(VF1_q_a[9]_PORT_A_data_in_reg, , VF1_q_a[9]_PORT_A_address_reg, , VF1_q_a[9]_PORT_A_write_enable_reg, VF1_q_a[9]_PORT_A_read_enable_reg, , , VF1_q_a[9]_PORT_A_byte_mask_reg, , VF1_q_a[9]_clock_0, , VF1_q_a[9]_clock_enable_0, , , , , );
VF1_q_a[10] = VF1_q_a[9]_PORT_A_data_out[1];


--VF1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[6] at M10K_X41_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[6]_PORT_A_data_in = BUS(CC5L40, CC5L41);
VF1_q_a[6]_PORT_A_data_in_reg = DFFE(VF1_q_a[6]_PORT_A_data_in, VF1_q_a[6]_clock_0, , , VF1_q_a[6]_clock_enable_0);
VF1_q_a[6]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[6]_PORT_A_address_reg = DFFE(VF1_q_a[6]_PORT_A_address, VF1_q_a[6]_clock_0, , , VF1_q_a[6]_clock_enable_0);
VF1_q_a[6]_PORT_A_write_enable = !AB1L2;
VF1_q_a[6]_PORT_A_write_enable_reg = DFFE(VF1_q_a[6]_PORT_A_write_enable, VF1_q_a[6]_clock_0, , , VF1_q_a[6]_clock_enable_0);
VF1_q_a[6]_PORT_A_read_enable = AB1L2;
VF1_q_a[6]_PORT_A_read_enable_reg = DFFE(VF1_q_a[6]_PORT_A_read_enable, VF1_q_a[6]_clock_0, , , VF1_q_a[6]_clock_enable_0);
VF1_q_a[6]_PORT_A_byte_mask = CC5_src_data[32];
VF1_q_a[6]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[6]_PORT_A_byte_mask, VF1_q_a[6]_clock_0, , , VF1_q_a[6]_clock_enable_0);
VF1_q_a[6]_clock_0 = GLOBAL(A1L23);
VF1_q_a[6]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[6]_PORT_A_data_out = MEMORY(VF1_q_a[6]_PORT_A_data_in_reg, , VF1_q_a[6]_PORT_A_address_reg, , VF1_q_a[6]_PORT_A_write_enable_reg, VF1_q_a[6]_PORT_A_read_enable_reg, , , VF1_q_a[6]_PORT_A_byte_mask_reg, , VF1_q_a[6]_clock_0, , VF1_q_a[6]_clock_enable_0, , , , , );
VF1_q_a[6] = VF1_q_a[6]_PORT_A_data_out[0];

--VF1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[7] at M10K_X41_Y1_N0
VF1_q_a[6]_PORT_A_data_in = BUS(CC5L40, CC5L41);
VF1_q_a[6]_PORT_A_data_in_reg = DFFE(VF1_q_a[6]_PORT_A_data_in, VF1_q_a[6]_clock_0, , , VF1_q_a[6]_clock_enable_0);
VF1_q_a[6]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[6]_PORT_A_address_reg = DFFE(VF1_q_a[6]_PORT_A_address, VF1_q_a[6]_clock_0, , , VF1_q_a[6]_clock_enable_0);
VF1_q_a[6]_PORT_A_write_enable = !AB1L2;
VF1_q_a[6]_PORT_A_write_enable_reg = DFFE(VF1_q_a[6]_PORT_A_write_enable, VF1_q_a[6]_clock_0, , , VF1_q_a[6]_clock_enable_0);
VF1_q_a[6]_PORT_A_read_enable = AB1L2;
VF1_q_a[6]_PORT_A_read_enable_reg = DFFE(VF1_q_a[6]_PORT_A_read_enable, VF1_q_a[6]_clock_0, , , VF1_q_a[6]_clock_enable_0);
VF1_q_a[6]_PORT_A_byte_mask = CC5_src_data[32];
VF1_q_a[6]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[6]_PORT_A_byte_mask, VF1_q_a[6]_clock_0, , , VF1_q_a[6]_clock_enable_0);
VF1_q_a[6]_clock_0 = GLOBAL(A1L23);
VF1_q_a[6]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[6]_PORT_A_data_out = MEMORY(VF1_q_a[6]_PORT_A_data_in_reg, , VF1_q_a[6]_PORT_A_address_reg, , VF1_q_a[6]_PORT_A_write_enable_reg, VF1_q_a[6]_PORT_A_read_enable_reg, , , VF1_q_a[6]_PORT_A_byte_mask_reg, , VF1_q_a[6]_clock_0, , VF1_q_a[6]_clock_enable_0, , , , , );
VF1_q_a[7] = VF1_q_a[6]_PORT_A_data_out[1];


--V2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~1 at LABCELL_X24_Y2_N9
V2L2_adder_eqn = ( !RB4_counter_reg_bit[4] ) + ( GND ) + ( V2L19 );
V2L2 = SUM(V2L2_adder_eqn);

--V2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~2 at LABCELL_X24_Y2_N9
V2L3_adder_eqn = ( !RB4_counter_reg_bit[4] ) + ( GND ) + ( V2L19 );
V2L3 = CARRY(V2L3_adder_eqn);


--V2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~5 at LABCELL_X24_Y2_N12
V2L6_adder_eqn = ( !RB4_counter_reg_bit[5] ) + ( GND ) + ( V2L3 );
V2L6 = SUM(V2L6_adder_eqn);

--V2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~6 at LABCELL_X24_Y2_N12
V2L7_adder_eqn = ( !RB4_counter_reg_bit[5] ) + ( GND ) + ( V2L3 );
V2L7 = CARRY(V2L7_adder_eqn);


--V2L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~9 at LABCELL_X24_Y2_N15
V2L10_adder_eqn = ( !NB4_b_full ) + ( VCC ) + ( V2L7 );
V2L10 = SUM(V2L10_adder_eqn);

--V2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~10 at LABCELL_X24_Y2_N15
V2L11_adder_eqn = ( !NB4_b_full ) + ( VCC ) + ( V2L7 );
V2L11 = CARRY(V2L11_adder_eqn);


--V2L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~13 at LABCELL_X24_Y2_N18
V2L14_adder_eqn = ( VCC ) + ( GND ) + ( V2L11 );
V2L14 = SUM(V2L14_adder_eqn);


--V2L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~17 at LABCELL_X24_Y2_N6
V2L18_adder_eqn = ( !RB4_counter_reg_bit[3] ) + ( GND ) + ( V2L27 );
V2L18 = SUM(V2L18_adder_eqn);

--V2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~18 at LABCELL_X24_Y2_N6
V2L19_adder_eqn = ( !RB4_counter_reg_bit[3] ) + ( GND ) + ( V2L27 );
V2L19 = CARRY(V2L19_adder_eqn);


--V2L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~21 at LABCELL_X24_Y2_N0
V2L22_adder_eqn = ( !RB4_counter_reg_bit[0] ) + ( !RB4L28Q ) + ( !VCC );
V2L22 = SUM(V2L22_adder_eqn);

--V2L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~22 at LABCELL_X24_Y2_N0
V2L23_adder_eqn = ( !RB4_counter_reg_bit[0] ) + ( !RB4L28Q ) + ( !VCC );
V2L23 = CARRY(V2L23_adder_eqn);


--V2L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~25 at LABCELL_X24_Y2_N3
V2L26_adder_eqn = ( !RB4_counter_reg_bit[2] ) + ( GND ) + ( V2L23 );
V2L26 = SUM(V2L26_adder_eqn);

--V2L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~26 at LABCELL_X24_Y2_N3
V2L27_adder_eqn = ( !RB4_counter_reg_bit[2] ) + ( GND ) + ( V2L23 );
V2L27 = CARRY(V2L27_adder_eqn);


--NF1_sr[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[21] at FF_X13_Y3_N50
--register power-up is low

NF1_sr[21] = DFFEAS(NF1L83, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--NF1_sr[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[20] at FF_X13_Y3_N59
--register power-up is low

NF1_sr[20] = DFFEAS(NF1L84, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--VC7L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5 at LABCELL_X22_Y5_N30
VC7L6_adder_eqn = ( (VC7_burst_uncompress_address_offset[0] & ((!SB7L2) # (!TB7_mem_used[0]))) ) + ( !TB7_mem[0][41] ) + ( !VCC );
VC7L6 = SUM(VC7L6_adder_eqn);

--VC7L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6 at LABCELL_X22_Y5_N30
VC7L7_adder_eqn = ( (VC7_burst_uncompress_address_offset[0] & ((!SB7L2) # (!TB7_mem_used[0]))) ) + ( !TB7_mem[0][41] ) + ( !VCC );
VC7L7 = CARRY(VC7L7_adder_eqn);


--T1_avalon_readdata[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[7] at FF_X21_Y8_N25
--register power-up is low

T1_avalon_readdata[7] = DFFEAS( , GLOBAL(A1L23),  ,  , T1L71, AG1_q_a[7],  , T1L70, VCC);


--VB1_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[7] at FF_X19_Y8_N37
--register power-up is low

VB1_data_reg[7] = DFFEAS(VB1L19, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid,  ,  , VB1L1,  );


--WB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X13_Y5_N26
--register power-up is low

WB1_av_readdata_pre[7] = DFFEAS(WB1L17, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , PB2_q_b[7],  ,  , V1_read_0);


--ND1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X12_Y10_N31
--register power-up is low

ND1_W_alu_result[1] = DFFEAS(ND1L308, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--UF1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[24] at M10K_X14_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[24]_PORT_A_data_in = BUS(CC3L43, CC3L44);
UF1_q_a[24]_PORT_A_data_in_reg = DFFE(UF1_q_a[24]_PORT_A_data_in, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[24]_PORT_A_address_reg = DFFE(UF1_q_a[24]_PORT_A_address, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_PORT_A_write_enable = !Z1L2;
UF1_q_a[24]_PORT_A_write_enable_reg = DFFE(UF1_q_a[24]_PORT_A_write_enable, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_PORT_A_read_enable = Z1L2;
UF1_q_a[24]_PORT_A_read_enable_reg = DFFE(UF1_q_a[24]_PORT_A_read_enable, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_PORT_A_byte_mask = CC3_src_data[35];
UF1_q_a[24]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[24]_PORT_A_byte_mask, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_clock_0 = GLOBAL(A1L23);
UF1_q_a[24]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[24]_PORT_A_data_out = MEMORY(UF1_q_a[24]_PORT_A_data_in_reg, , UF1_q_a[24]_PORT_A_address_reg, , UF1_q_a[24]_PORT_A_write_enable_reg, UF1_q_a[24]_PORT_A_read_enable_reg, , , UF1_q_a[24]_PORT_A_byte_mask_reg, , UF1_q_a[24]_clock_0, , UF1_q_a[24]_clock_enable_0, , , , , );
UF1_q_a[24] = UF1_q_a[24]_PORT_A_data_out[0];

--UF1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[25] at M10K_X14_Y4_N0
UF1_q_a[24]_PORT_A_data_in = BUS(CC3L43, CC3L44);
UF1_q_a[24]_PORT_A_data_in_reg = DFFE(UF1_q_a[24]_PORT_A_data_in, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[24]_PORT_A_address_reg = DFFE(UF1_q_a[24]_PORT_A_address, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_PORT_A_write_enable = !Z1L2;
UF1_q_a[24]_PORT_A_write_enable_reg = DFFE(UF1_q_a[24]_PORT_A_write_enable, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_PORT_A_read_enable = Z1L2;
UF1_q_a[24]_PORT_A_read_enable_reg = DFFE(UF1_q_a[24]_PORT_A_read_enable, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_PORT_A_byte_mask = CC3_src_data[35];
UF1_q_a[24]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[24]_PORT_A_byte_mask, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_clock_0 = GLOBAL(A1L23);
UF1_q_a[24]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[24]_PORT_A_data_out = MEMORY(UF1_q_a[24]_PORT_A_data_in_reg, , UF1_q_a[24]_PORT_A_address_reg, , UF1_q_a[24]_PORT_A_write_enable_reg, UF1_q_a[24]_PORT_A_read_enable_reg, , , UF1_q_a[24]_PORT_A_byte_mask_reg, , UF1_q_a[24]_clock_0, , UF1_q_a[24]_clock_enable_0, , , , , );
UF1_q_a[25] = UF1_q_a[24]_PORT_A_data_out[1];


--UF1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[26] at M10K_X14_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[26]_PORT_A_data_in = BUS(CC3L45, CC3L51);
UF1_q_a[26]_PORT_A_data_in_reg = DFFE(UF1_q_a[26]_PORT_A_data_in, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[26]_PORT_A_address_reg = DFFE(UF1_q_a[26]_PORT_A_address, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_PORT_A_write_enable = !Z1L2;
UF1_q_a[26]_PORT_A_write_enable_reg = DFFE(UF1_q_a[26]_PORT_A_write_enable, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_PORT_A_read_enable = Z1L2;
UF1_q_a[26]_PORT_A_read_enable_reg = DFFE(UF1_q_a[26]_PORT_A_read_enable, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_PORT_A_byte_mask = CC3_src_data[35];
UF1_q_a[26]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[26]_PORT_A_byte_mask, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_clock_0 = GLOBAL(A1L23);
UF1_q_a[26]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[26]_PORT_A_data_out = MEMORY(UF1_q_a[26]_PORT_A_data_in_reg, , UF1_q_a[26]_PORT_A_address_reg, , UF1_q_a[26]_PORT_A_write_enable_reg, UF1_q_a[26]_PORT_A_read_enable_reg, , , UF1_q_a[26]_PORT_A_byte_mask_reg, , UF1_q_a[26]_clock_0, , UF1_q_a[26]_clock_enable_0, , , , , );
UF1_q_a[26] = UF1_q_a[26]_PORT_A_data_out[0];

--UF1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[27] at M10K_X14_Y8_N0
UF1_q_a[26]_PORT_A_data_in = BUS(CC3L45, CC3L51);
UF1_q_a[26]_PORT_A_data_in_reg = DFFE(UF1_q_a[26]_PORT_A_data_in, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[26]_PORT_A_address_reg = DFFE(UF1_q_a[26]_PORT_A_address, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_PORT_A_write_enable = !Z1L2;
UF1_q_a[26]_PORT_A_write_enable_reg = DFFE(UF1_q_a[26]_PORT_A_write_enable, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_PORT_A_read_enable = Z1L2;
UF1_q_a[26]_PORT_A_read_enable_reg = DFFE(UF1_q_a[26]_PORT_A_read_enable, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_PORT_A_byte_mask = CC3_src_data[35];
UF1_q_a[26]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[26]_PORT_A_byte_mask, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_clock_0 = GLOBAL(A1L23);
UF1_q_a[26]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[26]_PORT_A_data_out = MEMORY(UF1_q_a[26]_PORT_A_data_in_reg, , UF1_q_a[26]_PORT_A_address_reg, , UF1_q_a[26]_PORT_A_write_enable_reg, UF1_q_a[26]_PORT_A_read_enable_reg, , , UF1_q_a[26]_PORT_A_byte_mask_reg, , UF1_q_a[26]_clock_0, , UF1_q_a[26]_clock_enable_0, , , , , );
UF1_q_a[27] = UF1_q_a[26]_PORT_A_data_out[1];


--ND1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X16_Y9_N50
--register power-up is low

ND1_av_ld_byte0_data[3] = DFFEAS(TC1L17, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L882, ND1_av_ld_byte1_data[3],  ,  , ND1L977);


--ND1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X13_Y8_N13
--register power-up is low

ND1_D_iw[27] = DFFEAS(ND1L649, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X13_Y8_N58
--register power-up is low

ND1_D_iw[28] = DFFEAS(ND1L650, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X12_Y8_N7
--register power-up is low

ND1_D_iw[29] = DFFEAS(ND1L651, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X13_Y8_N19
--register power-up is low

ND1_D_iw[30] = DFFEAS(ND1L652, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X12_Y8_N40
--register power-up is low

ND1_D_iw[31] = DFFEAS(ND1L653, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  , ND1L1050,  );


--ND1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X16_Y9_N32
--register power-up is low

ND1_av_ld_byte0_data[4] = DFFEAS(TC1L23, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L882, ND1_av_ld_byte1_data[4],  ,  , ND1L977);


--ND1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X15_Y9_N26
--register power-up is low

ND1_av_ld_byte0_data[5] = DFFEAS(TC1L26, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L882, ND1_av_ld_byte1_data[5],  ,  , ND1L977);


--UF1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[17] at M10K_X5_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[17]_PORT_A_data_in = BUS(CC3L46, CC3L42);
UF1_q_a[17]_PORT_A_data_in_reg = DFFE(UF1_q_a[17]_PORT_A_data_in, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[17]_PORT_A_address_reg = DFFE(UF1_q_a[17]_PORT_A_address, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_PORT_A_write_enable = !Z1L2;
UF1_q_a[17]_PORT_A_write_enable_reg = DFFE(UF1_q_a[17]_PORT_A_write_enable, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_PORT_A_read_enable = Z1L2;
UF1_q_a[17]_PORT_A_read_enable_reg = DFFE(UF1_q_a[17]_PORT_A_read_enable, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_PORT_A_byte_mask = CC3_src_data[34];
UF1_q_a[17]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[17]_PORT_A_byte_mask, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_clock_0 = GLOBAL(A1L23);
UF1_q_a[17]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[17]_PORT_A_data_out = MEMORY(UF1_q_a[17]_PORT_A_data_in_reg, , UF1_q_a[17]_PORT_A_address_reg, , UF1_q_a[17]_PORT_A_write_enable_reg, UF1_q_a[17]_PORT_A_read_enable_reg, , , UF1_q_a[17]_PORT_A_byte_mask_reg, , UF1_q_a[17]_clock_0, , UF1_q_a[17]_clock_enable_0, , , , , );
UF1_q_a[17] = UF1_q_a[17]_PORT_A_data_out[0];

--UF1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[23] at M10K_X5_Y11_N0
UF1_q_a[17]_PORT_A_data_in = BUS(CC3L46, CC3L42);
UF1_q_a[17]_PORT_A_data_in_reg = DFFE(UF1_q_a[17]_PORT_A_data_in, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[17]_PORT_A_address_reg = DFFE(UF1_q_a[17]_PORT_A_address, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_PORT_A_write_enable = !Z1L2;
UF1_q_a[17]_PORT_A_write_enable_reg = DFFE(UF1_q_a[17]_PORT_A_write_enable, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_PORT_A_read_enable = Z1L2;
UF1_q_a[17]_PORT_A_read_enable_reg = DFFE(UF1_q_a[17]_PORT_A_read_enable, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_PORT_A_byte_mask = CC3_src_data[34];
UF1_q_a[17]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[17]_PORT_A_byte_mask, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_clock_0 = GLOBAL(A1L23);
UF1_q_a[17]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[17]_PORT_A_data_out = MEMORY(UF1_q_a[17]_PORT_A_data_in_reg, , UF1_q_a[17]_PORT_A_address_reg, , UF1_q_a[17]_PORT_A_write_enable_reg, UF1_q_a[17]_PORT_A_read_enable_reg, , , UF1_q_a[17]_PORT_A_byte_mask_reg, , UF1_q_a[17]_clock_0, , UF1_q_a[17]_clock_enable_0, , , , , );
UF1_q_a[23] = UF1_q_a[17]_PORT_A_data_out[1];


--ND1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X15_Y9_N31
--register power-up is low

ND1_av_ld_byte0_data[6] = DFFEAS(TC1L29, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L882, ND1_av_ld_byte1_data[6],  ,  , ND1L977);


--UF1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[18] at M10K_X5_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[18]_PORT_A_data_in = BUS(CC3L48, CC3L47);
UF1_q_a[18]_PORT_A_data_in_reg = DFFE(UF1_q_a[18]_PORT_A_data_in, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[18]_PORT_A_address_reg = DFFE(UF1_q_a[18]_PORT_A_address, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_PORT_A_write_enable = !Z1L2;
UF1_q_a[18]_PORT_A_write_enable_reg = DFFE(UF1_q_a[18]_PORT_A_write_enable, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_PORT_A_read_enable = Z1L2;
UF1_q_a[18]_PORT_A_read_enable_reg = DFFE(UF1_q_a[18]_PORT_A_read_enable, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_PORT_A_byte_mask = CC3_src_data[34];
UF1_q_a[18]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[18]_PORT_A_byte_mask, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_clock_0 = GLOBAL(A1L23);
UF1_q_a[18]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[18]_PORT_A_data_out = MEMORY(UF1_q_a[18]_PORT_A_data_in_reg, , UF1_q_a[18]_PORT_A_address_reg, , UF1_q_a[18]_PORT_A_write_enable_reg, UF1_q_a[18]_PORT_A_read_enable_reg, , , UF1_q_a[18]_PORT_A_byte_mask_reg, , UF1_q_a[18]_clock_0, , UF1_q_a[18]_clock_enable_0, , , , , );
UF1_q_a[18] = UF1_q_a[18]_PORT_A_data_out[0];

--UF1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[19] at M10K_X5_Y9_N0
UF1_q_a[18]_PORT_A_data_in = BUS(CC3L48, CC3L47);
UF1_q_a[18]_PORT_A_data_in_reg = DFFE(UF1_q_a[18]_PORT_A_data_in, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[18]_PORT_A_address_reg = DFFE(UF1_q_a[18]_PORT_A_address, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_PORT_A_write_enable = !Z1L2;
UF1_q_a[18]_PORT_A_write_enable_reg = DFFE(UF1_q_a[18]_PORT_A_write_enable, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_PORT_A_read_enable = Z1L2;
UF1_q_a[18]_PORT_A_read_enable_reg = DFFE(UF1_q_a[18]_PORT_A_read_enable, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_PORT_A_byte_mask = CC3_src_data[34];
UF1_q_a[18]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[18]_PORT_A_byte_mask, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_clock_0 = GLOBAL(A1L23);
UF1_q_a[18]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[18]_PORT_A_data_out = MEMORY(UF1_q_a[18]_PORT_A_data_in_reg, , UF1_q_a[18]_PORT_A_address_reg, , UF1_q_a[18]_PORT_A_write_enable_reg, UF1_q_a[18]_PORT_A_read_enable_reg, , , UF1_q_a[18]_PORT_A_byte_mask_reg, , UF1_q_a[18]_clock_0, , UF1_q_a[18]_clock_enable_0, , , , , );
UF1_q_a[19] = UF1_q_a[18]_PORT_A_data_out[1];


--UF1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[20] at M10K_X14_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[20]_PORT_A_data_in = BUS(CC3L49, CC3L50);
UF1_q_a[20]_PORT_A_data_in_reg = DFFE(UF1_q_a[20]_PORT_A_data_in, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[20]_PORT_A_address_reg = DFFE(UF1_q_a[20]_PORT_A_address, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_PORT_A_write_enable = !Z1L2;
UF1_q_a[20]_PORT_A_write_enable_reg = DFFE(UF1_q_a[20]_PORT_A_write_enable, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_PORT_A_read_enable = Z1L2;
UF1_q_a[20]_PORT_A_read_enable_reg = DFFE(UF1_q_a[20]_PORT_A_read_enable, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_PORT_A_byte_mask = CC3_src_data[34];
UF1_q_a[20]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[20]_PORT_A_byte_mask, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_clock_0 = GLOBAL(A1L23);
UF1_q_a[20]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[20]_PORT_A_data_out = MEMORY(UF1_q_a[20]_PORT_A_data_in_reg, , UF1_q_a[20]_PORT_A_address_reg, , UF1_q_a[20]_PORT_A_write_enable_reg, UF1_q_a[20]_PORT_A_read_enable_reg, , , UF1_q_a[20]_PORT_A_byte_mask_reg, , UF1_q_a[20]_clock_0, , UF1_q_a[20]_clock_enable_0, , , , , );
UF1_q_a[20] = UF1_q_a[20]_PORT_A_data_out[0];

--UF1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[21] at M10K_X14_Y9_N0
UF1_q_a[20]_PORT_A_data_in = BUS(CC3L49, CC3L50);
UF1_q_a[20]_PORT_A_data_in_reg = DFFE(UF1_q_a[20]_PORT_A_data_in, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[20]_PORT_A_address_reg = DFFE(UF1_q_a[20]_PORT_A_address, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_PORT_A_write_enable = !Z1L2;
UF1_q_a[20]_PORT_A_write_enable_reg = DFFE(UF1_q_a[20]_PORT_A_write_enable, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_PORT_A_read_enable = Z1L2;
UF1_q_a[20]_PORT_A_read_enable_reg = DFFE(UF1_q_a[20]_PORT_A_read_enable, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_PORT_A_byte_mask = CC3_src_data[34];
UF1_q_a[20]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[20]_PORT_A_byte_mask, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_clock_0 = GLOBAL(A1L23);
UF1_q_a[20]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[20]_PORT_A_data_out = MEMORY(UF1_q_a[20]_PORT_A_data_in_reg, , UF1_q_a[20]_PORT_A_address_reg, , UF1_q_a[20]_PORT_A_write_enable_reg, UF1_q_a[20]_PORT_A_read_enable_reg, , , UF1_q_a[20]_PORT_A_byte_mask_reg, , UF1_q_a[20]_clock_0, , UF1_q_a[20]_clock_enable_0, , , , , );
UF1_q_a[21] = UF1_q_a[20]_PORT_A_data_out[1];


--ND1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X11_Y10_N46
--register power-up is low

ND1_E_shift_rot_result[17] = DFFEAS(ND1L460, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1L494Q,  ,  , ND1_E_new_inst);


--ND1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X11_Y10_N28
--register power-up is low

ND1_E_shift_rot_result[0] = DFFEAS(ND1L443, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[0],  ,  , ND1_E_new_inst);


--ND1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X15_Y9_N13
--register power-up is low

ND1_av_ld_byte0_data[2] = DFFEAS(TC1L14, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L882, ND1_av_ld_byte1_data[2],  ,  , ND1L977);


--EB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X4_Y2_N4
--register power-up is low

EB1_count[3] = AMPP_FUNCTION(A1L5, EB1_count[2], !P1_clr_reg, !R1_state[4], GND, EB1L62);


--T2_avalon_readdata[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[7] at FF_X25_Y5_N49
--register power-up is low

T2_avalon_readdata[7] = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[7],  , T2L53, VCC);


--VB2_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[7] at FF_X24_Y5_N28
--register power-up is low

VB2_data_reg[7] = DFFEAS(VB2L20, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--WB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X24_Y4_N1
--register power-up is low

WB6_av_readdata_pre[7] = DFFEAS(WB6L17, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , PB4_q_b[7],  ,  , V2_read_0);


--UE1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[1] at FF_X39_Y6_N4
--register power-up is low

UE1_W_alu_result[1] = DFFEAS(UE1L309, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--VF1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[24] at M10K_X41_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[24]_PORT_A_data_in = BUS(CC5L44, CC5L45);
VF1_q_a[24]_PORT_A_data_in_reg = DFFE(VF1_q_a[24]_PORT_A_data_in, VF1_q_a[24]_clock_0, , , VF1_q_a[24]_clock_enable_0);
VF1_q_a[24]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[24]_PORT_A_address_reg = DFFE(VF1_q_a[24]_PORT_A_address, VF1_q_a[24]_clock_0, , , VF1_q_a[24]_clock_enable_0);
VF1_q_a[24]_PORT_A_write_enable = !AB1L2;
VF1_q_a[24]_PORT_A_write_enable_reg = DFFE(VF1_q_a[24]_PORT_A_write_enable, VF1_q_a[24]_clock_0, , , VF1_q_a[24]_clock_enable_0);
VF1_q_a[24]_PORT_A_read_enable = AB1L2;
VF1_q_a[24]_PORT_A_read_enable_reg = DFFE(VF1_q_a[24]_PORT_A_read_enable, VF1_q_a[24]_clock_0, , , VF1_q_a[24]_clock_enable_0);
VF1_q_a[24]_PORT_A_byte_mask = CC5_src_data[35];
VF1_q_a[24]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[24]_PORT_A_byte_mask, VF1_q_a[24]_clock_0, , , VF1_q_a[24]_clock_enable_0);
VF1_q_a[24]_clock_0 = GLOBAL(A1L23);
VF1_q_a[24]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[24]_PORT_A_data_out = MEMORY(VF1_q_a[24]_PORT_A_data_in_reg, , VF1_q_a[24]_PORT_A_address_reg, , VF1_q_a[24]_PORT_A_write_enable_reg, VF1_q_a[24]_PORT_A_read_enable_reg, , , VF1_q_a[24]_PORT_A_byte_mask_reg, , VF1_q_a[24]_clock_0, , VF1_q_a[24]_clock_enable_0, , , , , );
VF1_q_a[24] = VF1_q_a[24]_PORT_A_data_out[0];

--VF1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[25] at M10K_X41_Y6_N0
VF1_q_a[24]_PORT_A_data_in = BUS(CC5L44, CC5L45);
VF1_q_a[24]_PORT_A_data_in_reg = DFFE(VF1_q_a[24]_PORT_A_data_in, VF1_q_a[24]_clock_0, , , VF1_q_a[24]_clock_enable_0);
VF1_q_a[24]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[24]_PORT_A_address_reg = DFFE(VF1_q_a[24]_PORT_A_address, VF1_q_a[24]_clock_0, , , VF1_q_a[24]_clock_enable_0);
VF1_q_a[24]_PORT_A_write_enable = !AB1L2;
VF1_q_a[24]_PORT_A_write_enable_reg = DFFE(VF1_q_a[24]_PORT_A_write_enable, VF1_q_a[24]_clock_0, , , VF1_q_a[24]_clock_enable_0);
VF1_q_a[24]_PORT_A_read_enable = AB1L2;
VF1_q_a[24]_PORT_A_read_enable_reg = DFFE(VF1_q_a[24]_PORT_A_read_enable, VF1_q_a[24]_clock_0, , , VF1_q_a[24]_clock_enable_0);
VF1_q_a[24]_PORT_A_byte_mask = CC5_src_data[35];
VF1_q_a[24]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[24]_PORT_A_byte_mask, VF1_q_a[24]_clock_0, , , VF1_q_a[24]_clock_enable_0);
VF1_q_a[24]_clock_0 = GLOBAL(A1L23);
VF1_q_a[24]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[24]_PORT_A_data_out = MEMORY(VF1_q_a[24]_PORT_A_data_in_reg, , VF1_q_a[24]_PORT_A_address_reg, , VF1_q_a[24]_PORT_A_write_enable_reg, VF1_q_a[24]_PORT_A_read_enable_reg, , , VF1_q_a[24]_PORT_A_byte_mask_reg, , VF1_q_a[24]_clock_0, , VF1_q_a[24]_clock_enable_0, , , , , );
VF1_q_a[25] = VF1_q_a[24]_PORT_A_data_out[1];


--VF1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[26] at M10K_X41_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[26]_PORT_A_data_in = BUS(CC5L46, CC5L52);
VF1_q_a[26]_PORT_A_data_in_reg = DFFE(VF1_q_a[26]_PORT_A_data_in, VF1_q_a[26]_clock_0, , , VF1_q_a[26]_clock_enable_0);
VF1_q_a[26]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[26]_PORT_A_address_reg = DFFE(VF1_q_a[26]_PORT_A_address, VF1_q_a[26]_clock_0, , , VF1_q_a[26]_clock_enable_0);
VF1_q_a[26]_PORT_A_write_enable = !AB1L2;
VF1_q_a[26]_PORT_A_write_enable_reg = DFFE(VF1_q_a[26]_PORT_A_write_enable, VF1_q_a[26]_clock_0, , , VF1_q_a[26]_clock_enable_0);
VF1_q_a[26]_PORT_A_read_enable = AB1L2;
VF1_q_a[26]_PORT_A_read_enable_reg = DFFE(VF1_q_a[26]_PORT_A_read_enable, VF1_q_a[26]_clock_0, , , VF1_q_a[26]_clock_enable_0);
VF1_q_a[26]_PORT_A_byte_mask = CC5_src_data[35];
VF1_q_a[26]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[26]_PORT_A_byte_mask, VF1_q_a[26]_clock_0, , , VF1_q_a[26]_clock_enable_0);
VF1_q_a[26]_clock_0 = GLOBAL(A1L23);
VF1_q_a[26]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[26]_PORT_A_data_out = MEMORY(VF1_q_a[26]_PORT_A_data_in_reg, , VF1_q_a[26]_PORT_A_address_reg, , VF1_q_a[26]_PORT_A_write_enable_reg, VF1_q_a[26]_PORT_A_read_enable_reg, , , VF1_q_a[26]_PORT_A_byte_mask_reg, , VF1_q_a[26]_clock_0, , VF1_q_a[26]_clock_enable_0, , , , , );
VF1_q_a[26] = VF1_q_a[26]_PORT_A_data_out[0];

--VF1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[27] at M10K_X41_Y3_N0
VF1_q_a[26]_PORT_A_data_in = BUS(CC5L46, CC5L52);
VF1_q_a[26]_PORT_A_data_in_reg = DFFE(VF1_q_a[26]_PORT_A_data_in, VF1_q_a[26]_clock_0, , , VF1_q_a[26]_clock_enable_0);
VF1_q_a[26]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[26]_PORT_A_address_reg = DFFE(VF1_q_a[26]_PORT_A_address, VF1_q_a[26]_clock_0, , , VF1_q_a[26]_clock_enable_0);
VF1_q_a[26]_PORT_A_write_enable = !AB1L2;
VF1_q_a[26]_PORT_A_write_enable_reg = DFFE(VF1_q_a[26]_PORT_A_write_enable, VF1_q_a[26]_clock_0, , , VF1_q_a[26]_clock_enable_0);
VF1_q_a[26]_PORT_A_read_enable = AB1L2;
VF1_q_a[26]_PORT_A_read_enable_reg = DFFE(VF1_q_a[26]_PORT_A_read_enable, VF1_q_a[26]_clock_0, , , VF1_q_a[26]_clock_enable_0);
VF1_q_a[26]_PORT_A_byte_mask = CC5_src_data[35];
VF1_q_a[26]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[26]_PORT_A_byte_mask, VF1_q_a[26]_clock_0, , , VF1_q_a[26]_clock_enable_0);
VF1_q_a[26]_clock_0 = GLOBAL(A1L23);
VF1_q_a[26]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[26]_PORT_A_data_out = MEMORY(VF1_q_a[26]_PORT_A_data_in_reg, , VF1_q_a[26]_PORT_A_address_reg, , VF1_q_a[26]_PORT_A_write_enable_reg, VF1_q_a[26]_PORT_A_read_enable_reg, , , VF1_q_a[26]_PORT_A_byte_mask_reg, , VF1_q_a[26]_clock_0, , VF1_q_a[26]_clock_enable_0, , , , , );
VF1_q_a[27] = VF1_q_a[26]_PORT_A_data_out[1];


--UE1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[0] at FF_X39_Y5_N23
--register power-up is low

UE1_E_shift_rot_result[0] = DFFEAS(UE1L442, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1L476Q,  ,  , UE1_E_new_inst);


--UE1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[2] at FF_X30_Y4_N59
--register power-up is low

UE1_av_ld_byte0_data[2] = DFFEAS(TC2L14, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L884, UE1_av_ld_byte1_data[2],  ,  , UE1L981);


--UE1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[27] at FF_X31_Y5_N28
--register power-up is low

UE1_D_iw[27] = DFFEAS(UE1L649, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[28] at FF_X31_Y5_N19
--register power-up is low

UE1_D_iw[28] = DFFEAS(UE1L650, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[29] at FF_X31_Y5_N1
--register power-up is low

UE1_D_iw[29] = DFFEAS(UE1L651, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[30] at FF_X30_Y5_N49
--register power-up is low

UE1_D_iw[30] = DFFEAS(UE1L652, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[31] at FF_X31_Y5_N49
--register power-up is low

UE1_D_iw[31] = DFFEAS(UE1L653, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--UE1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[6] at FF_X27_Y5_N7
--register power-up is low

UE1_av_ld_byte0_data[6] = DFFEAS(TC2L29, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L884, UE1_av_ld_byte1_data[6],  ,  , UE1L981);


--UE1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[5] at FF_X30_Y4_N13
--register power-up is low

UE1_av_ld_byte0_data[5] = DFFEAS(TC2L26, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L884, UE1_av_ld_byte1_data[5],  ,  , UE1L981);


--UE1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[4] at FF_X27_Y5_N26
--register power-up is low

UE1_av_ld_byte0_data[4] = DFFEAS(TC2L23, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L884, UE1_av_ld_byte1_data[4],  ,  , UE1L981);


--UE1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[3] at FF_X27_Y5_N55
--register power-up is low

UE1_av_ld_byte0_data[3] = DFFEAS(TC2L17, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L884, UE1_av_ld_byte1_data[3],  ,  , UE1L981);


--UE1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[17] at FF_X39_Y5_N14
--register power-up is low

UE1_E_shift_rot_result[17] = DFFEAS(UE1L459, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[17],  ,  , UE1_E_new_inst);


--VF1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[19] at M10K_X38_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[19]_PORT_A_data_in = BUS(CC5L47, CC5L43);
VF1_q_a[19]_PORT_A_data_in_reg = DFFE(VF1_q_a[19]_PORT_A_data_in, VF1_q_a[19]_clock_0, , , VF1_q_a[19]_clock_enable_0);
VF1_q_a[19]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[19]_PORT_A_address_reg = DFFE(VF1_q_a[19]_PORT_A_address, VF1_q_a[19]_clock_0, , , VF1_q_a[19]_clock_enable_0);
VF1_q_a[19]_PORT_A_write_enable = !AB1L2;
VF1_q_a[19]_PORT_A_write_enable_reg = DFFE(VF1_q_a[19]_PORT_A_write_enable, VF1_q_a[19]_clock_0, , , VF1_q_a[19]_clock_enable_0);
VF1_q_a[19]_PORT_A_read_enable = AB1L2;
VF1_q_a[19]_PORT_A_read_enable_reg = DFFE(VF1_q_a[19]_PORT_A_read_enable, VF1_q_a[19]_clock_0, , , VF1_q_a[19]_clock_enable_0);
VF1_q_a[19]_PORT_A_byte_mask = CC5_src_data[34];
VF1_q_a[19]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[19]_PORT_A_byte_mask, VF1_q_a[19]_clock_0, , , VF1_q_a[19]_clock_enable_0);
VF1_q_a[19]_clock_0 = GLOBAL(A1L23);
VF1_q_a[19]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[19]_PORT_A_data_out = MEMORY(VF1_q_a[19]_PORT_A_data_in_reg, , VF1_q_a[19]_PORT_A_address_reg, , VF1_q_a[19]_PORT_A_write_enable_reg, VF1_q_a[19]_PORT_A_read_enable_reg, , , VF1_q_a[19]_PORT_A_byte_mask_reg, , VF1_q_a[19]_clock_0, , VF1_q_a[19]_clock_enable_0, , , , , );
VF1_q_a[19] = VF1_q_a[19]_PORT_A_data_out[0];

--VF1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[23] at M10K_X38_Y1_N0
VF1_q_a[19]_PORT_A_data_in = BUS(CC5L47, CC5L43);
VF1_q_a[19]_PORT_A_data_in_reg = DFFE(VF1_q_a[19]_PORT_A_data_in, VF1_q_a[19]_clock_0, , , VF1_q_a[19]_clock_enable_0);
VF1_q_a[19]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[19]_PORT_A_address_reg = DFFE(VF1_q_a[19]_PORT_A_address, VF1_q_a[19]_clock_0, , , VF1_q_a[19]_clock_enable_0);
VF1_q_a[19]_PORT_A_write_enable = !AB1L2;
VF1_q_a[19]_PORT_A_write_enable_reg = DFFE(VF1_q_a[19]_PORT_A_write_enable, VF1_q_a[19]_clock_0, , , VF1_q_a[19]_clock_enable_0);
VF1_q_a[19]_PORT_A_read_enable = AB1L2;
VF1_q_a[19]_PORT_A_read_enable_reg = DFFE(VF1_q_a[19]_PORT_A_read_enable, VF1_q_a[19]_clock_0, , , VF1_q_a[19]_clock_enable_0);
VF1_q_a[19]_PORT_A_byte_mask = CC5_src_data[34];
VF1_q_a[19]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[19]_PORT_A_byte_mask, VF1_q_a[19]_clock_0, , , VF1_q_a[19]_clock_enable_0);
VF1_q_a[19]_clock_0 = GLOBAL(A1L23);
VF1_q_a[19]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[19]_PORT_A_data_out = MEMORY(VF1_q_a[19]_PORT_A_data_in_reg, , VF1_q_a[19]_PORT_A_address_reg, , VF1_q_a[19]_PORT_A_write_enable_reg, VF1_q_a[19]_PORT_A_read_enable_reg, , , VF1_q_a[19]_PORT_A_byte_mask_reg, , VF1_q_a[19]_clock_0, , VF1_q_a[19]_clock_enable_0, , , , , );
VF1_q_a[23] = VF1_q_a[19]_PORT_A_data_out[1];


--VF1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[20] at M10K_X38_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[20]_PORT_A_data_in = BUS(CC5L49, CC5L48);
VF1_q_a[20]_PORT_A_data_in_reg = DFFE(VF1_q_a[20]_PORT_A_data_in, VF1_q_a[20]_clock_0, , , VF1_q_a[20]_clock_enable_0);
VF1_q_a[20]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[20]_PORT_A_address_reg = DFFE(VF1_q_a[20]_PORT_A_address, VF1_q_a[20]_clock_0, , , VF1_q_a[20]_clock_enable_0);
VF1_q_a[20]_PORT_A_write_enable = !AB1L2;
VF1_q_a[20]_PORT_A_write_enable_reg = DFFE(VF1_q_a[20]_PORT_A_write_enable, VF1_q_a[20]_clock_0, , , VF1_q_a[20]_clock_enable_0);
VF1_q_a[20]_PORT_A_read_enable = AB1L2;
VF1_q_a[20]_PORT_A_read_enable_reg = DFFE(VF1_q_a[20]_PORT_A_read_enable, VF1_q_a[20]_clock_0, , , VF1_q_a[20]_clock_enable_0);
VF1_q_a[20]_PORT_A_byte_mask = CC5_src_data[34];
VF1_q_a[20]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[20]_PORT_A_byte_mask, VF1_q_a[20]_clock_0, , , VF1_q_a[20]_clock_enable_0);
VF1_q_a[20]_clock_0 = GLOBAL(A1L23);
VF1_q_a[20]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[20]_PORT_A_data_out = MEMORY(VF1_q_a[20]_PORT_A_data_in_reg, , VF1_q_a[20]_PORT_A_address_reg, , VF1_q_a[20]_PORT_A_write_enable_reg, VF1_q_a[20]_PORT_A_read_enable_reg, , , VF1_q_a[20]_PORT_A_byte_mask_reg, , VF1_q_a[20]_clock_0, , VF1_q_a[20]_clock_enable_0, , , , , );
VF1_q_a[20] = VF1_q_a[20]_PORT_A_data_out[0];

--VF1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[21] at M10K_X38_Y2_N0
VF1_q_a[20]_PORT_A_data_in = BUS(CC5L49, CC5L48);
VF1_q_a[20]_PORT_A_data_in_reg = DFFE(VF1_q_a[20]_PORT_A_data_in, VF1_q_a[20]_clock_0, , , VF1_q_a[20]_clock_enable_0);
VF1_q_a[20]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[20]_PORT_A_address_reg = DFFE(VF1_q_a[20]_PORT_A_address, VF1_q_a[20]_clock_0, , , VF1_q_a[20]_clock_enable_0);
VF1_q_a[20]_PORT_A_write_enable = !AB1L2;
VF1_q_a[20]_PORT_A_write_enable_reg = DFFE(VF1_q_a[20]_PORT_A_write_enable, VF1_q_a[20]_clock_0, , , VF1_q_a[20]_clock_enable_0);
VF1_q_a[20]_PORT_A_read_enable = AB1L2;
VF1_q_a[20]_PORT_A_read_enable_reg = DFFE(VF1_q_a[20]_PORT_A_read_enable, VF1_q_a[20]_clock_0, , , VF1_q_a[20]_clock_enable_0);
VF1_q_a[20]_PORT_A_byte_mask = CC5_src_data[34];
VF1_q_a[20]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[20]_PORT_A_byte_mask, VF1_q_a[20]_clock_0, , , VF1_q_a[20]_clock_enable_0);
VF1_q_a[20]_clock_0 = GLOBAL(A1L23);
VF1_q_a[20]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[20]_PORT_A_data_out = MEMORY(VF1_q_a[20]_PORT_A_data_in_reg, , VF1_q_a[20]_PORT_A_address_reg, , VF1_q_a[20]_PORT_A_write_enable_reg, VF1_q_a[20]_PORT_A_read_enable_reg, , , VF1_q_a[20]_PORT_A_byte_mask_reg, , VF1_q_a[20]_clock_0, , VF1_q_a[20]_clock_enable_0, , , , , );
VF1_q_a[21] = VF1_q_a[20]_PORT_A_data_out[1];


--VF1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[17] at M10K_X26_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[17]_PORT_A_data_in = BUS(CC5L51, CC5L50);
VF1_q_a[17]_PORT_A_data_in_reg = DFFE(VF1_q_a[17]_PORT_A_data_in, VF1_q_a[17]_clock_0, , , VF1_q_a[17]_clock_enable_0);
VF1_q_a[17]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[17]_PORT_A_address_reg = DFFE(VF1_q_a[17]_PORT_A_address, VF1_q_a[17]_clock_0, , , VF1_q_a[17]_clock_enable_0);
VF1_q_a[17]_PORT_A_write_enable = !AB1L2;
VF1_q_a[17]_PORT_A_write_enable_reg = DFFE(VF1_q_a[17]_PORT_A_write_enable, VF1_q_a[17]_clock_0, , , VF1_q_a[17]_clock_enable_0);
VF1_q_a[17]_PORT_A_read_enable = AB1L2;
VF1_q_a[17]_PORT_A_read_enable_reg = DFFE(VF1_q_a[17]_PORT_A_read_enable, VF1_q_a[17]_clock_0, , , VF1_q_a[17]_clock_enable_0);
VF1_q_a[17]_PORT_A_byte_mask = CC5_src_data[34];
VF1_q_a[17]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[17]_PORT_A_byte_mask, VF1_q_a[17]_clock_0, , , VF1_q_a[17]_clock_enable_0);
VF1_q_a[17]_clock_0 = GLOBAL(A1L23);
VF1_q_a[17]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[17]_PORT_A_data_out = MEMORY(VF1_q_a[17]_PORT_A_data_in_reg, , VF1_q_a[17]_PORT_A_address_reg, , VF1_q_a[17]_PORT_A_write_enable_reg, VF1_q_a[17]_PORT_A_read_enable_reg, , , VF1_q_a[17]_PORT_A_byte_mask_reg, , VF1_q_a[17]_clock_0, , VF1_q_a[17]_clock_enable_0, , , , , );
VF1_q_a[17] = VF1_q_a[17]_PORT_A_data_out[0];

--VF1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[18] at M10K_X26_Y1_N0
VF1_q_a[17]_PORT_A_data_in = BUS(CC5L51, CC5L50);
VF1_q_a[17]_PORT_A_data_in_reg = DFFE(VF1_q_a[17]_PORT_A_data_in, VF1_q_a[17]_clock_0, , , VF1_q_a[17]_clock_enable_0);
VF1_q_a[17]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[17]_PORT_A_address_reg = DFFE(VF1_q_a[17]_PORT_A_address, VF1_q_a[17]_clock_0, , , VF1_q_a[17]_clock_enable_0);
VF1_q_a[17]_PORT_A_write_enable = !AB1L2;
VF1_q_a[17]_PORT_A_write_enable_reg = DFFE(VF1_q_a[17]_PORT_A_write_enable, VF1_q_a[17]_clock_0, , , VF1_q_a[17]_clock_enable_0);
VF1_q_a[17]_PORT_A_read_enable = AB1L2;
VF1_q_a[17]_PORT_A_read_enable_reg = DFFE(VF1_q_a[17]_PORT_A_read_enable, VF1_q_a[17]_clock_0, , , VF1_q_a[17]_clock_enable_0);
VF1_q_a[17]_PORT_A_byte_mask = CC5_src_data[34];
VF1_q_a[17]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[17]_PORT_A_byte_mask, VF1_q_a[17]_clock_0, , , VF1_q_a[17]_clock_enable_0);
VF1_q_a[17]_clock_0 = GLOBAL(A1L23);
VF1_q_a[17]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[17]_PORT_A_data_out = MEMORY(VF1_q_a[17]_PORT_A_data_in_reg, , VF1_q_a[17]_PORT_A_address_reg, , VF1_q_a[17]_PORT_A_write_enable_reg, VF1_q_a[17]_PORT_A_read_enable_reg, , , VF1_q_a[17]_PORT_A_byte_mask_reg, , VF1_q_a[17]_clock_0, , VF1_q_a[17]_clock_enable_0, , , , , );
VF1_q_a[18] = VF1_q_a[17]_PORT_A_data_out[1];


--EB2_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X7_Y2_N40
--register power-up is low

EB2_count[3] = AMPP_FUNCTION(A1L5, EB2_count[2], !P1_clr_reg, !R1_state[4], GND, EB2L63);


--KE1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X1_Y6_N53
--register power-up is low

KE1_sr[24] = DFFEAS(KE1L86, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--T1_avalon_readdata[0] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[0] at FF_X18_Y8_N1
--register power-up is low

T1_avalon_readdata[0] = DFFEAS(T1L48, GLOBAL(A1L23),  ,  , T1L71,  ,  , T1L70,  );


--VB1_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[0] at FF_X19_Y8_N41
--register power-up is low

VB1_data_reg[0] = DFFEAS(VB1L20, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid,  ,  , VB1L1,  );


--WB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X13_Y5_N19
--register power-up is low

WB1_av_readdata_pre[0] = DFFEAS(WB1L3, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , PB2_q_b[0],  ,  , V1_read_0);


--ND1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73 at LABCELL_X10_Y10_N36
ND1L130_adder_eqn = ( !ND1_E_invert_arith_src_msb $ (!ND1_E_src1[31]) ) + ( !ND1_E_alu_sub $ (!ND1_E_invert_arith_src_msb $ (ND1_E_src2[31])) ) + ( ND1L135 );
ND1L130 = SUM(ND1L130_adder_eqn);

--ND1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at LABCELL_X10_Y10_N36
ND1L131_adder_eqn = ( !ND1_E_invert_arith_src_msb $ (!ND1_E_src1[31]) ) + ( !ND1_E_alu_sub $ (!ND1_E_invert_arith_src_msb $ (ND1_E_src2[31])) ) + ( ND1L135 );
ND1L131 = CARRY(ND1L131_adder_eqn);


--KE1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X1_Y5_N11
--register power-up is low

KE1_sr[8] = DFFEAS(KE1L87, A1L5,  ,  , KE1L21,  ,  , KE1L20,  );


--XD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X2_Y6_N40
--register power-up is low

XD1_break_readreg[6] = DFFEAS(XD1L13, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--GE1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X6_Y6_N28
--register power-up is low

GE1_MonDReg[6] = DFFEAS(GE1L66, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[6],  , GE1L90, JE1_take_action_ocimem_b);


--ND1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X16_Y9_N26
--register power-up is low

ND1_av_ld_byte0_data[1] = DFFEAS(TC1L11, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L882, ND1_av_ld_byte1_data[1],  ,  , ND1L977);


--KE1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X1_Y6_N32
--register power-up is low

KE1_sr[19] = DFFEAS(KE1L88, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--XD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X2_Y6_N59
--register power-up is low

XD1_break_readreg[17] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[17],  , XD1L36, VCC);


--GE1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X6_Y6_N10
--register power-up is low

GE1_MonDReg[17] = DFFEAS(GE1L87, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[17],  , GE1L90, JE1_take_action_ocimem_b);


--RD1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X8_Y6_N16
--register power-up is low

RD1_readdata[8] = DFFEAS(RD1L35, GLOBAL(A1L23),  ,  ,  , TE1_q_a[8],  ,  , !RD1_address[8]);


--ND1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X4_Y9_N1
--register power-up is low

ND1_d_writedata[8] = DFFEAS(ND1L1006, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[8],  ,  , ND1L233);


--RD1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X9_Y6_N49
--register power-up is low

RD1_readdata[9] = DFFEAS(RD1L37, GLOBAL(A1L23),  ,  ,  , TE1_q_a[9],  ,  , !RD1_address[8]);


--ND1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X4_Y9_N10
--register power-up is low

ND1_d_writedata[9] = DFFEAS(ND1L1008, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[9],  ,  , ND1L233);


--RD1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X9_Y6_N52
--register power-up is low

RD1_readdata[10] = DFFEAS(RD1L39, GLOBAL(A1L23),  ,  ,  , TE1_q_a[10],  ,  , !RD1_address[8]);


--ND1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X7_Y6_N4
--register power-up is low

ND1_d_writedata[10] = DFFEAS(ND1L1010, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[10],  ,  , ND1L233);


--RD1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X8_Y6_N25
--register power-up is low

RD1_readdata[6] = DFFEAS(RD1L31, GLOBAL(A1L23),  ,  ,  , TE1_q_a[6],  ,  , !RD1_address[8]);


--RD1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X8_Y6_N28
--register power-up is low

RD1_readdata[7] = DFFEAS(RD1L33, GLOBAL(A1L23),  ,  ,  , TE1_q_a[7],  ,  , !RD1_address[8]);


--KE1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X1_Y6_N5
--register power-up is low

KE1_sr[22] = DFFEAS(KE1L89, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--XD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X2_Y6_N2
--register power-up is low

XD1_break_readreg[20] = DFFEAS(XD1L37, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--GE1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X6_Y6_N44
--register power-up is low

GE1_MonDReg[20] = DFFEAS(GE1L93, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[20],  , GE1L90, JE1_take_action_ocimem_b);


--XD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X2_Y6_N5
--register power-up is low

XD1_break_readreg[19] = DFFEAS(XD1L33, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--GE1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X3_Y6_N1
--register power-up is low

GE1_MonDReg[19] = DFFEAS(GE1L91, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[19],  , GE1L90, JE1_take_action_ocimem_b);


--GE1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X6_Y6_N40
--register power-up is low

GE1_MonDReg[11] = DFFEAS(GE1L76, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[11],  , GE1L90, JE1_take_action_ocimem_b);


--GE1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X6_Y6_N22
--register power-up is low

GE1_MonDReg[13] = DFFEAS(GE1L80, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[13],  , GE1L90, JE1_take_action_ocimem_b);


--GE1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X6_Y6_N19
--register power-up is low

GE1_MonDReg[15] = DFFEAS(GE1L83, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[15],  , GE1L90, JE1_take_action_ocimem_b);


--ND1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X12_Y10_N40
--register power-up is low

ND1_W_alu_result[16] = DFFEAS(ND1L323, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--VC2_burst_uncompress_address_offset[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] at FF_X19_Y7_N32
--register power-up is low

VC2_burst_uncompress_address_offset[0] = DFFEAS(VC2L6, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2L1, A1L126,  ,  , !TB2_mem[0][41]);


--NF1_sr[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[24] at FF_X13_Y3_N5
--register power-up is low

NF1_sr[24] = DFFEAS(NF1L85, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--T2_avalon_readdata[0] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[0] at FF_X25_Y5_N35
--register power-up is low

T2_avalon_readdata[0] = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[0],  , T2L53, VCC);


--VB2_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[0] at FF_X24_Y5_N22
--register power-up is low

VB2_data_reg[0] = DFFEAS(VB2L21, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--WB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X24_Y4_N32
--register power-up is low

WB6_av_readdata_pre[0] = DFFEAS(WB6L3, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , PB4_q_b[0],  ,  , V2_read_0);


--UE1L130 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~73 at LABCELL_X37_Y5_N36
UE1L130_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_invert_arith_src_msb $ (UE1_E_src2[31])) ) + ( !UE1_E_invert_arith_src_msb $ (!UE1_E_src1[31]) ) + ( UE1L135 );
UE1L130 = SUM(UE1L130_adder_eqn);

--UE1L131 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~74 at LABCELL_X37_Y5_N36
UE1L131_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_invert_arith_src_msb $ (UE1_E_src2[31])) ) + ( !UE1_E_invert_arith_src_msb $ (!UE1_E_src1[31]) ) + ( UE1L135 );
UE1L131 = CARRY(UE1L131_adder_eqn);


--NF1_sr[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[8] at FF_X7_Y3_N8
--register power-up is low

NF1_sr[8] = DFFEAS(NF1L86, A1L5,  ,  , NF1L26,  ,  , NF1L25,  );


--BF1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[6] at FF_X11_Y3_N59
--register power-up is low

BF1_break_readreg[6] = DFFEAS(BF1L14, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--LF1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[6] at FF_X19_Y3_N52
--register power-up is low

LF1_MonDReg[6] = DFFEAS(LF1L62, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[6],  , LF1L69, MF1_take_action_ocimem_b);


--UE1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[1] at FF_X30_Y4_N8
--register power-up is low

UE1_av_ld_byte0_data[1] = DFFEAS(TC2L11, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L884, UE1_av_ld_byte1_data[1],  ,  , UE1L981);


--NF1_sr[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[19] at FF_X13_Y3_N56
--register power-up is low

NF1_sr[19] = DFFEAS(NF1L87, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--BF1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[17] at FF_X12_Y3_N59
--register power-up is low

BF1_break_readreg[17] = DFFEAS(BF1L31, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--LF1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[17] at FF_X19_Y3_N7
--register power-up is low

LF1_MonDReg[17] = DFFEAS(LF1L82, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[17],  , LF1L69, MF1_take_action_ocimem_b);


--XE1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[8] at FF_X25_Y3_N5
--register power-up is low

XE1_readdata[8] = DFFEAS(XE1L32, GLOBAL(A1L23),  ,  ,  , TE2_q_a[8],  ,  , !XE1_address[8]);


--UE1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[8] at FF_X34_Y3_N19
--register power-up is low

UE1_d_writedata[8] = DFFEAS(UE1L1008, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[8],  ,  , UE1L233);


--XE1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[9] at FF_X25_Y3_N16
--register power-up is low

XE1_readdata[9] = DFFEAS(XE1L34, GLOBAL(A1L23),  ,  ,  , TE2_q_a[9],  ,  , !XE1_address[8]);


--UE1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[9] at FF_X34_Y3_N1
--register power-up is low

UE1_d_writedata[9] = DFFEAS(UE1L1010, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[9],  ,  , UE1L233);


--XE1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[10] at FF_X23_Y3_N1
--register power-up is low

XE1_readdata[10] = DFFEAS(XE1L36, GLOBAL(A1L23),  ,  ,  , TE2_q_a[10],  ,  , !XE1_address[8]);


--UE1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[10] at FF_X34_Y3_N43
--register power-up is low

UE1_d_writedata[10] = DFFEAS(UE1L1012, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[10],  ,  , UE1L233);


--XE1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[6] at FF_X25_Y3_N47
--register power-up is low

XE1_readdata[6] = DFFEAS(XE1L28, GLOBAL(A1L23),  ,  ,  , TE2_q_a[6],  ,  , !XE1_address[8]);


--XE1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[7] at FF_X25_Y3_N38
--register power-up is low

XE1_readdata[7] = DFFEAS(XE1L30, GLOBAL(A1L23),  ,  ,  , TE2_q_a[7],  ,  , !XE1_address[8]);


--NF1_sr[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[22] at FF_X13_Y3_N53
--register power-up is low

NF1_sr[22] = DFFEAS(NF1L88, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--BF1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[20] at FF_X12_Y3_N56
--register power-up is low

BF1_break_readreg[20] = DFFEAS( , GLOBAL(A1L23),  ,  , BF1L9, MF1_jdo[20],  , BF1L10, VCC);


--LF1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[20] at FF_X19_Y3_N1
--register power-up is low

LF1_MonDReg[20] = DFFEAS(LF1L87, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[20],  , LF1L69, MF1_take_action_ocimem_b);


--BF1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[19] at FF_X12_Y3_N25
--register power-up is low

BF1_break_readreg[19] = DFFEAS( , GLOBAL(A1L23),  ,  , BF1L9, MF1_jdo[19],  , BF1L10, VCC);


--LF1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[19] at FF_X21_Y3_N55
--register power-up is low

LF1_MonDReg[19] = DFFEAS(LF1L85, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[19],  , LF1L69, MF1_take_action_ocimem_b);


--LF1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[11] at FF_X19_Y3_N4
--register power-up is low

LF1_MonDReg[11] = DFFEAS(LF1L72, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[11],  , LF1L69, MF1_take_action_ocimem_b);


--LF1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[13] at FF_X19_Y3_N19
--register power-up is low

LF1_MonDReg[13] = DFFEAS(LF1L75, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[13],  , LF1L69, MF1_take_action_ocimem_b);


--LF1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[15] at FF_X19_Y3_N10
--register power-up is low

LF1_MonDReg[15] = DFFEAS(LF1L78, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[15],  , LF1L69, MF1_take_action_ocimem_b);


--UE1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[16] at FF_X36_Y5_N28
--register power-up is low

UE1_W_alu_result[16] = DFFEAS(UE1L324, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--VC7_burst_uncompress_address_offset[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] at FF_X22_Y5_N32
--register power-up is low

VC7_burst_uncompress_address_offset[0] = DFFEAS(VC7L6, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7L1, A1L126,  ,  , !TB7_mem[0][41]);


--T1_avalon_readdata[15] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[15] at FF_X21_Y8_N20
--register power-up is low

T1_avalon_readdata[15] = DFFEAS( , GLOBAL(A1L23),  ,  , T1L71, AG1_q_a[15],  , T1L70, VCC);


--VB1_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[15] at FF_X19_Y8_N59
--register power-up is low

VB1_data_reg[15] = DFFEAS(VB1L21, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid,  ,  , VB1L1,  );


--RD1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X8_Y6_N31
--register power-up is low

RD1_readdata[22] = DFFEAS(RD1L63, GLOBAL(A1L23),  ,  ,  , TE1_q_a[22],  ,  , !RD1_address[8]);


--ND1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X4_Y10_N31
--register power-up is low

ND1_d_writedata[22] = DFFEAS(ND1L1034, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[22],  ,  , ND1L560);


--RD1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X8_Y6_N4
--register power-up is low

RD1_readdata[23] = DFFEAS(RD1L65, GLOBAL(A1L23),  ,  ,  , TE1_q_a[23],  ,  , !RD1_address[8]);


--ND1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X4_Y10_N5
--register power-up is low

ND1_d_writedata[23] = DFFEAS(ND1L1036, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[23],  ,  , ND1L560);


--RD1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X8_Y6_N7
--register power-up is low

RD1_readdata[24] = DFFEAS(RD1L67, GLOBAL(A1L23),  ,  ,  , TE1_q_a[24],  ,  , !RD1_address[8]);


--RD1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X8_Y6_N10
--register power-up is low

RD1_readdata[25] = DFFEAS(RD1L69, GLOBAL(A1L23),  ,  ,  , TE1_q_a[25],  ,  , !RD1_address[8]);


--RD1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X8_Y6_N22
--register power-up is low

RD1_readdata[26] = DFFEAS(RD1L71, GLOBAL(A1L23),  ,  ,  , TE1_q_a[26],  ,  , !RD1_address[8]);


--T1_avalon_readdata[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[3] at FF_X18_Y8_N31
--register power-up is low

T1_avalon_readdata[3] = DFFEAS(T1L53, GLOBAL(A1L23),  ,  , T1L71,  ,  , T1L70,  );


--VB1_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[3] at FF_X19_Y8_N25
--register power-up is low

VB1_data_reg[3] = DFFEAS(VB1L22, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid,  ,  , VB1L1,  );


--WB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X13_Y5_N1
--register power-up is low

WB1_av_readdata_pre[3] = DFFEAS(WB1L9, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , PB2_q_b[3],  ,  , V1_read_0);


--UF1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[28] at M10K_X14_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[28]_PORT_A_data_in = BUS(CC3L52, CC3L53);
UF1_q_a[28]_PORT_A_data_in_reg = DFFE(UF1_q_a[28]_PORT_A_data_in, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[28]_PORT_A_address_reg = DFFE(UF1_q_a[28]_PORT_A_address, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_PORT_A_write_enable = !Z1L2;
UF1_q_a[28]_PORT_A_write_enable_reg = DFFE(UF1_q_a[28]_PORT_A_write_enable, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_PORT_A_read_enable = Z1L2;
UF1_q_a[28]_PORT_A_read_enable_reg = DFFE(UF1_q_a[28]_PORT_A_read_enable, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_PORT_A_byte_mask = CC3_src_data[35];
UF1_q_a[28]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[28]_PORT_A_byte_mask, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_clock_0 = GLOBAL(A1L23);
UF1_q_a[28]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[28]_PORT_A_data_out = MEMORY(UF1_q_a[28]_PORT_A_data_in_reg, , UF1_q_a[28]_PORT_A_address_reg, , UF1_q_a[28]_PORT_A_write_enable_reg, UF1_q_a[28]_PORT_A_read_enable_reg, , , UF1_q_a[28]_PORT_A_byte_mask_reg, , UF1_q_a[28]_clock_0, , UF1_q_a[28]_clock_enable_0, , , , , );
UF1_q_a[28] = UF1_q_a[28]_PORT_A_data_out[0];

--UF1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[29] at M10K_X14_Y6_N0
UF1_q_a[28]_PORT_A_data_in = BUS(CC3L52, CC3L53);
UF1_q_a[28]_PORT_A_data_in_reg = DFFE(UF1_q_a[28]_PORT_A_data_in, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[28]_PORT_A_address_reg = DFFE(UF1_q_a[28]_PORT_A_address, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_PORT_A_write_enable = !Z1L2;
UF1_q_a[28]_PORT_A_write_enable_reg = DFFE(UF1_q_a[28]_PORT_A_write_enable, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_PORT_A_read_enable = Z1L2;
UF1_q_a[28]_PORT_A_read_enable_reg = DFFE(UF1_q_a[28]_PORT_A_read_enable, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_PORT_A_byte_mask = CC3_src_data[35];
UF1_q_a[28]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[28]_PORT_A_byte_mask, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_clock_0 = GLOBAL(A1L23);
UF1_q_a[28]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[28]_PORT_A_data_out = MEMORY(UF1_q_a[28]_PORT_A_data_in_reg, , UF1_q_a[28]_PORT_A_address_reg, , UF1_q_a[28]_PORT_A_write_enable_reg, UF1_q_a[28]_PORT_A_read_enable_reg, , , UF1_q_a[28]_PORT_A_byte_mask_reg, , UF1_q_a[28]_clock_0, , UF1_q_a[28]_clock_enable_0, , , , , );
UF1_q_a[29] = UF1_q_a[28]_PORT_A_data_out[1];


--UF1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[30] at M10K_X14_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[30]_PORT_A_data_in = BUS(CC3L54, CC3L55);
UF1_q_a[30]_PORT_A_data_in_reg = DFFE(UF1_q_a[30]_PORT_A_data_in, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[30]_PORT_A_address_reg = DFFE(UF1_q_a[30]_PORT_A_address, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_PORT_A_write_enable = !Z1L2;
UF1_q_a[30]_PORT_A_write_enable_reg = DFFE(UF1_q_a[30]_PORT_A_write_enable, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_PORT_A_read_enable = Z1L2;
UF1_q_a[30]_PORT_A_read_enable_reg = DFFE(UF1_q_a[30]_PORT_A_read_enable, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_PORT_A_byte_mask = CC3_src_data[35];
UF1_q_a[30]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[30]_PORT_A_byte_mask, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_clock_0 = GLOBAL(A1L23);
UF1_q_a[30]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[30]_PORT_A_data_out = MEMORY(UF1_q_a[30]_PORT_A_data_in_reg, , UF1_q_a[30]_PORT_A_address_reg, , UF1_q_a[30]_PORT_A_write_enable_reg, UF1_q_a[30]_PORT_A_read_enable_reg, , , UF1_q_a[30]_PORT_A_byte_mask_reg, , UF1_q_a[30]_clock_0, , UF1_q_a[30]_clock_enable_0, , , , , );
UF1_q_a[30] = UF1_q_a[30]_PORT_A_data_out[0];

--UF1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[31] at M10K_X14_Y7_N0
UF1_q_a[30]_PORT_A_data_in = BUS(CC3L54, CC3L55);
UF1_q_a[30]_PORT_A_data_in_reg = DFFE(UF1_q_a[30]_PORT_A_data_in, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_PORT_A_address = BUS(CC3_src_data[38], CC3_src_data[39], CC3_src_data[40], CC3_src_data[41], CC3_src_data[42], CC3_src_data[43], CC3_src_data[44], CC3_src_data[45], CC3_src_data[46], CC3_src_data[47], CC3_src_data[48], CC3_src_data[49]);
UF1_q_a[30]_PORT_A_address_reg = DFFE(UF1_q_a[30]_PORT_A_address, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_PORT_A_write_enable = !Z1L2;
UF1_q_a[30]_PORT_A_write_enable_reg = DFFE(UF1_q_a[30]_PORT_A_write_enable, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_PORT_A_read_enable = Z1L2;
UF1_q_a[30]_PORT_A_read_enable_reg = DFFE(UF1_q_a[30]_PORT_A_read_enable, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_PORT_A_byte_mask = CC3_src_data[35];
UF1_q_a[30]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[30]_PORT_A_byte_mask, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_clock_0 = GLOBAL(A1L23);
UF1_q_a[30]_clock_enable_0 = !WF1_r_early_rst;
UF1_q_a[30]_PORT_A_data_out = MEMORY(UF1_q_a[30]_PORT_A_data_in_reg, , UF1_q_a[30]_PORT_A_address_reg, , UF1_q_a[30]_PORT_A_write_enable_reg, UF1_q_a[30]_PORT_A_read_enable_reg, , , UF1_q_a[30]_PORT_A_byte_mask_reg, , UF1_q_a[30]_clock_0, , UF1_q_a[30]_clock_enable_0, , , , , );
UF1_q_a[31] = UF1_q_a[30]_PORT_A_data_out[1];


--T1_avalon_readdata[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[4] at FF_X18_Y8_N26
--register power-up is low

T1_avalon_readdata[4] = DFFEAS(T1L55, GLOBAL(A1L23),  ,  , T1L71,  ,  , T1L70,  );


--VB1_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[4] at FF_X19_Y8_N11
--register power-up is low

VB1_data_reg[4] = DFFEAS(VB1L23, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid,  ,  , VB1L1,  );


--WB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X13_Y5_N7
--register power-up is low

WB1_av_readdata_pre[4] = DFFEAS(WB1L11, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , PB2_q_b[4],  ,  , V1_read_0);


--T1_avalon_readdata[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[5] at FF_X18_Y8_N44
--register power-up is low

T1_avalon_readdata[5] = DFFEAS(T1L58, GLOBAL(A1L23),  ,  , T1L71,  ,  , T1L70,  );


--VB1_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[5] at FF_X19_Y8_N17
--register power-up is low

VB1_data_reg[5] = DFFEAS(VB1L24, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid,  ,  , VB1L1,  );


--WB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X13_Y5_N50
--register power-up is low

WB1_av_readdata_pre[5] = DFFEAS(WB1L13, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , PB2_q_b[5],  ,  , V1_read_0);


--T1_avalon_readdata[8] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[8] at FF_X21_Y8_N37
--register power-up is low

T1_avalon_readdata[8] = DFFEAS( , GLOBAL(A1L23),  ,  , T1L71, AG1_q_a[8],  , T1L70, VCC);


--VB1_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[8] at FF_X19_Y8_N29
--register power-up is low

VB1_data_reg[8] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid, VB1L25,  , VB1L1, VCC);


--T1_avalon_readdata[9] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[9] at FF_X21_Y8_N43
--register power-up is low

T1_avalon_readdata[9] = DFFEAS(T1L63, GLOBAL(A1L23),  ,  , T1L71,  ,  , T1L70,  );


--VB1_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[9] at FF_X19_Y8_N43
--register power-up is low

VB1_data_reg[9] = DFFEAS(VB1L26, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid,  ,  , VB1L1,  );


--T1_avalon_readdata[10] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[10] at FF_X21_Y8_N13
--register power-up is low

T1_avalon_readdata[10] = DFFEAS(T1L65, GLOBAL(A1L23),  ,  , T1L71,  ,  , T1L70,  );


--VB1_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[10] at FF_X19_Y8_N1
--register power-up is low

VB1_data_reg[10] = DFFEAS(VB1L27, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid,  ,  , VB1L1,  );


--RD1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X9_Y6_N43
--register power-up is low

RD1_readdata[17] = DFFEAS(RD1L53, GLOBAL(A1L23),  ,  ,  , TE1_q_a[17],  ,  , !RD1_address[8]);


--ND1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X4_Y10_N37
--register power-up is low

ND1_d_writedata[17] = DFFEAS(ND1L1024, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[17],  ,  , ND1L560);


--T1_avalon_readdata[13] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[13] at FF_X21_Y8_N34
--register power-up is low

T1_avalon_readdata[13] = DFFEAS( , GLOBAL(A1L23),  ,  , T1L71, AG1_q_a[13],  , T1L70, VCC);


--VB1_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[13] at FF_X19_Y8_N19
--register power-up is low

VB1_data_reg[13] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid, VB1L28,  , VB1L1, VCC);


--RD1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X9_Y6_N37
--register power-up is low

RD1_readdata[19] = DFFEAS(RD1L57, GLOBAL(A1L23),  ,  ,  , TE1_q_a[19],  ,  , !RD1_address[8]);


--ND1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X4_Y10_N44
--register power-up is low

ND1_d_writedata[19] = DFFEAS(ND1L1028, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[19],  ,  , ND1L560);


--T1_avalon_readdata[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[6] at FF_X18_Y8_N37
--register power-up is low

T1_avalon_readdata[6] = DFFEAS( , GLOBAL(A1L23),  ,  , T1L71, AG1_q_a[6],  , T1L70, VCC);


--VB1_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[6] at FF_X19_Y8_N5
--register power-up is low

VB1_data_reg[6] = DFFEAS(VB1L29, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid,  ,  , VB1L1,  );


--WB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X13_Y5_N14
--register power-up is low

WB1_av_readdata_pre[6] = DFFEAS(WB1L15, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , PB2_q_b[6],  ,  , V1_read_0);


--RD1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X8_Y6_N37
--register power-up is low

RD1_readdata[18] = DFFEAS(RD1L55, GLOBAL(A1L23),  ,  ,  , TE1_q_a[18],  ,  , !RD1_address[8]);


--ND1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X4_Y10_N46
--register power-up is low

ND1_d_writedata[18] = DFFEAS(ND1L1026, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[18],  ,  , ND1L560);


--T1_avalon_readdata[12] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[12] at FF_X21_Y8_N1
--register power-up is low

T1_avalon_readdata[12] = DFFEAS(T1L72, GLOBAL(A1L23),  ,  , T1L71,  ,  , T1L70,  );


--VB1_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[12] at FF_X19_Y8_N52
--register power-up is low

VB1_data_reg[12] = DFFEAS(VB1L30, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid,  ,  , VB1L1,  );


--T1_avalon_readdata[11] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[11] at FF_X21_Y8_N5
--register power-up is low

T1_avalon_readdata[11] = DFFEAS(T1L68, GLOBAL(A1L23),  ,  , T1L71,  ,  , T1L70,  );


--VB1_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[11] at FF_X19_Y6_N37
--register power-up is low

VB1_data_reg[11] = DFFEAS(VB1L31, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid,  ,  , VB1L1,  );


--T1_avalon_readdata[14] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[14] at FF_X21_Y8_N16
--register power-up is low

T1_avalon_readdata[14] = DFFEAS( , GLOBAL(A1L23),  ,  , T1L71, AG1_q_a[14],  , T1L70, VCC);


--VB1_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[14] at FF_X19_Y6_N10
--register power-up is low

VB1_data_reg[14] = DFFEAS(VB1L32, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid,  ,  , VB1L1,  );


--RD1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X9_Y6_N20
--register power-up is low

RD1_readdata[20] = DFFEAS(RD1L59, GLOBAL(A1L23),  ,  ,  , TE1_q_a[20],  ,  , !RD1_address[8]);


--ND1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X4_Y10_N26
--register power-up is low

ND1_d_writedata[20] = DFFEAS(ND1L1030, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[20],  ,  , ND1L560);


--ND1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X11_Y10_N44
--register power-up is low

ND1_E_shift_rot_result[18] = DFFEAS(ND1L461, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[18],  ,  , ND1_E_new_inst);


--RD1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X9_Y6_N4
--register power-up is low

RD1_readdata[21] = DFFEAS(RD1L61, GLOBAL(A1L23),  ,  ,  , TE1_q_a[21],  ,  , !RD1_address[8]);


--ND1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X4_Y10_N29
--register power-up is low

ND1_d_writedata[21] = DFFEAS(ND1L1032, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[21],  ,  , ND1L560);


--ND1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X11_Y10_N26
--register power-up is low

ND1_E_shift_rot_result[31] = DFFEAS(ND1L474, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[31],  ,  , ND1_E_new_inst);


--T1_avalon_readdata[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[2] at FF_X18_Y8_N19
--register power-up is low

T1_avalon_readdata[2] = DFFEAS( , GLOBAL(A1L23),  ,  , T1L71, AG1_q_a[2],  , T1L70, VCC);


--VB1_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[2] at FF_X19_Y6_N14
--register power-up is low

VB1_data_reg[2] = DFFEAS(VB1L33, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid,  ,  , VB1L1,  );


--WB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X13_Y5_N55
--register power-up is low

WB1_av_readdata_pre[2] = DFFEAS(WB1L7, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , PB2_q_b[2],  ,  , V1_read_0);


--EB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X4_Y2_N59
--register power-up is low

EB1_td_shift[8] = AMPP_FUNCTION(A1L5, EB1L85, !P1_clr_reg, !R1_state[4], EB1L62);


--EB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X4_Y2_N16
--register power-up is low

EB1_count[2] = AMPP_FUNCTION(A1L5, EB1_count[1], !P1_clr_reg, !R1_state[4], GND, EB1L62);


--T2_avalon_readdata[15] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[15] at FF_X25_Y5_N1
--register power-up is low

T2_avalon_readdata[15] = DFFEAS(T2L69, GLOBAL(A1L23),  ,  , T2L54,  ,  , T2L53,  );


--VB2_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[15] at FF_X24_Y5_N19
--register power-up is low

VB2_data_reg[15] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid, VB2L22,  , VB2L2, VCC);


--XE1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[22] at FF_X25_Y3_N43
--register power-up is low

XE1_readdata[22] = DFFEAS(XE1L60, GLOBAL(A1L23),  ,  ,  , TE2_q_a[22],  ,  , !XE1_address[8]);


--UE1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[22] at FF_X33_Y5_N53
--register power-up is low

UE1_d_writedata[22] = DFFEAS(UE1L1036, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[22],  ,  , UE1L559);


--XE1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[23] at FF_X25_Y3_N7
--register power-up is low

XE1_readdata[23] = DFFEAS(XE1L62, GLOBAL(A1L23),  ,  ,  , TE2_q_a[23],  ,  , !XE1_address[8]);


--UE1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[23] at FF_X33_Y5_N56
--register power-up is low

UE1_d_writedata[23] = DFFEAS(UE1L1038, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[23],  ,  , UE1L559);


--XE1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[24] at FF_X25_Y3_N56
--register power-up is low

XE1_readdata[24] = DFFEAS(XE1L64, GLOBAL(A1L23),  ,  ,  , TE2_q_a[24],  ,  , !XE1_address[8]);


--XE1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[25] at FF_X23_Y3_N40
--register power-up is low

XE1_readdata[25] = DFFEAS(XE1L66, GLOBAL(A1L23),  ,  ,  , TE2_q_a[25],  ,  , !XE1_address[8]);


--XE1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[26] at FF_X25_Y3_N40
--register power-up is low

XE1_readdata[26] = DFFEAS(XE1L68, GLOBAL(A1L23),  ,  ,  , TE2_q_a[26],  ,  , !XE1_address[8]);


--UE1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[31] at FF_X39_Y5_N5
--register power-up is low

UE1_E_shift_rot_result[31] = DFFEAS(UE1L473, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[31],  ,  , UE1_E_new_inst);


--T2_avalon_readdata[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[2] at FF_X29_Y4_N5
--register power-up is low

T2_avalon_readdata[2] = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[2],  , T2L53, VCC);


--VB2_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[2] at FF_X24_Y5_N1
--register power-up is low

VB2_data_reg[2] = DFFEAS(VB2L23, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--WB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X24_Y4_N5
--register power-up is low

WB6_av_readdata_pre[2] = DFFEAS(WB6L7, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , PB4_q_b[2],  ,  , V2_read_0);


--VF1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[28] at M10K_X41_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[28]_PORT_A_data_in = BUS(CC5L53, CC5L54);
VF1_q_a[28]_PORT_A_data_in_reg = DFFE(VF1_q_a[28]_PORT_A_data_in, VF1_q_a[28]_clock_0, , , VF1_q_a[28]_clock_enable_0);
VF1_q_a[28]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[28]_PORT_A_address_reg = DFFE(VF1_q_a[28]_PORT_A_address, VF1_q_a[28]_clock_0, , , VF1_q_a[28]_clock_enable_0);
VF1_q_a[28]_PORT_A_write_enable = !AB1L2;
VF1_q_a[28]_PORT_A_write_enable_reg = DFFE(VF1_q_a[28]_PORT_A_write_enable, VF1_q_a[28]_clock_0, , , VF1_q_a[28]_clock_enable_0);
VF1_q_a[28]_PORT_A_read_enable = AB1L2;
VF1_q_a[28]_PORT_A_read_enable_reg = DFFE(VF1_q_a[28]_PORT_A_read_enable, VF1_q_a[28]_clock_0, , , VF1_q_a[28]_clock_enable_0);
VF1_q_a[28]_PORT_A_byte_mask = CC5_src_data[35];
VF1_q_a[28]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[28]_PORT_A_byte_mask, VF1_q_a[28]_clock_0, , , VF1_q_a[28]_clock_enable_0);
VF1_q_a[28]_clock_0 = GLOBAL(A1L23);
VF1_q_a[28]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[28]_PORT_A_data_out = MEMORY(VF1_q_a[28]_PORT_A_data_in_reg, , VF1_q_a[28]_PORT_A_address_reg, , VF1_q_a[28]_PORT_A_write_enable_reg, VF1_q_a[28]_PORT_A_read_enable_reg, , , VF1_q_a[28]_PORT_A_byte_mask_reg, , VF1_q_a[28]_clock_0, , VF1_q_a[28]_clock_enable_0, , , , , );
VF1_q_a[28] = VF1_q_a[28]_PORT_A_data_out[0];

--VF1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[29] at M10K_X41_Y7_N0
VF1_q_a[28]_PORT_A_data_in = BUS(CC5L53, CC5L54);
VF1_q_a[28]_PORT_A_data_in_reg = DFFE(VF1_q_a[28]_PORT_A_data_in, VF1_q_a[28]_clock_0, , , VF1_q_a[28]_clock_enable_0);
VF1_q_a[28]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[28]_PORT_A_address_reg = DFFE(VF1_q_a[28]_PORT_A_address, VF1_q_a[28]_clock_0, , , VF1_q_a[28]_clock_enable_0);
VF1_q_a[28]_PORT_A_write_enable = !AB1L2;
VF1_q_a[28]_PORT_A_write_enable_reg = DFFE(VF1_q_a[28]_PORT_A_write_enable, VF1_q_a[28]_clock_0, , , VF1_q_a[28]_clock_enable_0);
VF1_q_a[28]_PORT_A_read_enable = AB1L2;
VF1_q_a[28]_PORT_A_read_enable_reg = DFFE(VF1_q_a[28]_PORT_A_read_enable, VF1_q_a[28]_clock_0, , , VF1_q_a[28]_clock_enable_0);
VF1_q_a[28]_PORT_A_byte_mask = CC5_src_data[35];
VF1_q_a[28]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[28]_PORT_A_byte_mask, VF1_q_a[28]_clock_0, , , VF1_q_a[28]_clock_enable_0);
VF1_q_a[28]_clock_0 = GLOBAL(A1L23);
VF1_q_a[28]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[28]_PORT_A_data_out = MEMORY(VF1_q_a[28]_PORT_A_data_in_reg, , VF1_q_a[28]_PORT_A_address_reg, , VF1_q_a[28]_PORT_A_write_enable_reg, VF1_q_a[28]_PORT_A_read_enable_reg, , , VF1_q_a[28]_PORT_A_byte_mask_reg, , VF1_q_a[28]_clock_0, , VF1_q_a[28]_clock_enable_0, , , , , );
VF1_q_a[29] = VF1_q_a[28]_PORT_A_data_out[1];


--VF1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[30] at M10K_X38_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VF1_q_a[30]_PORT_A_data_in = BUS(CC5L55, CC5L56);
VF1_q_a[30]_PORT_A_data_in_reg = DFFE(VF1_q_a[30]_PORT_A_data_in, VF1_q_a[30]_clock_0, , , VF1_q_a[30]_clock_enable_0);
VF1_q_a[30]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[30]_PORT_A_address_reg = DFFE(VF1_q_a[30]_PORT_A_address, VF1_q_a[30]_clock_0, , , VF1_q_a[30]_clock_enable_0);
VF1_q_a[30]_PORT_A_write_enable = !AB1L2;
VF1_q_a[30]_PORT_A_write_enable_reg = DFFE(VF1_q_a[30]_PORT_A_write_enable, VF1_q_a[30]_clock_0, , , VF1_q_a[30]_clock_enable_0);
VF1_q_a[30]_PORT_A_read_enable = AB1L2;
VF1_q_a[30]_PORT_A_read_enable_reg = DFFE(VF1_q_a[30]_PORT_A_read_enable, VF1_q_a[30]_clock_0, , , VF1_q_a[30]_clock_enable_0);
VF1_q_a[30]_PORT_A_byte_mask = CC5_src_data[35];
VF1_q_a[30]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[30]_PORT_A_byte_mask, VF1_q_a[30]_clock_0, , , VF1_q_a[30]_clock_enable_0);
VF1_q_a[30]_clock_0 = GLOBAL(A1L23);
VF1_q_a[30]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[30]_PORT_A_data_out = MEMORY(VF1_q_a[30]_PORT_A_data_in_reg, , VF1_q_a[30]_PORT_A_address_reg, , VF1_q_a[30]_PORT_A_write_enable_reg, VF1_q_a[30]_PORT_A_read_enable_reg, , , VF1_q_a[30]_PORT_A_byte_mask_reg, , VF1_q_a[30]_clock_0, , VF1_q_a[30]_clock_enable_0, , , , , );
VF1_q_a[30] = VF1_q_a[30]_PORT_A_data_out[0];

--VF1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[31] at M10K_X38_Y6_N0
VF1_q_a[30]_PORT_A_data_in = BUS(CC5L55, CC5L56);
VF1_q_a[30]_PORT_A_data_in_reg = DFFE(VF1_q_a[30]_PORT_A_data_in, VF1_q_a[30]_clock_0, , , VF1_q_a[30]_clock_enable_0);
VF1_q_a[30]_PORT_A_address = BUS(CC5_src_data[38], CC5_src_data[39], CC5_src_data[40], CC5_src_data[41], CC5_src_data[42], CC5_src_data[43], CC5_src_data[44], CC5_src_data[45], CC5_src_data[46], CC5_src_data[47], CC5_src_data[48], CC5_src_data[49]);
VF1_q_a[30]_PORT_A_address_reg = DFFE(VF1_q_a[30]_PORT_A_address, VF1_q_a[30]_clock_0, , , VF1_q_a[30]_clock_enable_0);
VF1_q_a[30]_PORT_A_write_enable = !AB1L2;
VF1_q_a[30]_PORT_A_write_enable_reg = DFFE(VF1_q_a[30]_PORT_A_write_enable, VF1_q_a[30]_clock_0, , , VF1_q_a[30]_clock_enable_0);
VF1_q_a[30]_PORT_A_read_enable = AB1L2;
VF1_q_a[30]_PORT_A_read_enable_reg = DFFE(VF1_q_a[30]_PORT_A_read_enable, VF1_q_a[30]_clock_0, , , VF1_q_a[30]_clock_enable_0);
VF1_q_a[30]_PORT_A_byte_mask = CC5_src_data[35];
VF1_q_a[30]_PORT_A_byte_mask_reg = DFFE(VF1_q_a[30]_PORT_A_byte_mask, VF1_q_a[30]_clock_0, , , VF1_q_a[30]_clock_enable_0);
VF1_q_a[30]_clock_0 = GLOBAL(A1L23);
VF1_q_a[30]_clock_enable_0 = !WF2_r_early_rst;
VF1_q_a[30]_PORT_A_data_out = MEMORY(VF1_q_a[30]_PORT_A_data_in_reg, , VF1_q_a[30]_PORT_A_address_reg, , VF1_q_a[30]_PORT_A_write_enable_reg, VF1_q_a[30]_PORT_A_read_enable_reg, , , VF1_q_a[30]_PORT_A_byte_mask_reg, , VF1_q_a[30]_clock_0, , VF1_q_a[30]_clock_enable_0, , , , , );
VF1_q_a[31] = VF1_q_a[30]_PORT_A_data_out[1];


--T2_avalon_readdata[10] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[10] at FF_X25_Y5_N44
--register power-up is low

T2_avalon_readdata[10] = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[10],  , T2L53, VCC);


--VB2_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[10] at FF_X24_Y5_N4
--register power-up is low

VB2_data_reg[10] = DFFEAS(VB2L24, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--T2_avalon_readdata[9] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[9] at FF_X25_Y5_N47
--register power-up is low

T2_avalon_readdata[9] = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[9],  , T2L53, VCC);


--VB2_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[9] at FF_X24_Y5_N31
--register power-up is low

VB2_data_reg[9] = DFFEAS(VB2L25, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--T2_avalon_readdata[8] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[8] at FF_X25_Y5_N5
--register power-up is low

T2_avalon_readdata[8] = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[8],  , T2L53, VCC);


--VB2_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[8] at FF_X24_Y5_N34
--register power-up is low

VB2_data_reg[8] = DFFEAS(VB2L26, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--T2_avalon_readdata[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[6] at FF_X29_Y6_N49
--register power-up is low

T2_avalon_readdata[6] = DFFEAS(T2L57, GLOBAL(A1L23),  ,  , T2L54,  ,  , T2L53,  );


--VB2_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[6] at FF_X24_Y5_N13
--register power-up is low

VB2_data_reg[6] = DFFEAS(VB2L27, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--WB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X24_Y4_N13
--register power-up is low

WB6_av_readdata_pre[6] = DFFEAS(WB6L15, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , PB4_q_b[6],  ,  , V2_read_0);


--T2_avalon_readdata[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[5] at FF_X25_Y5_N14
--register power-up is low

T2_avalon_readdata[5] = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[5],  , T2L53, VCC);


--VB2_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[5] at FF_X24_Y5_N17
--register power-up is low

VB2_data_reg[5] = DFFEAS(VB2L28, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--WB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X24_Y4_N17
--register power-up is low

WB6_av_readdata_pre[5] = DFFEAS(WB6L13, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , PB4_q_b[5],  ,  , V2_read_0);


--T2_avalon_readdata[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[4] at FF_X25_Y5_N17
--register power-up is low

T2_avalon_readdata[4] = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[4],  , T2L53, VCC);


--VB2_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[4] at FF_X24_Y5_N7
--register power-up is low

VB2_data_reg[4] = DFFEAS(VB2L29, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--WB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X24_Y4_N20
--register power-up is low

WB6_av_readdata_pre[4] = DFFEAS(WB6L11, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , PB4_q_b[4],  ,  , V2_read_0);


--T2_avalon_readdata[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[3] at FF_X25_Y5_N32
--register power-up is low

T2_avalon_readdata[3] = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[3],  , T2L53, VCC);


--VB2_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[3] at FF_X24_Y5_N11
--register power-up is low

VB2_data_reg[3] = DFFEAS(VB2L30, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--WB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X24_Y4_N49
--register power-up is low

WB6_av_readdata_pre[3] = DFFEAS(WB6L9, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , PB4_q_b[3],  ,  , V2_read_0);


--UE1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[18] at FF_X39_Y5_N8
--register power-up is low

UE1_E_shift_rot_result[18] = DFFEAS(UE1L460, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[18],  ,  , UE1_E_new_inst);


--XE1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[19] at FF_X25_Y3_N10
--register power-up is low

XE1_readdata[19] = DFFEAS(XE1L54, GLOBAL(A1L23),  ,  ,  , TE2_q_a[19],  ,  , !XE1_address[8]);


--UE1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[19] at FF_X33_Y5_N58
--register power-up is low

UE1_d_writedata[19] = DFFEAS(UE1L1030, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[19],  ,  , UE1L559);


--XE1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[21] at FF_X23_Y3_N43
--register power-up is low

XE1_readdata[21] = DFFEAS(XE1L58, GLOBAL(A1L23),  ,  ,  , TE2_q_a[21],  ,  , !XE1_address[8]);


--UE1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[21] at FF_X33_Y5_N14
--register power-up is low

UE1_d_writedata[21] = DFFEAS(UE1L1034, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[21],  ,  , UE1L559);


--XE1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[20] at FF_X23_Y3_N28
--register power-up is low

XE1_readdata[20] = DFFEAS(XE1L56, GLOBAL(A1L23),  ,  ,  , TE2_q_a[20],  ,  , !XE1_address[8]);


--UE1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[20] at FF_X33_Y5_N16
--register power-up is low

UE1_d_writedata[20] = DFFEAS(UE1L1032, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[20],  ,  , UE1L559);


--T2_avalon_readdata[14] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[14] at FF_X25_Y5_N8
--register power-up is low

T2_avalon_readdata[14] = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[14],  , T2L53, VCC);


--VB2_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[14] at FF_X24_Y5_N38
--register power-up is low

VB2_data_reg[14] = DFFEAS(VB2L31, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--XE1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[18] at FF_X23_Y3_N25
--register power-up is low

XE1_readdata[18] = DFFEAS(XE1L52, GLOBAL(A1L23),  ,  ,  , TE2_q_a[18],  ,  , !XE1_address[8]);


--UE1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[18] at FF_X33_Y5_N7
--register power-up is low

UE1_d_writedata[18] = DFFEAS(UE1L1028, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[18],  ,  , UE1L559);


--XE1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[17] at FF_X23_Y3_N58
--register power-up is low

XE1_readdata[17] = DFFEAS(XE1L50, GLOBAL(A1L23),  ,  ,  , TE2_q_a[17],  ,  , !XE1_address[8]);


--UE1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[17] at FF_X33_Y5_N10
--register power-up is low

UE1_d_writedata[17] = DFFEAS(UE1L1026, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[17],  ,  , UE1L559);


--T2_avalon_readdata[13] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[13] at FF_X25_Y5_N10
--register power-up is low

T2_avalon_readdata[13] = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[13],  , T2L53, VCC);


--VB2_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[13] at FF_X16_Y2_N17
--register power-up is low

VB2_data_reg[13] = DFFEAS(VB2L32, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--T2_avalon_readdata[12] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[12] at FF_X25_Y5_N38
--register power-up is low

T2_avalon_readdata[12] = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[12],  , T2L53, VCC);


--VB2_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[12] at FF_X24_Y5_N55
--register power-up is low

VB2_data_reg[12] = DFFEAS(VB2L33, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--T2_avalon_readdata[11] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[11] at FF_X25_Y5_N56
--register power-up is low

T2_avalon_readdata[11] = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[11],  , T2L53, VCC);


--VB2_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[11] at FF_X24_Y5_N58
--register power-up is low

VB2_data_reg[11] = DFFEAS(VB2L34, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--EB2_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X7_Y2_N53
--register power-up is low

EB2_td_shift[8] = AMPP_FUNCTION(A1L5, EB2L85, !P1_clr_reg, !R1_state[4], EB2L63);


--EB2_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X7_Y2_N22
--register power-up is low

EB2_count[2] = AMPP_FUNCTION(A1L5, EB2_count[1], !P1_clr_reg, !R1_state[4], GND, EB2L63);


--XD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X2_Y6_N20
--register power-up is low

XD1_break_readreg[23] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[23],  , XD1L36, VCC);


--GE1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X6_Y6_N8
--register power-up is low

GE1_MonDReg[23] = DFFEAS(GE1L100, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[23],  , GE1L90, JE1_take_action_ocimem_b);


--AG1_q_a[0] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[0] at M10K_X26_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 5
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
AG1_q_a[0]_PORT_A_data_in = BUS(E1L19, E1L22, E1L23, E1L26, E1L34);
AG1_q_a[0]_PORT_A_data_in_reg = DFFE(AG1_q_a[0]_PORT_A_data_in, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[0]_PORT_A_address_reg = DFFE(AG1_q_a[0]_PORT_A_address, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[0]_PORT_A_write_enable_reg = DFFE(AG1_q_a[0]_PORT_A_write_enable, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_read_enable = VCC;
AG1_q_a[0]_PORT_A_read_enable_reg = DFFE(AG1_q_a[0]_PORT_A_read_enable, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_clock_0 = GLOBAL(A1L23);
AG1_q_a[0]_PORT_A_data_out = MEMORY(AG1_q_a[0]_PORT_A_data_in_reg, , AG1_q_a[0]_PORT_A_address_reg, , AG1_q_a[0]_PORT_A_write_enable_reg, AG1_q_a[0]_PORT_A_read_enable_reg, , , , , AG1_q_a[0]_clock_0, , , , , , , );
AG1_q_a[0]_PORT_A_data_out_reg = DFFE(AG1_q_a[0]_PORT_A_data_out, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0] = AG1_q_a[0]_PORT_A_data_out_reg[0];

--AG1_q_a[15] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[15] at M10K_X26_Y8_N0
AG1_q_a[0]_PORT_A_data_in = BUS(E1L19, E1L22, E1L23, E1L26, E1L34);
AG1_q_a[0]_PORT_A_data_in_reg = DFFE(AG1_q_a[0]_PORT_A_data_in, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[0]_PORT_A_address_reg = DFFE(AG1_q_a[0]_PORT_A_address, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[0]_PORT_A_write_enable_reg = DFFE(AG1_q_a[0]_PORT_A_write_enable, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_read_enable = VCC;
AG1_q_a[0]_PORT_A_read_enable_reg = DFFE(AG1_q_a[0]_PORT_A_read_enable, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_clock_0 = GLOBAL(A1L23);
AG1_q_a[0]_PORT_A_data_out = MEMORY(AG1_q_a[0]_PORT_A_data_in_reg, , AG1_q_a[0]_PORT_A_address_reg, , AG1_q_a[0]_PORT_A_write_enable_reg, AG1_q_a[0]_PORT_A_read_enable_reg, , , , , AG1_q_a[0]_clock_0, , , , , , , );
AG1_q_a[0]_PORT_A_data_out_reg = DFFE(AG1_q_a[0]_PORT_A_data_out, AG1_q_a[0]_clock_0, , , );
AG1_q_a[15] = AG1_q_a[0]_PORT_A_data_out_reg[4];

--AG1_q_a[7] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[7] at M10K_X26_Y8_N0
AG1_q_a[0]_PORT_A_data_in = BUS(E1L19, E1L22, E1L23, E1L26, E1L34);
AG1_q_a[0]_PORT_A_data_in_reg = DFFE(AG1_q_a[0]_PORT_A_data_in, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[0]_PORT_A_address_reg = DFFE(AG1_q_a[0]_PORT_A_address, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[0]_PORT_A_write_enable_reg = DFFE(AG1_q_a[0]_PORT_A_write_enable, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_read_enable = VCC;
AG1_q_a[0]_PORT_A_read_enable_reg = DFFE(AG1_q_a[0]_PORT_A_read_enable, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_clock_0 = GLOBAL(A1L23);
AG1_q_a[0]_PORT_A_data_out = MEMORY(AG1_q_a[0]_PORT_A_data_in_reg, , AG1_q_a[0]_PORT_A_address_reg, , AG1_q_a[0]_PORT_A_write_enable_reg, AG1_q_a[0]_PORT_A_read_enable_reg, , , , , AG1_q_a[0]_clock_0, , , , , , , );
AG1_q_a[0]_PORT_A_data_out_reg = DFFE(AG1_q_a[0]_PORT_A_data_out, AG1_q_a[0]_clock_0, , , );
AG1_q_a[7] = AG1_q_a[0]_PORT_A_data_out_reg[3];

--AG1_q_a[4] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[4] at M10K_X26_Y8_N0
AG1_q_a[0]_PORT_A_data_in = BUS(E1L19, E1L22, E1L23, E1L26, E1L34);
AG1_q_a[0]_PORT_A_data_in_reg = DFFE(AG1_q_a[0]_PORT_A_data_in, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[0]_PORT_A_address_reg = DFFE(AG1_q_a[0]_PORT_A_address, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[0]_PORT_A_write_enable_reg = DFFE(AG1_q_a[0]_PORT_A_write_enable, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_read_enable = VCC;
AG1_q_a[0]_PORT_A_read_enable_reg = DFFE(AG1_q_a[0]_PORT_A_read_enable, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_clock_0 = GLOBAL(A1L23);
AG1_q_a[0]_PORT_A_data_out = MEMORY(AG1_q_a[0]_PORT_A_data_in_reg, , AG1_q_a[0]_PORT_A_address_reg, , AG1_q_a[0]_PORT_A_write_enable_reg, AG1_q_a[0]_PORT_A_read_enable_reg, , , , , AG1_q_a[0]_clock_0, , , , , , , );
AG1_q_a[0]_PORT_A_data_out_reg = DFFE(AG1_q_a[0]_PORT_A_data_out, AG1_q_a[0]_clock_0, , , );
AG1_q_a[4] = AG1_q_a[0]_PORT_A_data_out_reg[2];

--AG1_q_a[3] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[3] at M10K_X26_Y8_N0
AG1_q_a[0]_PORT_A_data_in = BUS(E1L19, E1L22, E1L23, E1L26, E1L34);
AG1_q_a[0]_PORT_A_data_in_reg = DFFE(AG1_q_a[0]_PORT_A_data_in, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[0]_PORT_A_address_reg = DFFE(AG1_q_a[0]_PORT_A_address, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[0]_PORT_A_write_enable_reg = DFFE(AG1_q_a[0]_PORT_A_write_enable, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_PORT_A_read_enable = VCC;
AG1_q_a[0]_PORT_A_read_enable_reg = DFFE(AG1_q_a[0]_PORT_A_read_enable, AG1_q_a[0]_clock_0, , , );
AG1_q_a[0]_clock_0 = GLOBAL(A1L23);
AG1_q_a[0]_PORT_A_data_out = MEMORY(AG1_q_a[0]_PORT_A_data_in_reg, , AG1_q_a[0]_PORT_A_address_reg, , AG1_q_a[0]_PORT_A_write_enable_reg, AG1_q_a[0]_PORT_A_read_enable_reg, , , , , AG1_q_a[0]_clock_0, , , , , , , );
AG1_q_a[0]_PORT_A_data_out_reg = DFFE(AG1_q_a[0]_PORT_A_data_out, AG1_q_a[0]_clock_0, , , );
AG1_q_a[3] = AG1_q_a[0]_PORT_A_data_out_reg[1];


--PB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X14_Y5_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = V1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[0] = PB2_q_b[0]_PORT_B_data_out[0];

--PB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X14_Y5_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = V1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[7] = PB2_q_b[0]_PORT_B_data_out[7];

--PB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X14_Y5_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = V1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[6] = PB2_q_b[0]_PORT_B_data_out[6];

--PB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X14_Y5_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = V1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[5] = PB2_q_b[0]_PORT_B_data_out[5];

--PB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X14_Y5_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = V1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[4] = PB2_q_b[0]_PORT_B_data_out[4];

--PB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X14_Y5_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = V1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[3] = PB2_q_b[0]_PORT_B_data_out[3];

--PB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X14_Y5_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = V1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[2] = PB2_q_b[0]_PORT_B_data_out[2];

--PB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X14_Y5_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = V1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[1] = PB2_q_b[0]_PORT_B_data_out[1];


--ND1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77 at LABCELL_X10_Y10_N33
ND1L134_adder_eqn = ( ND1_E_src1[30] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[30]) ) + ( ND1L143 );
ND1L134 = SUM(ND1L134_adder_eqn);

--ND1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at LABCELL_X10_Y10_N33
ND1L135_adder_eqn = ( ND1_E_src1[30] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[30]) ) + ( ND1L143 );
ND1L135 = CARRY(ND1L135_adder_eqn);


--ND1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X16_Y8_N1
--register power-up is low

ND1_av_ld_byte3_data[6] = DFFEAS(TC1_src_data[30], GLOBAL(A1L23), !WF1_r_sync_rst,  , !ND1L977, ND1L868,  ,  , ND1_av_ld_aligning_data);


--ND1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X15_Y10_N4
--register power-up is low

ND1_W_alu_result[30] = DFFEAS(ND1L337, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X12_Y10_N10
--register power-up is low

ND1_W_alu_result[21] = DFFEAS(ND1L328, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X12_Y10_N49
--register power-up is low

ND1_W_alu_result[20] = DFFEAS(ND1L327, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X12_Y10_N53
--register power-up is low

ND1_W_alu_result[19] = DFFEAS(ND1L326, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X12_Y10_N58
--register power-up is low

ND1_W_alu_result[18] = DFFEAS(ND1L325, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X12_Y10_N1
--register power-up is low

ND1_W_alu_result[17] = DFFEAS(ND1L324, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X15_Y10_N22
--register power-up is low

ND1_W_alu_result[23] = DFFEAS(ND1L330, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X15_Y10_N17
--register power-up is low

ND1_W_alu_result[22] = DFFEAS(ND1L329, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X16_Y8_N32
--register power-up is low

ND1_av_ld_byte3_data[1] = DFFEAS(TC1_src_data[25], GLOBAL(A1L23), !WF1_r_sync_rst,  , !ND1L977, ND1L868,  ,  , ND1_av_ld_aligning_data);


--ND1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X15_Y10_N31
--register power-up is low

ND1_W_alu_result[25] = DFFEAS(ND1L332, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X16_Y8_N13
--register power-up is low

ND1_av_ld_byte3_data[0] = DFFEAS(TC1_src_data[24], GLOBAL(A1L23), !WF1_r_sync_rst,  , !ND1L977, ND1L868,  ,  , ND1_av_ld_aligning_data);


--ND1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X15_Y10_N50
--register power-up is low

ND1_W_alu_result[24] = DFFEAS(ND1L331, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X16_Y8_N19
--register power-up is low

ND1_av_ld_byte3_data[3] = DFFEAS(TC1_src_data[27], GLOBAL(A1L23), !WF1_r_sync_rst,  , !ND1L977, ND1L868,  ,  , ND1_av_ld_aligning_data);


--ND1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X15_Y10_N43
--register power-up is low

ND1_W_alu_result[27] = DFFEAS(ND1L334, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X16_Y8_N37
--register power-up is low

ND1_av_ld_byte3_data[2] = DFFEAS(TC1_src_data[26], GLOBAL(A1L23), !WF1_r_sync_rst,  , !ND1L977, ND1L868,  ,  , ND1_av_ld_aligning_data);


--ND1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X15_Y10_N25
--register power-up is low

ND1_W_alu_result[26] = DFFEAS(ND1L333, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X16_Y8_N56
--register power-up is low

ND1_av_ld_byte3_data[7] = DFFEAS(TC1_src_data[31], GLOBAL(A1L23), !WF1_r_sync_rst,  , !ND1L977, ND1L868,  ,  , ND1_av_ld_aligning_data);


--ND1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X11_Y12_N52
--register power-up is low

ND1_W_alu_result[31] = DFFEAS(ND1L338, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X16_Y8_N25
--register power-up is low

ND1_av_ld_byte3_data[5] = DFFEAS(TC1_src_data[29], GLOBAL(A1L23), !WF1_r_sync_rst,  , !ND1L977, ND1L868,  ,  , ND1_av_ld_aligning_data);


--ND1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X15_Y11_N43
--register power-up is low

ND1_W_alu_result[29] = DFFEAS(ND1L336, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--ND1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X15_Y6_N37
--register power-up is low

ND1_av_ld_byte3_data[4] = DFFEAS(TC1_src_data[28], GLOBAL(A1L23), !WF1_r_sync_rst,  , !ND1L977, ND1L868,  ,  , ND1_av_ld_aligning_data);


--ND1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X11_Y12_N7
--register power-up is low

ND1_W_alu_result[28] = DFFEAS(ND1L335, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L339,  );


--KE1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X1_Y5_N2
--register power-up is low

KE1_sr[9] = DFFEAS(KE1L90, A1L5,  ,  , KE1L21,  ,  , KE1L20,  );


--XD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X4_Y5_N19
--register power-up is low

XD1_break_readreg[7] = DFFEAS(XD1L15, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--GE1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X6_Y6_N49
--register power-up is low

GE1_MonDReg[7] = DFFEAS(GE1L68, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[7],  , GE1L90, JE1_take_action_ocimem_b);


--T1_avalon_readdata[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[1] at FF_X18_Y8_N14
--register power-up is low

T1_avalon_readdata[1] = DFFEAS( , GLOBAL(A1L23),  ,  , T1L71, AG1_q_a[1],  , T1L70, VCC);


--VB1_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[1] at FF_X19_Y8_N32
--register power-up is low

VB1_data_reg[1] = DFFEAS(VB1L34, GLOBAL(A1L23), !WF1_r_sync_rst,  , SB2_rp_valid,  ,  , VB1L1,  );


--WB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X15_Y5_N44
--register power-up is low

WB1_av_readdata_pre[1] = DFFEAS(WB1L5, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , PB2_q_b[1],  ,  , V1_read_0);


--XD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X2_Y6_N52
--register power-up is low

XD1_break_readreg[18] = DFFEAS(XD1L31, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--KE1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X3_Y5_N41
--register power-up is low

KE1_sr[16] = DFFEAS(KE1L91, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--TE1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X5_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[8] = TE1_q_a[8]_PORT_A_data_out[0];

--TE1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[23] = TE1_q_a[8]_PORT_A_data_out[17];

--TE1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[22] = TE1_q_a[8]_PORT_A_data_out[16];

--TE1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[21] = TE1_q_a[8]_PORT_A_data_out[15];

--TE1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[20] = TE1_q_a[8]_PORT_A_data_out[14];

--TE1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[19] = TE1_q_a[8]_PORT_A_data_out[13];

--TE1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[18] = TE1_q_a[8]_PORT_A_data_out[12];

--TE1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[17] = TE1_q_a[8]_PORT_A_data_out[11];

--TE1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[16] = TE1_q_a[8]_PORT_A_data_out[10];

--TE1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[15] = TE1_q_a[8]_PORT_A_data_out[7];

--TE1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[14] = TE1_q_a[8]_PORT_A_data_out[6];

--TE1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[13] = TE1_q_a[8]_PORT_A_data_out[5];

--TE1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[12] = TE1_q_a[8]_PORT_A_data_out[4];

--TE1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[11] = TE1_q_a[8]_PORT_A_data_out[3];

--TE1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[10] = TE1_q_a[8]_PORT_A_data_out[2];

--TE1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X5_Y6_N0
TE1_q_a[8]_PORT_A_data_in = BUS(GE1L163, GE1L164, GE1L165, GE1L166, GE1L167, GE1L168, GE1L169, GE1L170, , , GE1L171, GE1L172, GE1L173, GE1L174, GE1L175, GE1L176, GE1L177, GE1L178, , );
TE1_q_a[8]_PORT_A_data_in_reg = DFFE(TE1_q_a[8]_PORT_A_data_in, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_address = BUS(GE1L142, GE1L143, GE1L144, GE1L145, GE1L146, GE1L147, GE1L148, GE1L149);
TE1_q_a[8]_PORT_A_address_reg = DFFE(TE1_q_a[8]_PORT_A_address, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_write_enable = GE1L188;
TE1_q_a[8]_PORT_A_write_enable_reg = DFFE(TE1_q_a[8]_PORT_A_write_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_read_enable = !GE1L188;
TE1_q_a[8]_PORT_A_read_enable_reg = DFFE(TE1_q_a[8]_PORT_A_read_enable, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_PORT_A_byte_mask = BUS(GE1L151, GE1L152);
TE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE1_q_a[8]_PORT_A_byte_mask, TE1_q_a[8]_clock_0, , , TE1_q_a[8]_clock_enable_0);
TE1_q_a[8]_clock_0 = GLOBAL(A1L23);
TE1_q_a[8]_clock_enable_0 = GE1_ociram_reset_req;
TE1_q_a[8]_PORT_A_data_out = MEMORY(TE1_q_a[8]_PORT_A_data_in_reg, , TE1_q_a[8]_PORT_A_address_reg, , TE1_q_a[8]_PORT_A_write_enable_reg, TE1_q_a[8]_PORT_A_read_enable_reg, , , TE1_q_a[8]_PORT_A_byte_mask_reg, , TE1_q_a[8]_clock_0, , TE1_q_a[8]_clock_enable_0, , , , , );
TE1_q_a[9] = TE1_q_a[8]_PORT_A_data_out[1];


--KE1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X1_Y6_N50
--register power-up is low

KE1_sr[23] = DFFEAS(KE1L92, A1L5,  ,  , KE1L48,  ,  , KE1L40,  );


--XD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X2_Y6_N10
--register power-up is low

XD1_break_readreg[21] = DFFEAS(XD1L39, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--GE1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X4_Y6_N31
--register power-up is low

GE1_MonDReg[21] = DFFEAS(GE1L95, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[21],  , GE1L90, JE1_take_action_ocimem_b);


--WB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X11_Y6_N2
--register power-up is low

WB1_av_readdata_pre[16] = DFFEAS(V1L30, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RB2_counter_reg_bit[0],  ,  , V1_read_0);


--ND1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at LABCELL_X10_Y11_N51
ND1L138_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[16]) ) + ( ND1_E_src1[16] ) + ( ND1L107 );
ND1L138 = SUM(ND1L138_adder_eqn);

--ND1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at LABCELL_X10_Y11_N51
ND1L139_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[16]) ) + ( ND1_E_src1[16] ) + ( ND1L107 );
ND1L139 = CARRY(ND1L139_adder_eqn);


--BF1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[23] at FF_X12_Y3_N41
--register power-up is low

BF1_break_readreg[23] = DFFEAS(BF1L41, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--LF1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[23] at FF_X21_Y3_N38
--register power-up is low

LF1_MonDReg[23] = DFFEAS(LF1L94, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[23],  , LF1L69, MF1_take_action_ocimem_b);


--PB4_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X14_Y2_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB4_q_b[0]_PORT_A_data_in = BUS(EB2_wdata[0], EB2_wdata[1], EB2_wdata[2], EB2_wdata[3], EB2_wdata[4], EB2_wdata[5], EB2_wdata[6], EB2_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB4_q_b[0]_PORT_A_data_in_reg = DFFE(PB4_q_b[0]_PORT_A_data_in, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_A_address = BUS(QB8_counter_reg_bit[0], QB8_counter_reg_bit[1], QB8_counter_reg_bit[2], QB8_counter_reg_bit[3], QB8_counter_reg_bit[4], QB8_counter_reg_bit[5]);
PB4_q_b[0]_PORT_A_address_reg = DFFE(PB4_q_b[0]_PORT_A_address, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_address = BUS(QB7_counter_reg_bit[0], QB7_counter_reg_bit[1], QB7_counter_reg_bit[2], QB7_counter_reg_bit[3], QB7_counter_reg_bit[4], QB7_counter_reg_bit[5]);
PB4_q_b[0]_PORT_B_address_reg = DFFE(PB4_q_b[0]_PORT_B_address, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_PORT_A_write_enable = V2_wr_rfifo;
PB4_q_b[0]_PORT_A_write_enable_reg = DFFE(PB4_q_b[0]_PORT_A_write_enable, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_read_enable = VCC;
PB4_q_b[0]_PORT_B_read_enable_reg = DFFE(PB4_q_b[0]_PORT_B_read_enable, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_clock_0 = GLOBAL(A1L23);
PB4_q_b[0]_clock_1 = GLOBAL(A1L23);
PB4_q_b[0]_clock_enable_0 = V2_wr_rfifo;
PB4_q_b[0]_clock_enable_1 = V2L72;
PB4_q_b[0]_PORT_B_data_out = MEMORY(PB4_q_b[0]_PORT_A_data_in_reg, , PB4_q_b[0]_PORT_A_address_reg, PB4_q_b[0]_PORT_B_address_reg, PB4_q_b[0]_PORT_A_write_enable_reg, , , PB4_q_b[0]_PORT_B_read_enable_reg, , , PB4_q_b[0]_clock_0, PB4_q_b[0]_clock_1, PB4_q_b[0]_clock_enable_0, PB4_q_b[0]_clock_enable_1, , , , );
PB4_q_b[0] = PB4_q_b[0]_PORT_B_data_out[0];

--PB4_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X14_Y2_N0
PB4_q_b[0]_PORT_A_data_in = BUS(EB2_wdata[0], EB2_wdata[1], EB2_wdata[2], EB2_wdata[3], EB2_wdata[4], EB2_wdata[5], EB2_wdata[6], EB2_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB4_q_b[0]_PORT_A_data_in_reg = DFFE(PB4_q_b[0]_PORT_A_data_in, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_A_address = BUS(QB8_counter_reg_bit[0], QB8_counter_reg_bit[1], QB8_counter_reg_bit[2], QB8_counter_reg_bit[3], QB8_counter_reg_bit[4], QB8_counter_reg_bit[5]);
PB4_q_b[0]_PORT_A_address_reg = DFFE(PB4_q_b[0]_PORT_A_address, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_address = BUS(QB7_counter_reg_bit[0], QB7_counter_reg_bit[1], QB7_counter_reg_bit[2], QB7_counter_reg_bit[3], QB7_counter_reg_bit[4], QB7_counter_reg_bit[5]);
PB4_q_b[0]_PORT_B_address_reg = DFFE(PB4_q_b[0]_PORT_B_address, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_PORT_A_write_enable = V2_wr_rfifo;
PB4_q_b[0]_PORT_A_write_enable_reg = DFFE(PB4_q_b[0]_PORT_A_write_enable, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_read_enable = VCC;
PB4_q_b[0]_PORT_B_read_enable_reg = DFFE(PB4_q_b[0]_PORT_B_read_enable, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_clock_0 = GLOBAL(A1L23);
PB4_q_b[0]_clock_1 = GLOBAL(A1L23);
PB4_q_b[0]_clock_enable_0 = V2_wr_rfifo;
PB4_q_b[0]_clock_enable_1 = V2L72;
PB4_q_b[0]_PORT_B_data_out = MEMORY(PB4_q_b[0]_PORT_A_data_in_reg, , PB4_q_b[0]_PORT_A_address_reg, PB4_q_b[0]_PORT_B_address_reg, PB4_q_b[0]_PORT_A_write_enable_reg, , , PB4_q_b[0]_PORT_B_read_enable_reg, , , PB4_q_b[0]_clock_0, PB4_q_b[0]_clock_1, PB4_q_b[0]_clock_enable_0, PB4_q_b[0]_clock_enable_1, , , , );
PB4_q_b[7] = PB4_q_b[0]_PORT_B_data_out[7];

--PB4_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X14_Y2_N0
PB4_q_b[0]_PORT_A_data_in = BUS(EB2_wdata[0], EB2_wdata[1], EB2_wdata[2], EB2_wdata[3], EB2_wdata[4], EB2_wdata[5], EB2_wdata[6], EB2_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB4_q_b[0]_PORT_A_data_in_reg = DFFE(PB4_q_b[0]_PORT_A_data_in, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_A_address = BUS(QB8_counter_reg_bit[0], QB8_counter_reg_bit[1], QB8_counter_reg_bit[2], QB8_counter_reg_bit[3], QB8_counter_reg_bit[4], QB8_counter_reg_bit[5]);
PB4_q_b[0]_PORT_A_address_reg = DFFE(PB4_q_b[0]_PORT_A_address, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_address = BUS(QB7_counter_reg_bit[0], QB7_counter_reg_bit[1], QB7_counter_reg_bit[2], QB7_counter_reg_bit[3], QB7_counter_reg_bit[4], QB7_counter_reg_bit[5]);
PB4_q_b[0]_PORT_B_address_reg = DFFE(PB4_q_b[0]_PORT_B_address, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_PORT_A_write_enable = V2_wr_rfifo;
PB4_q_b[0]_PORT_A_write_enable_reg = DFFE(PB4_q_b[0]_PORT_A_write_enable, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_read_enable = VCC;
PB4_q_b[0]_PORT_B_read_enable_reg = DFFE(PB4_q_b[0]_PORT_B_read_enable, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_clock_0 = GLOBAL(A1L23);
PB4_q_b[0]_clock_1 = GLOBAL(A1L23);
PB4_q_b[0]_clock_enable_0 = V2_wr_rfifo;
PB4_q_b[0]_clock_enable_1 = V2L72;
PB4_q_b[0]_PORT_B_data_out = MEMORY(PB4_q_b[0]_PORT_A_data_in_reg, , PB4_q_b[0]_PORT_A_address_reg, PB4_q_b[0]_PORT_B_address_reg, PB4_q_b[0]_PORT_A_write_enable_reg, , , PB4_q_b[0]_PORT_B_read_enable_reg, , , PB4_q_b[0]_clock_0, PB4_q_b[0]_clock_1, PB4_q_b[0]_clock_enable_0, PB4_q_b[0]_clock_enable_1, , , , );
PB4_q_b[6] = PB4_q_b[0]_PORT_B_data_out[6];

--PB4_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X14_Y2_N0
PB4_q_b[0]_PORT_A_data_in = BUS(EB2_wdata[0], EB2_wdata[1], EB2_wdata[2], EB2_wdata[3], EB2_wdata[4], EB2_wdata[5], EB2_wdata[6], EB2_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB4_q_b[0]_PORT_A_data_in_reg = DFFE(PB4_q_b[0]_PORT_A_data_in, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_A_address = BUS(QB8_counter_reg_bit[0], QB8_counter_reg_bit[1], QB8_counter_reg_bit[2], QB8_counter_reg_bit[3], QB8_counter_reg_bit[4], QB8_counter_reg_bit[5]);
PB4_q_b[0]_PORT_A_address_reg = DFFE(PB4_q_b[0]_PORT_A_address, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_address = BUS(QB7_counter_reg_bit[0], QB7_counter_reg_bit[1], QB7_counter_reg_bit[2], QB7_counter_reg_bit[3], QB7_counter_reg_bit[4], QB7_counter_reg_bit[5]);
PB4_q_b[0]_PORT_B_address_reg = DFFE(PB4_q_b[0]_PORT_B_address, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_PORT_A_write_enable = V2_wr_rfifo;
PB4_q_b[0]_PORT_A_write_enable_reg = DFFE(PB4_q_b[0]_PORT_A_write_enable, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_read_enable = VCC;
PB4_q_b[0]_PORT_B_read_enable_reg = DFFE(PB4_q_b[0]_PORT_B_read_enable, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_clock_0 = GLOBAL(A1L23);
PB4_q_b[0]_clock_1 = GLOBAL(A1L23);
PB4_q_b[0]_clock_enable_0 = V2_wr_rfifo;
PB4_q_b[0]_clock_enable_1 = V2L72;
PB4_q_b[0]_PORT_B_data_out = MEMORY(PB4_q_b[0]_PORT_A_data_in_reg, , PB4_q_b[0]_PORT_A_address_reg, PB4_q_b[0]_PORT_B_address_reg, PB4_q_b[0]_PORT_A_write_enable_reg, , , PB4_q_b[0]_PORT_B_read_enable_reg, , , PB4_q_b[0]_clock_0, PB4_q_b[0]_clock_1, PB4_q_b[0]_clock_enable_0, PB4_q_b[0]_clock_enable_1, , , , );
PB4_q_b[5] = PB4_q_b[0]_PORT_B_data_out[5];

--PB4_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X14_Y2_N0
PB4_q_b[0]_PORT_A_data_in = BUS(EB2_wdata[0], EB2_wdata[1], EB2_wdata[2], EB2_wdata[3], EB2_wdata[4], EB2_wdata[5], EB2_wdata[6], EB2_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB4_q_b[0]_PORT_A_data_in_reg = DFFE(PB4_q_b[0]_PORT_A_data_in, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_A_address = BUS(QB8_counter_reg_bit[0], QB8_counter_reg_bit[1], QB8_counter_reg_bit[2], QB8_counter_reg_bit[3], QB8_counter_reg_bit[4], QB8_counter_reg_bit[5]);
PB4_q_b[0]_PORT_A_address_reg = DFFE(PB4_q_b[0]_PORT_A_address, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_address = BUS(QB7_counter_reg_bit[0], QB7_counter_reg_bit[1], QB7_counter_reg_bit[2], QB7_counter_reg_bit[3], QB7_counter_reg_bit[4], QB7_counter_reg_bit[5]);
PB4_q_b[0]_PORT_B_address_reg = DFFE(PB4_q_b[0]_PORT_B_address, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_PORT_A_write_enable = V2_wr_rfifo;
PB4_q_b[0]_PORT_A_write_enable_reg = DFFE(PB4_q_b[0]_PORT_A_write_enable, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_read_enable = VCC;
PB4_q_b[0]_PORT_B_read_enable_reg = DFFE(PB4_q_b[0]_PORT_B_read_enable, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_clock_0 = GLOBAL(A1L23);
PB4_q_b[0]_clock_1 = GLOBAL(A1L23);
PB4_q_b[0]_clock_enable_0 = V2_wr_rfifo;
PB4_q_b[0]_clock_enable_1 = V2L72;
PB4_q_b[0]_PORT_B_data_out = MEMORY(PB4_q_b[0]_PORT_A_data_in_reg, , PB4_q_b[0]_PORT_A_address_reg, PB4_q_b[0]_PORT_B_address_reg, PB4_q_b[0]_PORT_A_write_enable_reg, , , PB4_q_b[0]_PORT_B_read_enable_reg, , , PB4_q_b[0]_clock_0, PB4_q_b[0]_clock_1, PB4_q_b[0]_clock_enable_0, PB4_q_b[0]_clock_enable_1, , , , );
PB4_q_b[4] = PB4_q_b[0]_PORT_B_data_out[4];

--PB4_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X14_Y2_N0
PB4_q_b[0]_PORT_A_data_in = BUS(EB2_wdata[0], EB2_wdata[1], EB2_wdata[2], EB2_wdata[3], EB2_wdata[4], EB2_wdata[5], EB2_wdata[6], EB2_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB4_q_b[0]_PORT_A_data_in_reg = DFFE(PB4_q_b[0]_PORT_A_data_in, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_A_address = BUS(QB8_counter_reg_bit[0], QB8_counter_reg_bit[1], QB8_counter_reg_bit[2], QB8_counter_reg_bit[3], QB8_counter_reg_bit[4], QB8_counter_reg_bit[5]);
PB4_q_b[0]_PORT_A_address_reg = DFFE(PB4_q_b[0]_PORT_A_address, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_address = BUS(QB7_counter_reg_bit[0], QB7_counter_reg_bit[1], QB7_counter_reg_bit[2], QB7_counter_reg_bit[3], QB7_counter_reg_bit[4], QB7_counter_reg_bit[5]);
PB4_q_b[0]_PORT_B_address_reg = DFFE(PB4_q_b[0]_PORT_B_address, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_PORT_A_write_enable = V2_wr_rfifo;
PB4_q_b[0]_PORT_A_write_enable_reg = DFFE(PB4_q_b[0]_PORT_A_write_enable, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_read_enable = VCC;
PB4_q_b[0]_PORT_B_read_enable_reg = DFFE(PB4_q_b[0]_PORT_B_read_enable, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_clock_0 = GLOBAL(A1L23);
PB4_q_b[0]_clock_1 = GLOBAL(A1L23);
PB4_q_b[0]_clock_enable_0 = V2_wr_rfifo;
PB4_q_b[0]_clock_enable_1 = V2L72;
PB4_q_b[0]_PORT_B_data_out = MEMORY(PB4_q_b[0]_PORT_A_data_in_reg, , PB4_q_b[0]_PORT_A_address_reg, PB4_q_b[0]_PORT_B_address_reg, PB4_q_b[0]_PORT_A_write_enable_reg, , , PB4_q_b[0]_PORT_B_read_enable_reg, , , PB4_q_b[0]_clock_0, PB4_q_b[0]_clock_1, PB4_q_b[0]_clock_enable_0, PB4_q_b[0]_clock_enable_1, , , , );
PB4_q_b[3] = PB4_q_b[0]_PORT_B_data_out[3];

--PB4_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X14_Y2_N0
PB4_q_b[0]_PORT_A_data_in = BUS(EB2_wdata[0], EB2_wdata[1], EB2_wdata[2], EB2_wdata[3], EB2_wdata[4], EB2_wdata[5], EB2_wdata[6], EB2_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB4_q_b[0]_PORT_A_data_in_reg = DFFE(PB4_q_b[0]_PORT_A_data_in, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_A_address = BUS(QB8_counter_reg_bit[0], QB8_counter_reg_bit[1], QB8_counter_reg_bit[2], QB8_counter_reg_bit[3], QB8_counter_reg_bit[4], QB8_counter_reg_bit[5]);
PB4_q_b[0]_PORT_A_address_reg = DFFE(PB4_q_b[0]_PORT_A_address, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_address = BUS(QB7_counter_reg_bit[0], QB7_counter_reg_bit[1], QB7_counter_reg_bit[2], QB7_counter_reg_bit[3], QB7_counter_reg_bit[4], QB7_counter_reg_bit[5]);
PB4_q_b[0]_PORT_B_address_reg = DFFE(PB4_q_b[0]_PORT_B_address, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_PORT_A_write_enable = V2_wr_rfifo;
PB4_q_b[0]_PORT_A_write_enable_reg = DFFE(PB4_q_b[0]_PORT_A_write_enable, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_read_enable = VCC;
PB4_q_b[0]_PORT_B_read_enable_reg = DFFE(PB4_q_b[0]_PORT_B_read_enable, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_clock_0 = GLOBAL(A1L23);
PB4_q_b[0]_clock_1 = GLOBAL(A1L23);
PB4_q_b[0]_clock_enable_0 = V2_wr_rfifo;
PB4_q_b[0]_clock_enable_1 = V2L72;
PB4_q_b[0]_PORT_B_data_out = MEMORY(PB4_q_b[0]_PORT_A_data_in_reg, , PB4_q_b[0]_PORT_A_address_reg, PB4_q_b[0]_PORT_B_address_reg, PB4_q_b[0]_PORT_A_write_enable_reg, , , PB4_q_b[0]_PORT_B_read_enable_reg, , , PB4_q_b[0]_clock_0, PB4_q_b[0]_clock_1, PB4_q_b[0]_clock_enable_0, PB4_q_b[0]_clock_enable_1, , , , );
PB4_q_b[2] = PB4_q_b[0]_PORT_B_data_out[2];

--PB4_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X14_Y2_N0
PB4_q_b[0]_PORT_A_data_in = BUS(EB2_wdata[0], EB2_wdata[1], EB2_wdata[2], EB2_wdata[3], EB2_wdata[4], EB2_wdata[5], EB2_wdata[6], EB2_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB4_q_b[0]_PORT_A_data_in_reg = DFFE(PB4_q_b[0]_PORT_A_data_in, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_A_address = BUS(QB8_counter_reg_bit[0], QB8_counter_reg_bit[1], QB8_counter_reg_bit[2], QB8_counter_reg_bit[3], QB8_counter_reg_bit[4], QB8_counter_reg_bit[5]);
PB4_q_b[0]_PORT_A_address_reg = DFFE(PB4_q_b[0]_PORT_A_address, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_address = BUS(QB7_counter_reg_bit[0], QB7_counter_reg_bit[1], QB7_counter_reg_bit[2], QB7_counter_reg_bit[3], QB7_counter_reg_bit[4], QB7_counter_reg_bit[5]);
PB4_q_b[0]_PORT_B_address_reg = DFFE(PB4_q_b[0]_PORT_B_address, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_PORT_A_write_enable = V2_wr_rfifo;
PB4_q_b[0]_PORT_A_write_enable_reg = DFFE(PB4_q_b[0]_PORT_A_write_enable, PB4_q_b[0]_clock_0, , , );
PB4_q_b[0]_PORT_B_read_enable = VCC;
PB4_q_b[0]_PORT_B_read_enable_reg = DFFE(PB4_q_b[0]_PORT_B_read_enable, PB4_q_b[0]_clock_1, , , PB4_q_b[0]_clock_enable_1);
PB4_q_b[0]_clock_0 = GLOBAL(A1L23);
PB4_q_b[0]_clock_1 = GLOBAL(A1L23);
PB4_q_b[0]_clock_enable_0 = V2_wr_rfifo;
PB4_q_b[0]_clock_enable_1 = V2L72;
PB4_q_b[0]_PORT_B_data_out = MEMORY(PB4_q_b[0]_PORT_A_data_in_reg, , PB4_q_b[0]_PORT_A_address_reg, PB4_q_b[0]_PORT_B_address_reg, PB4_q_b[0]_PORT_A_write_enable_reg, , , PB4_q_b[0]_PORT_B_read_enable_reg, , , PB4_q_b[0]_clock_0, PB4_q_b[0]_clock_1, PB4_q_b[0]_clock_enable_0, PB4_q_b[0]_clock_enable_1, , , , );
PB4_q_b[1] = PB4_q_b[0]_PORT_B_data_out[1];


--UE1L134 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~77 at LABCELL_X37_Y5_N33
UE1L134_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[30]) ) + ( UE1_E_src1[30] ) + ( UE1L143 );
UE1L134 = SUM(UE1L134_adder_eqn);

--UE1L135 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~78 at LABCELL_X37_Y5_N33
UE1L135_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[30]) ) + ( UE1_E_src1[30] ) + ( UE1L143 );
UE1L135 = CARRY(UE1L135_adder_eqn);


--UE1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[22] at FF_X36_Y5_N23
--register power-up is low

UE1_W_alu_result[22] = DFFEAS(UE1L330, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[19] at FF_X36_Y5_N52
--register power-up is low

UE1_W_alu_result[19] = DFFEAS(UE1L327, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[18] at FF_X36_Y5_N8
--register power-up is low

UE1_W_alu_result[18] = DFFEAS(UE1L326, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[17] at FF_X39_Y7_N7
--register power-up is low

UE1_W_alu_result[17] = DFFEAS(UE1L325, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[21] at FF_X36_Y5_N2
--register power-up is low

UE1_W_alu_result[21] = DFFEAS(UE1L329, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[23] at FF_X36_Y5_N34
--register power-up is low

UE1_W_alu_result[23] = DFFEAS(UE1L331, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[20] at FF_X36_Y5_N19
--register power-up is low

UE1_W_alu_result[20] = DFFEAS(UE1L328, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[1] at FF_X29_Y5_N49
--register power-up is low

UE1_av_ld_byte3_data[1] = DFFEAS(TC2_src_data[25], GLOBAL(A1L23), !WF2_r_sync_rst,  , !UE1L981, UE1L871,  ,  , UE1_av_ld_aligning_data);


--UE1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[25] at FF_X36_Y5_N37
--register power-up is low

UE1_W_alu_result[25] = DFFEAS(UE1L333, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[0] at FF_X29_Y5_N7
--register power-up is low

UE1_av_ld_byte3_data[0] = DFFEAS(TC2_src_data[24], GLOBAL(A1L23), !WF2_r_sync_rst,  , !UE1L981, UE1L871,  ,  , UE1_av_ld_aligning_data);


--UE1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[24] at FF_X36_Y5_N49
--register power-up is low

UE1_W_alu_result[24] = DFFEAS(UE1L332, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[3] at FF_X29_Y5_N37
--register power-up is low

UE1_av_ld_byte3_data[3] = DFFEAS(TC2_src_data[27], GLOBAL(A1L23), !WF2_r_sync_rst,  , !UE1L981, UE1L871,  ,  , UE1_av_ld_aligning_data);


--UE1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[27] at FF_X36_Y5_N58
--register power-up is low

UE1_W_alu_result[27] = DFFEAS(UE1L335, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[2] at FF_X29_Y5_N43
--register power-up is low

UE1_av_ld_byte3_data[2] = DFFEAS(TC2_src_data[26], GLOBAL(A1L23), !WF2_r_sync_rst,  , !UE1L981, UE1L871,  ,  , UE1_av_ld_aligning_data);


--UE1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[26] at FF_X36_Y5_N13
--register power-up is low

UE1_W_alu_result[26] = DFFEAS(UE1L334, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[7] at FF_X29_Y5_N13
--register power-up is low

UE1_av_ld_byte3_data[7] = DFFEAS(TC2_src_data[31], GLOBAL(A1L23), !WF2_r_sync_rst,  , !UE1L981, UE1L871,  ,  , UE1_av_ld_aligning_data);


--UE1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[31] at FF_X39_Y7_N28
--register power-up is low

UE1_W_alu_result[31] = DFFEAS(UE1L339, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[6] at FF_X29_Y5_N55
--register power-up is low

UE1_av_ld_byte3_data[6] = DFFEAS(TC2_src_data[30], GLOBAL(A1L23), !WF2_r_sync_rst,  , !UE1L981, UE1L871,  ,  , UE1_av_ld_aligning_data);


--UE1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[30] at FF_X39_Y7_N55
--register power-up is low

UE1_W_alu_result[30] = DFFEAS(UE1L338, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[5] at FF_X29_Y5_N25
--register power-up is low

UE1_av_ld_byte3_data[5] = DFFEAS(TC2_src_data[29], GLOBAL(A1L23), !WF2_r_sync_rst,  , !UE1L981, UE1L871,  ,  , UE1_av_ld_aligning_data);


--UE1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[29] at FF_X39_Y7_N52
--register power-up is low

UE1_W_alu_result[29] = DFFEAS(UE1L337, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--UE1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[4] at FF_X29_Y5_N31
--register power-up is low

UE1_av_ld_byte3_data[4] = DFFEAS(TC2_src_data[28], GLOBAL(A1L23), !WF2_r_sync_rst,  , !UE1L981, UE1L871,  ,  , UE1_av_ld_aligning_data);


--UE1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[28] at FF_X39_Y7_N43
--register power-up is low

UE1_W_alu_result[28] = DFFEAS(UE1L336, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L340,  );


--NF1_sr[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[9] at FF_X7_Y3_N11
--register power-up is low

NF1_sr[9] = DFFEAS(NF1L89, A1L5,  ,  , NF1L26,  ,  , NF1L25,  );


--BF1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[7] at FF_X12_Y3_N34
--register power-up is low

BF1_break_readreg[7] = DFFEAS( , GLOBAL(A1L23),  ,  , BF1L9, MF1_jdo[7],  , BF1L10, VCC);


--LF1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[7] at FF_X19_Y3_N16
--register power-up is low

LF1_MonDReg[7] = DFFEAS(LF1L64, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[7],  , LF1L69, MF1_take_action_ocimem_b);


--T2_avalon_readdata[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[1] at FF_X29_Y4_N23
--register power-up is low

T2_avalon_readdata[1] = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[1],  , T2L53, VCC);


--VB2_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[1] at FF_X16_Y2_N8
--register power-up is low

VB2_data_reg[1] = DFFEAS(VB2L35, GLOBAL(A1L23), !WF2_r_sync_rst,  , SB7_rp_valid,  ,  , VB2L2,  );


--WB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X27_Y2_N1
--register power-up is low

WB6_av_readdata_pre[1] = DFFEAS(WB6L5, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , PB4_q_b[1],  ,  , V2_read_0);


--BF1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[18] at FF_X12_Y3_N38
--register power-up is low

BF1_break_readreg[18] = DFFEAS(BF1L33, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--NF1_sr[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[16] at FF_X4_Y3_N8
--register power-up is low

NF1_sr[16] = DFFEAS(NF1L90, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--TE2_q_a[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X26_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[8] = TE2_q_a[8]_PORT_A_data_out[0];

--TE2_q_a[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[23] = TE2_q_a[8]_PORT_A_data_out[17];

--TE2_q_a[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[22] = TE2_q_a[8]_PORT_A_data_out[16];

--TE2_q_a[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[21] = TE2_q_a[8]_PORT_A_data_out[15];

--TE2_q_a[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[20] = TE2_q_a[8]_PORT_A_data_out[14];

--TE2_q_a[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[19] = TE2_q_a[8]_PORT_A_data_out[13];

--TE2_q_a[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[18] = TE2_q_a[8]_PORT_A_data_out[12];

--TE2_q_a[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[17] = TE2_q_a[8]_PORT_A_data_out[11];

--TE2_q_a[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[16] = TE2_q_a[8]_PORT_A_data_out[10];

--TE2_q_a[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[15] = TE2_q_a[8]_PORT_A_data_out[7];

--TE2_q_a[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[14] = TE2_q_a[8]_PORT_A_data_out[6];

--TE2_q_a[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[13] = TE2_q_a[8]_PORT_A_data_out[5];

--TE2_q_a[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[12] = TE2_q_a[8]_PORT_A_data_out[4];

--TE2_q_a[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[11] = TE2_q_a[8]_PORT_A_data_out[3];

--TE2_q_a[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[10] = TE2_q_a[8]_PORT_A_data_out[2];

--TE2_q_a[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X26_Y3_N0
TE2_q_a[8]_PORT_A_data_in = BUS(LF1L156, LF1L157, LF1L158, LF1L159, LF1L160, LF1L161, LF1L162, LF1L163, , , LF1L164, LF1L165, LF1L166, LF1L167, LF1L168, LF1L169, LF1L170, LF1L171, , );
TE2_q_a[8]_PORT_A_data_in_reg = DFFE(TE2_q_a[8]_PORT_A_data_in, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_address = BUS(LF1L135, LF1L136, LF1L137, LF1L138, LF1L139, LF1L140, LF1L141, LF1L142);
TE2_q_a[8]_PORT_A_address_reg = DFFE(TE2_q_a[8]_PORT_A_address, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_write_enable = LF1L181;
TE2_q_a[8]_PORT_A_write_enable_reg = DFFE(TE2_q_a[8]_PORT_A_write_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_read_enable = !LF1L181;
TE2_q_a[8]_PORT_A_read_enable_reg = DFFE(TE2_q_a[8]_PORT_A_read_enable, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_PORT_A_byte_mask = BUS(LF1L144, LF1L145);
TE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(TE2_q_a[8]_PORT_A_byte_mask, TE2_q_a[8]_clock_0, , , TE2_q_a[8]_clock_enable_0);
TE2_q_a[8]_clock_0 = GLOBAL(A1L23);
TE2_q_a[8]_clock_enable_0 = LF1_ociram_reset_req;
TE2_q_a[8]_PORT_A_data_out = MEMORY(TE2_q_a[8]_PORT_A_data_in_reg, , TE2_q_a[8]_PORT_A_address_reg, , TE2_q_a[8]_PORT_A_write_enable_reg, TE2_q_a[8]_PORT_A_read_enable_reg, , , TE2_q_a[8]_PORT_A_byte_mask_reg, , TE2_q_a[8]_clock_0, , TE2_q_a[8]_clock_enable_0, , , , , );
TE2_q_a[9] = TE2_q_a[8]_PORT_A_data_out[1];


--NF1_sr[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[23] at FF_X13_Y3_N2
--register power-up is low

NF1_sr[23] = DFFEAS(NF1L91, A1L5,  ,  , NF1L47,  ,  , NF1L43,  );


--BF1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[21] at FF_X12_Y3_N32
--register power-up is low

BF1_break_readreg[21] = DFFEAS(BF1L37, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--LF1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[21] at FF_X19_Y3_N22
--register power-up is low

LF1_MonDReg[21] = DFFEAS(LF1L89, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[21],  , LF1L69, MF1_take_action_ocimem_b);


--WB6_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X25_Y2_N1
--register power-up is low

WB6_av_readdata_pre[16] = DFFEAS(V2L30, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , RB4_counter_reg_bit[0],  ,  , V2_read_0);


--UE1L138 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~81 at LABCELL_X37_Y6_N51
UE1L138_adder_eqn = ( UE1L494Q ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[16]) ) + ( UE1L95 );
UE1L138 = SUM(UE1L138_adder_eqn);

--UE1L139 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~82 at LABCELL_X37_Y6_N51
UE1L139_adder_eqn = ( UE1L494Q ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[16]) ) + ( UE1L95 );
UE1L139 = CARRY(UE1L139_adder_eqn);


--T1_rw is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|rw at FF_X17_Y9_N1
--register power-up is low

T1_rw = DFFEAS(T1L82, GLOBAL(A1L23),  ,  ,  , VCC,  ,  , WF1_r_sync_rst);


--T2_rw is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|rw at FF_X21_Y4_N37
--register power-up is low

T2_rw = DFFEAS(T2L77, GLOBAL(A1L23),  ,  ,  , VCC,  ,  , WF2_r_sync_rst);


--T1_write_data[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[7] at FF_X9_Y7_N4
--register power-up is low

T1_write_data[7] = DFFEAS(T1L109, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[7],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[7] at FF_X25_Y7_N41
--register power-up is low

T2_write_data[7] = DFFEAS(T2L104, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[7],  , WF2_r_sync_rst, !VB4_use_reg);


--T1_byte_enable[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|byte_enable[1] at FF_X10_Y8_N25
--register power-up is low

T1_byte_enable[1] = DFFEAS(VB3L43, GLOBAL(A1L23),  ,  ,  ,  ,  , WF1_r_sync_rst,  );


--T2_byte_enable[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|byte_enable[1] at FF_X31_Y3_N25
--register power-up is low

T2_byte_enable[1] = DFFEAS(VB4L42, GLOBAL(A1L23),  ,  ,  ,  ,  , WF2_r_sync_rst,  );


--T1_address[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[1] at FF_X18_Y9_N49
--register power-up is low

T1_address[1] = DFFEAS(VB3L44, GLOBAL(A1L23),  ,  ,  ,  ,  , WF1_r_sync_rst,  );


--T2_address[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[1] at FF_X23_Y7_N2
--register power-up is low

T2_address[1] = DFFEAS(VB4L43, GLOBAL(A1L23),  ,  ,  ,  ,  , WF2_r_sync_rst,  );


--T1_address[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[2] at FF_X17_Y8_N40
--register power-up is low

T1_address[2] = DFFEAS(VB3L45, GLOBAL(A1L23),  ,  ,  ,  ,  , WF1_r_sync_rst,  );


--T2_address[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[2] at FF_X23_Y6_N13
--register power-up is low

T2_address[2] = DFFEAS(VB4L44, GLOBAL(A1L23),  ,  ,  ,  ,  , WF2_r_sync_rst,  );


--T1_address[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[3] at FF_X16_Y7_N49
--register power-up is low

T1_address[3] = DFFEAS(VB3L46, GLOBAL(A1L23),  ,  ,  ,  ,  , WF1_r_sync_rst,  );


--T2_address[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[3] at FF_X23_Y7_N8
--register power-up is low

T2_address[3] = DFFEAS(VB4L45, GLOBAL(A1L23),  ,  ,  ,  ,  , WF2_r_sync_rst,  );


--T1_address[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[4] at FF_X13_Y9_N26
--register power-up is low

T1_address[4] = DFFEAS(VB3L47, GLOBAL(A1L23),  ,  ,  ,  ,  , WF1_r_sync_rst,  );


--T2_address[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[4] at FF_X23_Y7_N17
--register power-up is low

T2_address[4] = DFFEAS(VB4L46, GLOBAL(A1L23),  ,  ,  ,  ,  , WF2_r_sync_rst,  );


--T1_address[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[5] at FF_X13_Y9_N10
--register power-up is low

T1_address[5] = DFFEAS(VB3L48, GLOBAL(A1L23),  ,  ,  ,  ,  , WF1_r_sync_rst,  );


--T2_address[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[5] at FF_X22_Y6_N7
--register power-up is low

T2_address[5] = DFFEAS(VB4L47, GLOBAL(A1L23),  ,  ,  ,  ,  , WF2_r_sync_rst,  );


--T1_address[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[6] at FF_X17_Y7_N34
--register power-up is low

T1_address[6] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , VB3L49,  , WF1_r_sync_rst, VCC);


--T2_address[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[6] at FF_X23_Y6_N10
--register power-up is low

T2_address[6] = DFFEAS(VB4L48, GLOBAL(A1L23),  ,  ,  ,  ,  , WF2_r_sync_rst,  );


--T1_address[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[7] at FF_X13_Y9_N52
--register power-up is low

T1_address[7] = DFFEAS(VB3L50, GLOBAL(A1L23),  ,  ,  ,  ,  , WF1_r_sync_rst,  );


--T2_address[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[7] at FF_X22_Y6_N52
--register power-up is low

T2_address[7] = DFFEAS(VB4L49, GLOBAL(A1L23),  ,  ,  ,  ,  , WF2_r_sync_rst,  );


--T1_address[8] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[8] at FF_X13_Y9_N7
--register power-up is low

T1_address[8] = DFFEAS(VB3L51, GLOBAL(A1L23),  ,  ,  ,  ,  , WF1_r_sync_rst,  );


--T2_address[8] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[8] at FF_X22_Y6_N49
--register power-up is low

T2_address[8] = DFFEAS(VB4L50, GLOBAL(A1L23),  ,  ,  ,  ,  , WF2_r_sync_rst,  );


--T1_address[9] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[9] at FF_X13_Y9_N28
--register power-up is low

T1_address[9] = DFFEAS(VB3L52, GLOBAL(A1L23),  ,  ,  ,  ,  , WF1_r_sync_rst,  );


--T2_address[9] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[9] at FF_X24_Y6_N38
--register power-up is low

T2_address[9] = DFFEAS(VB4L51, GLOBAL(A1L23),  ,  ,  ,  ,  , WF2_r_sync_rst,  );


--T1_address[10] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[10] at FF_X13_Y9_N49
--register power-up is low

T1_address[10] = DFFEAS(VB3L53, GLOBAL(A1L23),  ,  ,  ,  ,  , WF1_r_sync_rst,  );


--T2_address[10] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[10] at FF_X22_Y6_N58
--register power-up is low

T2_address[10] = DFFEAS(VB4L52, GLOBAL(A1L23),  ,  ,  ,  ,  , WF2_r_sync_rst,  );


--RD1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X8_Y6_N40
--register power-up is low

RD1_readdata[27] = DFFEAS(RD1L73, GLOBAL(A1L23),  ,  ,  , TE1_q_a[27],  ,  , !RD1_address[8]);


--RD1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X9_Y6_N58
--register power-up is low

RD1_readdata[28] = DFFEAS(RD1L75, GLOBAL(A1L23),  ,  ,  , TE1_q_a[28],  ,  , !RD1_address[8]);


--RD1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X8_Y6_N55
--register power-up is low

RD1_readdata[29] = DFFEAS(RD1L77, GLOBAL(A1L23),  ,  ,  , TE1_q_a[29],  ,  , !RD1_address[8]);


--RD1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X8_Y6_N58
--register power-up is low

RD1_readdata[30] = DFFEAS(RD1L79, GLOBAL(A1L23),  ,  ,  , TE1_q_a[30],  ,  , !RD1_address[8]);


--RD1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X9_Y6_N7
--register power-up is low

RD1_readdata[31] = DFFEAS(RD1L81, GLOBAL(A1L23),  ,  ,  , TE1_q_a[31],  ,  , !RD1_address[8]);


--AG1_q_a[5] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[5] at M10K_X26_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 5
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
AG1_q_a[5]_PORT_A_data_in = BUS(E1L24, E1L27, E1L28, E1L29, E1L32);
AG1_q_a[5]_PORT_A_data_in_reg = DFFE(AG1_q_a[5]_PORT_A_data_in, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[5]_PORT_A_address_reg = DFFE(AG1_q_a[5]_PORT_A_address, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[5]_PORT_A_write_enable_reg = DFFE(AG1_q_a[5]_PORT_A_write_enable, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_read_enable = VCC;
AG1_q_a[5]_PORT_A_read_enable_reg = DFFE(AG1_q_a[5]_PORT_A_read_enable, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_clock_0 = GLOBAL(A1L23);
AG1_q_a[5]_PORT_A_data_out = MEMORY(AG1_q_a[5]_PORT_A_data_in_reg, , AG1_q_a[5]_PORT_A_address_reg, , AG1_q_a[5]_PORT_A_write_enable_reg, AG1_q_a[5]_PORT_A_read_enable_reg, , , , , AG1_q_a[5]_clock_0, , , , , , , );
AG1_q_a[5]_PORT_A_data_out_reg = DFFE(AG1_q_a[5]_PORT_A_data_out, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5] = AG1_q_a[5]_PORT_A_data_out_reg[0];

--AG1_q_a[13] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[13] at M10K_X26_Y9_N0
AG1_q_a[5]_PORT_A_data_in = BUS(E1L24, E1L27, E1L28, E1L29, E1L32);
AG1_q_a[5]_PORT_A_data_in_reg = DFFE(AG1_q_a[5]_PORT_A_data_in, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[5]_PORT_A_address_reg = DFFE(AG1_q_a[5]_PORT_A_address, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[5]_PORT_A_write_enable_reg = DFFE(AG1_q_a[5]_PORT_A_write_enable, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_read_enable = VCC;
AG1_q_a[5]_PORT_A_read_enable_reg = DFFE(AG1_q_a[5]_PORT_A_read_enable, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_clock_0 = GLOBAL(A1L23);
AG1_q_a[5]_PORT_A_data_out = MEMORY(AG1_q_a[5]_PORT_A_data_in_reg, , AG1_q_a[5]_PORT_A_address_reg, , AG1_q_a[5]_PORT_A_write_enable_reg, AG1_q_a[5]_PORT_A_read_enable_reg, , , , , AG1_q_a[5]_clock_0, , , , , , , );
AG1_q_a[5]_PORT_A_data_out_reg = DFFE(AG1_q_a[5]_PORT_A_data_out, AG1_q_a[5]_clock_0, , , );
AG1_q_a[13] = AG1_q_a[5]_PORT_A_data_out_reg[4];

--AG1_q_a[10] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[10] at M10K_X26_Y9_N0
AG1_q_a[5]_PORT_A_data_in = BUS(E1L24, E1L27, E1L28, E1L29, E1L32);
AG1_q_a[5]_PORT_A_data_in_reg = DFFE(AG1_q_a[5]_PORT_A_data_in, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[5]_PORT_A_address_reg = DFFE(AG1_q_a[5]_PORT_A_address, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[5]_PORT_A_write_enable_reg = DFFE(AG1_q_a[5]_PORT_A_write_enable, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_read_enable = VCC;
AG1_q_a[5]_PORT_A_read_enable_reg = DFFE(AG1_q_a[5]_PORT_A_read_enable, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_clock_0 = GLOBAL(A1L23);
AG1_q_a[5]_PORT_A_data_out = MEMORY(AG1_q_a[5]_PORT_A_data_in_reg, , AG1_q_a[5]_PORT_A_address_reg, , AG1_q_a[5]_PORT_A_write_enable_reg, AG1_q_a[5]_PORT_A_read_enable_reg, , , , , AG1_q_a[5]_clock_0, , , , , , , );
AG1_q_a[5]_PORT_A_data_out_reg = DFFE(AG1_q_a[5]_PORT_A_data_out, AG1_q_a[5]_clock_0, , , );
AG1_q_a[10] = AG1_q_a[5]_PORT_A_data_out_reg[3];

--AG1_q_a[9] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[9] at M10K_X26_Y9_N0
AG1_q_a[5]_PORT_A_data_in = BUS(E1L24, E1L27, E1L28, E1L29, E1L32);
AG1_q_a[5]_PORT_A_data_in_reg = DFFE(AG1_q_a[5]_PORT_A_data_in, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[5]_PORT_A_address_reg = DFFE(AG1_q_a[5]_PORT_A_address, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[5]_PORT_A_write_enable_reg = DFFE(AG1_q_a[5]_PORT_A_write_enable, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_read_enable = VCC;
AG1_q_a[5]_PORT_A_read_enable_reg = DFFE(AG1_q_a[5]_PORT_A_read_enable, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_clock_0 = GLOBAL(A1L23);
AG1_q_a[5]_PORT_A_data_out = MEMORY(AG1_q_a[5]_PORT_A_data_in_reg, , AG1_q_a[5]_PORT_A_address_reg, , AG1_q_a[5]_PORT_A_write_enable_reg, AG1_q_a[5]_PORT_A_read_enable_reg, , , , , AG1_q_a[5]_clock_0, , , , , , , );
AG1_q_a[5]_PORT_A_data_out_reg = DFFE(AG1_q_a[5]_PORT_A_data_out, AG1_q_a[5]_clock_0, , , );
AG1_q_a[9] = AG1_q_a[5]_PORT_A_data_out_reg[2];

--AG1_q_a[8] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[8] at M10K_X26_Y9_N0
AG1_q_a[5]_PORT_A_data_in = BUS(E1L24, E1L27, E1L28, E1L29, E1L32);
AG1_q_a[5]_PORT_A_data_in_reg = DFFE(AG1_q_a[5]_PORT_A_data_in, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[5]_PORT_A_address_reg = DFFE(AG1_q_a[5]_PORT_A_address, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[5]_PORT_A_write_enable_reg = DFFE(AG1_q_a[5]_PORT_A_write_enable, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_PORT_A_read_enable = VCC;
AG1_q_a[5]_PORT_A_read_enable_reg = DFFE(AG1_q_a[5]_PORT_A_read_enable, AG1_q_a[5]_clock_0, , , );
AG1_q_a[5]_clock_0 = GLOBAL(A1L23);
AG1_q_a[5]_PORT_A_data_out = MEMORY(AG1_q_a[5]_PORT_A_data_in_reg, , AG1_q_a[5]_PORT_A_address_reg, , AG1_q_a[5]_PORT_A_write_enable_reg, AG1_q_a[5]_PORT_A_read_enable_reg, , , , , AG1_q_a[5]_clock_0, , , , , , , );
AG1_q_a[5]_PORT_A_data_out_reg = DFFE(AG1_q_a[5]_PORT_A_data_out, AG1_q_a[5]_clock_0, , , );
AG1_q_a[8] = AG1_q_a[5]_PORT_A_data_out_reg[1];


--WB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X11_Y6_N4
--register power-up is low

WB1_av_readdata_pre[17] = DFFEAS(V1L34, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RB2_counter_reg_bit[1],  ,  , V1_read_0);


--WB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X11_Y6_N7
--register power-up is low

WB1_av_readdata_pre[18] = DFFEAS(V1L38, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RB2_counter_reg_bit[2],  ,  , V1_read_0);


--WB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X11_Y6_N16
--register power-up is low

WB1_av_readdata_pre[21] = DFFEAS(V1L42, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RB2_counter_reg_bit[5],  ,  , V1_read_0);


--WB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X11_Y6_N13
--register power-up is low

WB1_av_readdata_pre[20] = DFFEAS(V1L46, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RB2_counter_reg_bit[4],  ,  , V1_read_0);


--WB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X11_Y6_N10
--register power-up is low

WB1_av_readdata_pre[19] = DFFEAS(V1L50, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RB2_counter_reg_bit[3],  ,  , V1_read_0);


--WB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X11_Y6_N19
--register power-up is low

WB1_av_readdata_pre[22] = DFFEAS(V1L54, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , NB2_b_full,  ,  , V1_read_0);


--ND1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X11_Y10_N58
--register power-up is low

ND1_E_shift_rot_result[19] = DFFEAS(ND1L462, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1L498Q,  ,  , ND1_E_new_inst);


--ND1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X11_Y10_N16
--register power-up is low

ND1_E_shift_rot_result[30] = DFFEAS(ND1L473, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[30],  ,  , ND1_E_new_inst);


--AG1_q_a[2] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[2] at M10K_X26_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 5
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
AG1_q_a[2]_PORT_A_data_in = BUS(E1L21, E1L25, E1L30, E1L31, E1L33);
AG1_q_a[2]_PORT_A_data_in_reg = DFFE(AG1_q_a[2]_PORT_A_data_in, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[2]_PORT_A_address_reg = DFFE(AG1_q_a[2]_PORT_A_address, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[2]_PORT_A_write_enable_reg = DFFE(AG1_q_a[2]_PORT_A_write_enable, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_read_enable = VCC;
AG1_q_a[2]_PORT_A_read_enable_reg = DFFE(AG1_q_a[2]_PORT_A_read_enable, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_clock_0 = GLOBAL(A1L23);
AG1_q_a[2]_PORT_A_data_out = MEMORY(AG1_q_a[2]_PORT_A_data_in_reg, , AG1_q_a[2]_PORT_A_address_reg, , AG1_q_a[2]_PORT_A_write_enable_reg, AG1_q_a[2]_PORT_A_read_enable_reg, , , , , AG1_q_a[2]_clock_0, , , , , , , );
AG1_q_a[2]_PORT_A_data_out_reg = DFFE(AG1_q_a[2]_PORT_A_data_out, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2] = AG1_q_a[2]_PORT_A_data_out_reg[0];

--AG1_q_a[14] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[14] at M10K_X26_Y7_N0
AG1_q_a[2]_PORT_A_data_in = BUS(E1L21, E1L25, E1L30, E1L31, E1L33);
AG1_q_a[2]_PORT_A_data_in_reg = DFFE(AG1_q_a[2]_PORT_A_data_in, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[2]_PORT_A_address_reg = DFFE(AG1_q_a[2]_PORT_A_address, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[2]_PORT_A_write_enable_reg = DFFE(AG1_q_a[2]_PORT_A_write_enable, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_read_enable = VCC;
AG1_q_a[2]_PORT_A_read_enable_reg = DFFE(AG1_q_a[2]_PORT_A_read_enable, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_clock_0 = GLOBAL(A1L23);
AG1_q_a[2]_PORT_A_data_out = MEMORY(AG1_q_a[2]_PORT_A_data_in_reg, , AG1_q_a[2]_PORT_A_address_reg, , AG1_q_a[2]_PORT_A_write_enable_reg, AG1_q_a[2]_PORT_A_read_enable_reg, , , , , AG1_q_a[2]_clock_0, , , , , , , );
AG1_q_a[2]_PORT_A_data_out_reg = DFFE(AG1_q_a[2]_PORT_A_data_out, AG1_q_a[2]_clock_0, , , );
AG1_q_a[14] = AG1_q_a[2]_PORT_A_data_out_reg[4];

--AG1_q_a[12] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[12] at M10K_X26_Y7_N0
AG1_q_a[2]_PORT_A_data_in = BUS(E1L21, E1L25, E1L30, E1L31, E1L33);
AG1_q_a[2]_PORT_A_data_in_reg = DFFE(AG1_q_a[2]_PORT_A_data_in, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[2]_PORT_A_address_reg = DFFE(AG1_q_a[2]_PORT_A_address, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[2]_PORT_A_write_enable_reg = DFFE(AG1_q_a[2]_PORT_A_write_enable, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_read_enable = VCC;
AG1_q_a[2]_PORT_A_read_enable_reg = DFFE(AG1_q_a[2]_PORT_A_read_enable, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_clock_0 = GLOBAL(A1L23);
AG1_q_a[2]_PORT_A_data_out = MEMORY(AG1_q_a[2]_PORT_A_data_in_reg, , AG1_q_a[2]_PORT_A_address_reg, , AG1_q_a[2]_PORT_A_write_enable_reg, AG1_q_a[2]_PORT_A_read_enable_reg, , , , , AG1_q_a[2]_clock_0, , , , , , , );
AG1_q_a[2]_PORT_A_data_out_reg = DFFE(AG1_q_a[2]_PORT_A_data_out, AG1_q_a[2]_clock_0, , , );
AG1_q_a[12] = AG1_q_a[2]_PORT_A_data_out_reg[3];

--AG1_q_a[11] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[11] at M10K_X26_Y7_N0
AG1_q_a[2]_PORT_A_data_in = BUS(E1L21, E1L25, E1L30, E1L31, E1L33);
AG1_q_a[2]_PORT_A_data_in_reg = DFFE(AG1_q_a[2]_PORT_A_data_in, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[2]_PORT_A_address_reg = DFFE(AG1_q_a[2]_PORT_A_address, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[2]_PORT_A_write_enable_reg = DFFE(AG1_q_a[2]_PORT_A_write_enable, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_read_enable = VCC;
AG1_q_a[2]_PORT_A_read_enable_reg = DFFE(AG1_q_a[2]_PORT_A_read_enable, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_clock_0 = GLOBAL(A1L23);
AG1_q_a[2]_PORT_A_data_out = MEMORY(AG1_q_a[2]_PORT_A_data_in_reg, , AG1_q_a[2]_PORT_A_address_reg, , AG1_q_a[2]_PORT_A_write_enable_reg, AG1_q_a[2]_PORT_A_read_enable_reg, , , , , AG1_q_a[2]_clock_0, , , , , , , );
AG1_q_a[2]_PORT_A_data_out_reg = DFFE(AG1_q_a[2]_PORT_A_data_out, AG1_q_a[2]_clock_0, , , );
AG1_q_a[11] = AG1_q_a[2]_PORT_A_data_out_reg[2];

--AG1_q_a[6] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[6] at M10K_X26_Y7_N0
AG1_q_a[2]_PORT_A_data_in = BUS(E1L21, E1L25, E1L30, E1L31, E1L33);
AG1_q_a[2]_PORT_A_data_in_reg = DFFE(AG1_q_a[2]_PORT_A_data_in, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[2]_PORT_A_address_reg = DFFE(AG1_q_a[2]_PORT_A_address, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[2]_PORT_A_write_enable_reg = DFFE(AG1_q_a[2]_PORT_A_write_enable, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_PORT_A_read_enable = VCC;
AG1_q_a[2]_PORT_A_read_enable_reg = DFFE(AG1_q_a[2]_PORT_A_read_enable, AG1_q_a[2]_clock_0, , , );
AG1_q_a[2]_clock_0 = GLOBAL(A1L23);
AG1_q_a[2]_PORT_A_data_out = MEMORY(AG1_q_a[2]_PORT_A_data_in_reg, , AG1_q_a[2]_PORT_A_address_reg, , AG1_q_a[2]_PORT_A_write_enable_reg, AG1_q_a[2]_PORT_A_read_enable_reg, , , , , AG1_q_a[2]_clock_0, , , , , , , );
AG1_q_a[2]_PORT_A_data_out_reg = DFFE(AG1_q_a[2]_PORT_A_data_out, AG1_q_a[2]_clock_0, , , );
AG1_q_a[6] = AG1_q_a[2]_PORT_A_data_out_reg[1];


--UE1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[30] at FF_X39_Y5_N2
--register power-up is low

UE1_E_shift_rot_result[30] = DFFEAS(UE1L472, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[30],  ,  , UE1_E_new_inst);


--XE1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[27] at FF_X25_Y3_N2
--register power-up is low

XE1_readdata[27] = DFFEAS(XE1L70, GLOBAL(A1L23),  ,  ,  , TE2_q_a[27],  ,  , !XE1_address[8]);


--XE1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[28] at FF_X23_Y3_N4
--register power-up is low

XE1_readdata[28] = DFFEAS(XE1L72, GLOBAL(A1L23),  ,  ,  , TE2_q_a[28],  ,  , !XE1_address[8]);


--XE1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[29] at FF_X23_Y3_N46
--register power-up is low

XE1_readdata[29] = DFFEAS(XE1L74, GLOBAL(A1L23),  ,  ,  , TE2_q_a[29],  ,  , !XE1_address[8]);


--XE1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[30] at FF_X23_Y3_N13
--register power-up is low

XE1_readdata[30] = DFFEAS(XE1L76, GLOBAL(A1L23),  ,  ,  , TE2_q_a[30],  ,  , !XE1_address[8]);


--XE1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[31] at FF_X16_Y3_N52
--register power-up is low

XE1_readdata[31] = DFFEAS(XE1L78, GLOBAL(A1L23),  ,  ,  , TE2_q_a[31],  ,  , !XE1_address[8]);


--WB6_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X25_Y2_N7
--register power-up is low

WB6_av_readdata_pre[18] = DFFEAS(V2L34, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , RB4_counter_reg_bit[2],  ,  , V2_read_0);


--WB6_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X25_Y2_N4
--register power-up is low

WB6_av_readdata_pre[17] = DFFEAS(V2L38, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , RB4_counter_reg_bit[1],  ,  , V2_read_0);


--UE1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[19] at FF_X39_Y5_N29
--register power-up is low

UE1_E_shift_rot_result[19] = DFFEAS(UE1L461, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[19],  ,  , UE1_E_new_inst);


--WB6_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X25_Y2_N19
--register power-up is low

WB6_av_readdata_pre[22] = DFFEAS(V2L42, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , NB4_b_full,  ,  , V2_read_0);


--WB6_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X25_Y2_N16
--register power-up is low

WB6_av_readdata_pre[21] = DFFEAS(V2L46, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , RB4L34Q,  ,  , V2_read_0);


--WB6_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X25_Y2_N13
--register power-up is low

WB6_av_readdata_pre[20] = DFFEAS(V2L50, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , RB4_counter_reg_bit[4],  ,  , V2_read_0);


--WB6_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X25_Y2_N10
--register power-up is low

WB6_av_readdata_pre[19] = DFFEAS(V2L54, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , RB4L31Q,  ,  , V2_read_0);


--T1_write_data[0] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[0] at FF_X9_Y7_N43
--register power-up is low

T1_write_data[0] = DFFEAS(T1L95, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[0],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[0] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[0] at FF_X25_Y7_N8
--register power-up is low

T2_write_data[0] = DFFEAS(T2L90, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[0],  , WF2_r_sync_rst, !VB4_use_reg);


--ND1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at LABCELL_X10_Y10_N30
ND1L142_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[29]) ) + ( ND1_E_src1[29] ) + ( ND1L191 );
ND1L142 = SUM(ND1L142_adder_eqn);

--ND1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at LABCELL_X10_Y10_N30
ND1L143_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[29]) ) + ( ND1_E_src1[29] ) + ( ND1L191 );
ND1L143 = CARRY(ND1L143_adder_eqn);


--ND1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X11_Y10_N35
--register power-up is low

ND1_E_shift_rot_result[21] = DFFEAS(ND1L464, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[21],  ,  , ND1_E_new_inst);


--ND1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at LABCELL_X10_Y10_N6
ND1L146_adder_eqn = ( ND1_E_src1[21] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[21]) ) + ( ND1L151 );
ND1L146 = SUM(ND1L146_adder_eqn);

--ND1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at LABCELL_X10_Y10_N6
ND1L147_adder_eqn = ( ND1_E_src1[21] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[21]) ) + ( ND1L151 );
ND1L147 = CARRY(ND1L147_adder_eqn);


--ND1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X11_Y10_N55
--register power-up is low

ND1_E_shift_rot_result[20] = DFFEAS(ND1L463, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[20],  ,  , ND1_E_new_inst);


--ND1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at LABCELL_X10_Y10_N3
ND1L150_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[20]) ) + ( ND1_E_src1[20] ) + ( ND1L155 );
ND1L150 = SUM(ND1L150_adder_eqn);

--ND1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at LABCELL_X10_Y10_N3
ND1L151_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[20]) ) + ( ND1_E_src1[20] ) + ( ND1L155 );
ND1L151 = CARRY(ND1L151_adder_eqn);


--ND1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at LABCELL_X10_Y10_N0
ND1L154_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[19]) ) + ( ND1L498Q ) + ( ND1L159 );
ND1L154 = SUM(ND1L154_adder_eqn);

--ND1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at LABCELL_X10_Y10_N0
ND1L155_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[19]) ) + ( ND1L498Q ) + ( ND1L159 );
ND1L155 = CARRY(ND1L155_adder_eqn);


--ND1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at LABCELL_X10_Y11_N57
ND1L158_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[18]) ) + ( ND1_E_src1[18] ) + ( ND1L163 );
ND1L158 = SUM(ND1L158_adder_eqn);

--ND1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at LABCELL_X10_Y11_N57
ND1L159_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[18]) ) + ( ND1_E_src1[18] ) + ( ND1L163 );
ND1L159 = CARRY(ND1L159_adder_eqn);


--ND1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at LABCELL_X10_Y11_N54
ND1L162_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[17]) ) + ( ND1L494Q ) + ( ND1L139 );
ND1L162 = SUM(ND1L162_adder_eqn);

--ND1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at LABCELL_X10_Y11_N54
ND1L163_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[17]) ) + ( ND1L494Q ) + ( ND1L139 );
ND1L163 = CARRY(ND1L163_adder_eqn);


--ND1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X11_Y10_N53
--register power-up is low

ND1_E_shift_rot_result[23] = DFFEAS(ND1L466, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[23],  ,  , ND1_E_new_inst);


--ND1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at LABCELL_X10_Y10_N12
ND1L166_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[23]) ) + ( ND1_E_src1[23] ) + ( ND1L171 );
ND1L166 = SUM(ND1L166_adder_eqn);

--ND1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at LABCELL_X10_Y10_N12
ND1L167_adder_eqn = ( !ND1_E_alu_sub $ (!ND1_E_src2[23]) ) + ( ND1_E_src1[23] ) + ( ND1L171 );
ND1L167 = CARRY(ND1L167_adder_eqn);


--ND1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X11_Y10_N32
--register power-up is low

ND1_E_shift_rot_result[22] = DFFEAS(ND1L465, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[22],  ,  , ND1_E_new_inst);


--ND1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at LABCELL_X10_Y10_N9
ND1L170_adder_eqn = ( ND1_E_src1[22] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[22]) ) + ( ND1L147 );
ND1L170 = SUM(ND1L170_adder_eqn);

--ND1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at LABCELL_X10_Y10_N9
ND1L171_adder_eqn = ( ND1_E_src1[22] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[22]) ) + ( ND1L147 );
ND1L171 = CARRY(ND1L171_adder_eqn);


--ND1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X11_Y10_N23
--register power-up is low

ND1_E_shift_rot_result[25] = DFFEAS(ND1L468, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[25],  ,  , ND1_E_new_inst);


--ND1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at LABCELL_X10_Y10_N18
ND1L174_adder_eqn = ( ND1_E_src1[25] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[25]) ) + ( ND1L179 );
ND1L174 = SUM(ND1L174_adder_eqn);

--ND1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at LABCELL_X10_Y10_N18
ND1L175_adder_eqn = ( ND1_E_src1[25] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[25]) ) + ( ND1L179 );
ND1L175 = CARRY(ND1L175_adder_eqn);


--ND1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X11_Y10_N49
--register power-up is low

ND1_E_shift_rot_result[24] = DFFEAS(ND1L467, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[24],  ,  , ND1_E_new_inst);


--ND1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at LABCELL_X10_Y10_N15
ND1L178_adder_eqn = ( ND1_E_src1[24] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[24]) ) + ( ND1L167 );
ND1L178 = SUM(ND1L178_adder_eqn);

--ND1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at LABCELL_X10_Y10_N15
ND1L179_adder_eqn = ( ND1_E_src1[24] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[24]) ) + ( ND1L167 );
ND1L179 = CARRY(ND1L179_adder_eqn);


--ND1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X11_Y10_N41
--register power-up is low

ND1_E_shift_rot_result[27] = DFFEAS(ND1L470, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[27],  ,  , ND1_E_new_inst);


--ND1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at LABCELL_X10_Y10_N24
ND1L182_adder_eqn = ( ND1_E_src1[27] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[27]) ) + ( ND1L187 );
ND1L182 = SUM(ND1L182_adder_eqn);

--ND1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at LABCELL_X10_Y10_N24
ND1L183_adder_eqn = ( ND1_E_src1[27] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[27]) ) + ( ND1L187 );
ND1L183 = CARRY(ND1L183_adder_eqn);


--ND1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X11_Y10_N19
--register power-up is low

ND1_E_shift_rot_result[26] = DFFEAS(ND1L469, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[26],  ,  , ND1_E_new_inst);


--ND1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at LABCELL_X10_Y10_N21
ND1L186_adder_eqn = ( ND1_E_src1[26] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[26]) ) + ( ND1L175 );
ND1L186 = SUM(ND1L186_adder_eqn);

--ND1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at LABCELL_X10_Y10_N21
ND1L187_adder_eqn = ( ND1_E_src1[26] ) + ( !ND1_E_alu_sub $ (!ND1_E_src2[26]) ) + ( ND1L175 );
ND1L187 = CARRY(ND1L187_adder_eqn);


--ND1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X11_Y10_N14
--register power-up is low

ND1_E_shift_rot_result[29] = DFFEAS(ND1L472, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[29],  ,  , ND1_E_new_inst);


--ND1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X11_Y10_N38
--register power-up is low

ND1_E_shift_rot_result[28] = DFFEAS(ND1L471, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[28],  ,  , ND1_E_new_inst);


--ND1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at LABCELL_X10_Y10_N27
ND1L190_adder_eqn = ( !ND1_E_alu_sub $ (!ND1L556Q) ) + ( ND1_E_src1[28] ) + ( ND1L183 );
ND1L190 = SUM(ND1L190_adder_eqn);

--ND1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at LABCELL_X10_Y10_N27
ND1L191_adder_eqn = ( !ND1_E_alu_sub $ (!ND1L556Q) ) + ( ND1_E_src1[28] ) + ( ND1L183 );
ND1L191 = CARRY(ND1L191_adder_eqn);


--KE1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X1_Y5_N5
--register power-up is low

KE1_sr[10] = DFFEAS(KE1L93, A1L5,  ,  , KE1L21,  ,  , KE1L20,  );


--XD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X4_Y5_N22
--register power-up is low

XD1_break_readreg[8] = DFFEAS(XD1L17, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--AG1_q_a[1] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[1] at M10K_X26_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 5
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
AG1_q_a[1]_PORT_A_data_in = BUS(E1L20, , , , );
AG1_q_a[1]_PORT_A_data_in_reg = DFFE(AG1_q_a[1]_PORT_A_data_in, AG1_q_a[1]_clock_0, , , );
AG1_q_a[1]_PORT_A_address = BUS(E1L12, E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8, E1L9, E1L10);
AG1_q_a[1]_PORT_A_address_reg = DFFE(AG1_q_a[1]_PORT_A_address, AG1_q_a[1]_clock_0, , , );
AG1_q_a[1]_PORT_A_write_enable = YF1_ram_wren;
AG1_q_a[1]_PORT_A_write_enable_reg = DFFE(AG1_q_a[1]_PORT_A_write_enable, AG1_q_a[1]_clock_0, , , );
AG1_q_a[1]_PORT_A_read_enable = VCC;
AG1_q_a[1]_PORT_A_read_enable_reg = DFFE(AG1_q_a[1]_PORT_A_read_enable, AG1_q_a[1]_clock_0, , , );
AG1_q_a[1]_clock_0 = GLOBAL(A1L23);
AG1_q_a[1]_PORT_A_data_out = MEMORY(AG1_q_a[1]_PORT_A_data_in_reg, , AG1_q_a[1]_PORT_A_address_reg, , AG1_q_a[1]_PORT_A_write_enable_reg, AG1_q_a[1]_PORT_A_read_enable_reg, , , , , AG1_q_a[1]_clock_0, , , , , , , );
AG1_q_a[1]_PORT_A_data_out_reg = DFFE(AG1_q_a[1]_PORT_A_data_out, AG1_q_a[1]_clock_0, , , );
AG1_q_a[1] = AG1_q_a[1]_PORT_A_data_out_reg[0];


--XD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X4_Y5_N25
--register power-up is low

XD1_break_readreg[15] = DFFEAS(XD1L27, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--GE1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X4_Y6_N49
--register power-up is low

GE1_MonDReg[9] = DFFEAS(GE1L71, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[9],  , GE1L90, JE1_take_action_ocimem_b);


--GE1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X6_Y6_N59
--register power-up is low

GE1_MonDReg[10] = DFFEAS(GE1L74, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[10],  , GE1L90, JE1_take_action_ocimem_b);


--XD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X2_Y6_N56
--register power-up is low

XD1_break_readreg[22] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[22],  , XD1L36, VCC);


--GE1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X4_Y6_N19
--register power-up is low

GE1_MonDReg[22] = DFFEAS(GE1L97, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[22],  , GE1L90, JE1_take_action_ocimem_b);


--KE1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X1_Y5_N23
--register power-up is low

KE1_sr[14] = DFFEAS(KE1L94, A1L5,  ,  , KE1L21,  ,  , KE1L20,  );


--V1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X11_Y6_N0
V1L30_adder_eqn = ( !RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
V1L30 = SUM(V1L30_adder_eqn);

--V1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X11_Y6_N0
V1L31_adder_eqn = ( !RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
V1L31 = CARRY(V1L31_adder_eqn);


--UE1L142 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~85 at LABCELL_X37_Y5_N30
UE1L142_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[29]) ) + ( UE1_E_src1[29] ) + ( UE1L191 );
UE1L142 = SUM(UE1L142_adder_eqn);

--UE1L143 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~86 at LABCELL_X37_Y5_N30
UE1L143_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[29]) ) + ( UE1_E_src1[29] ) + ( UE1L191 );
UE1L143 = CARRY(UE1L143_adder_eqn);


--UE1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[22] at FF_X39_Y5_N35
--register power-up is low

UE1_E_shift_rot_result[22] = DFFEAS(UE1L464, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[22],  ,  , UE1_E_new_inst);


--UE1L146 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~89 at LABCELL_X37_Y5_N9
UE1L146_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[22]) ) + ( UE1_E_src1[22] ) + ( UE1L163 );
UE1L146 = SUM(UE1L146_adder_eqn);

--UE1L147 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~90 at LABCELL_X37_Y5_N9
UE1L147_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[22]) ) + ( UE1_E_src1[22] ) + ( UE1L163 );
UE1L147 = CARRY(UE1L147_adder_eqn);


--UE1L150 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~93 at LABCELL_X37_Y5_N0
UE1L150_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[19]) ) + ( UE1_E_src1[19] ) + ( UE1L155 );
UE1L150 = SUM(UE1L150_adder_eqn);

--UE1L151 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~94 at LABCELL_X37_Y5_N0
UE1L151_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[19]) ) + ( UE1_E_src1[19] ) + ( UE1L155 );
UE1L151 = CARRY(UE1L151_adder_eqn);


--UE1L154 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~97 at LABCELL_X37_Y6_N57
UE1L154_adder_eqn = ( UE1_E_src1[18] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[18]) ) + ( UE1L159 );
UE1L154 = SUM(UE1L154_adder_eqn);

--UE1L155 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~98 at LABCELL_X37_Y6_N57
UE1L155_adder_eqn = ( UE1_E_src1[18] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[18]) ) + ( UE1L159 );
UE1L155 = CARRY(UE1L155_adder_eqn);


--UE1L158 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~101 at LABCELL_X37_Y6_N54
UE1L158_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[17]) ) + ( UE1_E_src1[17] ) + ( UE1L139 );
UE1L158 = SUM(UE1L158_adder_eqn);

--UE1L159 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~102 at LABCELL_X37_Y6_N54
UE1L159_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[17]) ) + ( UE1_E_src1[17] ) + ( UE1L139 );
UE1L159 = CARRY(UE1L159_adder_eqn);


--UE1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[21] at FF_X39_Y5_N25
--register power-up is low

UE1_E_shift_rot_result[21] = DFFEAS(UE1L463, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[21],  ,  , UE1_E_new_inst);


--UE1L162 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~105 at LABCELL_X37_Y5_N6
UE1L162_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[21]) ) + ( UE1_E_src1[21] ) + ( UE1L171 );
UE1L162 = SUM(UE1L162_adder_eqn);

--UE1L163 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~106 at LABCELL_X37_Y5_N6
UE1L163_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[21]) ) + ( UE1_E_src1[21] ) + ( UE1L171 );
UE1L163 = CARRY(UE1L163_adder_eqn);


--UE1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[23] at FF_X39_Y5_N50
--register power-up is low

UE1_E_shift_rot_result[23] = DFFEAS(UE1L465, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[23],  ,  , UE1_E_new_inst);


--UE1L166 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~109 at LABCELL_X37_Y5_N12
UE1L166_adder_eqn = ( UE1_E_src1[23] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[23]) ) + ( UE1L147 );
UE1L166 = SUM(UE1L166_adder_eqn);

--UE1L167 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~110 at LABCELL_X37_Y5_N12
UE1L167_adder_eqn = ( UE1_E_src1[23] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[23]) ) + ( UE1L147 );
UE1L167 = CARRY(UE1L167_adder_eqn);


--UE1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[20] at FF_X39_Y5_N31
--register power-up is low

UE1_E_shift_rot_result[20] = DFFEAS(UE1L462, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[20],  ,  , UE1_E_new_inst);


--UE1L170 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~113 at LABCELL_X37_Y5_N3
UE1L170_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[20]) ) + ( UE1_E_src1[20] ) + ( UE1L151 );
UE1L170 = SUM(UE1L170_adder_eqn);

--UE1L171 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~114 at LABCELL_X37_Y5_N3
UE1L171_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[20]) ) + ( UE1_E_src1[20] ) + ( UE1L151 );
UE1L171 = CARRY(UE1L171_adder_eqn);


--UE1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[25] at FF_X39_Y5_N10
--register power-up is low

UE1_E_shift_rot_result[25] = DFFEAS(UE1L467, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[25],  ,  , UE1_E_new_inst);


--UE1L174 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~117 at LABCELL_X37_Y5_N18
UE1L174_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[25]) ) + ( UE1_E_src1[25] ) + ( UE1L179 );
UE1L174 = SUM(UE1L174_adder_eqn);

--UE1L175 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~118 at LABCELL_X37_Y5_N18
UE1L175_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[25]) ) + ( UE1_E_src1[25] ) + ( UE1L179 );
UE1L175 = CARRY(UE1L175_adder_eqn);


--UE1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[24] at FF_X39_Y5_N53
--register power-up is low

UE1_E_shift_rot_result[24] = DFFEAS(UE1L466, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[24],  ,  , UE1_E_new_inst);


--UE1L178 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~121 at LABCELL_X37_Y5_N15
UE1L178_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[24]) ) + ( UE1_E_src1[24] ) + ( UE1L167 );
UE1L178 = SUM(UE1L178_adder_eqn);

--UE1L179 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~122 at LABCELL_X37_Y5_N15
UE1L179_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[24]) ) + ( UE1_E_src1[24] ) + ( UE1L167 );
UE1L179 = CARRY(UE1L179_adder_eqn);


--UE1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[27] at FF_X39_Y5_N46
--register power-up is low

UE1_E_shift_rot_result[27] = DFFEAS(UE1L469, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[27],  ,  , UE1_E_new_inst);


--UE1L182 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~125 at LABCELL_X37_Y5_N24
UE1L182_adder_eqn = ( UE1_E_src1[27] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[27]) ) + ( UE1L187 );
UE1L182 = SUM(UE1L182_adder_eqn);

--UE1L183 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~126 at LABCELL_X37_Y5_N24
UE1L183_adder_eqn = ( UE1_E_src1[27] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[27]) ) + ( UE1L187 );
UE1L183 = CARRY(UE1L183_adder_eqn);


--UE1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[26] at FF_X39_Y5_N43
--register power-up is low

UE1_E_shift_rot_result[26] = DFFEAS(UE1L468, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[26],  ,  , UE1_E_new_inst);


--UE1L186 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~129 at LABCELL_X37_Y5_N21
UE1L186_adder_eqn = ( UE1_E_src1[26] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[26]) ) + ( UE1L175 );
UE1L186 = SUM(UE1L186_adder_eqn);

--UE1L187 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~130 at LABCELL_X37_Y5_N21
UE1L187_adder_eqn = ( UE1_E_src1[26] ) + ( !UE1_E_alu_sub $ (!UE1_E_src2[26]) ) + ( UE1L175 );
UE1L187 = CARRY(UE1L187_adder_eqn);


--UE1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[29] at FF_X39_Y5_N41
--register power-up is low

UE1_E_shift_rot_result[29] = DFFEAS(UE1L471, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[29],  ,  , UE1_E_new_inst);


--UE1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[28] at FF_X39_Y5_N37
--register power-up is low

UE1_E_shift_rot_result[28] = DFFEAS(UE1L470, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[28],  ,  , UE1_E_new_inst);


--UE1L190 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~133 at LABCELL_X37_Y5_N27
UE1L190_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[28]) ) + ( UE1_E_src1[28] ) + ( UE1L183 );
UE1L190 = SUM(UE1L190_adder_eqn);

--UE1L191 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~134 at LABCELL_X37_Y5_N27
UE1L191_adder_eqn = ( !UE1_E_alu_sub $ (!UE1_E_src2[28]) ) + ( UE1_E_src1[28] ) + ( UE1L183 );
UE1L191 = CARRY(UE1L191_adder_eqn);


--NF1_sr[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[10] at FF_X7_Y3_N50
--register power-up is low

NF1_sr[10] = DFFEAS(NF1L92, A1L5,  ,  , NF1L26,  ,  , NF1L25,  );


--BF1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[8] at FF_X11_Y3_N50
--register power-up is low

BF1_break_readreg[8] = DFFEAS(BF1L17, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--BF1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[15] at FF_X12_Y3_N4
--register power-up is low

BF1_break_readreg[15] = DFFEAS(BF1L27, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--LF1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[9] at FF_X19_Y3_N13
--register power-up is low

LF1_MonDReg[9] = DFFEAS(LF1L67, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[9],  , LF1L69, MF1_take_action_ocimem_b);


--LF1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[10] at FF_X19_Y3_N55
--register power-up is low

LF1_MonDReg[10] = DFFEAS(LF1L70, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[10],  , LF1L69, MF1_take_action_ocimem_b);


--BF1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[22] at FF_X12_Y3_N7
--register power-up is low

BF1_break_readreg[22] = DFFEAS(BF1L39, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--LF1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[22] at FF_X19_Y3_N58
--register power-up is low

LF1_MonDReg[22] = DFFEAS(LF1L91, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[22],  , LF1L69, MF1_take_action_ocimem_b);


--NF1_sr[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[14] at FF_X7_Y3_N20
--register power-up is low

NF1_sr[14] = DFFEAS(NF1L93, A1L5,  ,  , NF1L26,  ,  , NF1L25,  );


--V2L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~1 at MLABCELL_X25_Y2_N0
V2L30_adder_eqn = ( !RB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
V2L30 = SUM(V2L30_adder_eqn);

--V2L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~2 at MLABCELL_X25_Y2_N0
V2L31_adder_eqn = ( !RB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
V2L31 = CARRY(V2L31_adder_eqn);


--VB3_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[7] at FF_X6_Y8_N25
--register power-up is low

VB3_data_reg[7] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_writedata[23],  , VB3_use_reg, VCC);


--VB4_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[7] at FF_X33_Y3_N13
--register power-up is low

VB4_data_reg[7] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_writedata[23],  , VB4_use_reg, VCC);


--QB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at LABCELL_X13_Y5_N30
QB4_counter_comb_bita0_adder_eqn = ( QB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB4_counter_comb_bita0 = SUM(QB4_counter_comb_bita0_adder_eqn);

--QB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at LABCELL_X13_Y5_N30
QB4L3_adder_eqn = ( QB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB4L3 = CARRY(QB4L3_adder_eqn);


--QB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at LABCELL_X13_Y5_N33
QB4_counter_comb_bita1_adder_eqn = ( QB4_counter_reg_bit[1] ) + ( GND ) + ( QB4L3 );
QB4_counter_comb_bita1 = SUM(QB4_counter_comb_bita1_adder_eqn);

--QB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at LABCELL_X13_Y5_N33
QB4L7_adder_eqn = ( QB4_counter_reg_bit[1] ) + ( GND ) + ( QB4L3 );
QB4L7 = CARRY(QB4L7_adder_eqn);


--QB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at LABCELL_X13_Y5_N36
QB4_counter_comb_bita2_adder_eqn = ( QB4_counter_reg_bit[2] ) + ( GND ) + ( QB4L7 );
QB4_counter_comb_bita2 = SUM(QB4_counter_comb_bita2_adder_eqn);

--QB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at LABCELL_X13_Y5_N36
QB4L11_adder_eqn = ( QB4_counter_reg_bit[2] ) + ( GND ) + ( QB4L7 );
QB4L11 = CARRY(QB4L11_adder_eqn);


--QB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at LABCELL_X13_Y5_N39
QB4_counter_comb_bita3_adder_eqn = ( QB4_counter_reg_bit[3] ) + ( GND ) + ( QB4L11 );
QB4_counter_comb_bita3 = SUM(QB4_counter_comb_bita3_adder_eqn);

--QB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at LABCELL_X13_Y5_N39
QB4L15_adder_eqn = ( QB4_counter_reg_bit[3] ) + ( GND ) + ( QB4L11 );
QB4L15 = CARRY(QB4L15_adder_eqn);


--QB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at LABCELL_X13_Y5_N42
QB4_counter_comb_bita4_adder_eqn = ( QB4_counter_reg_bit[4] ) + ( GND ) + ( QB4L15 );
QB4_counter_comb_bita4 = SUM(QB4_counter_comb_bita4_adder_eqn);

--QB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at LABCELL_X13_Y5_N42
QB4L19_adder_eqn = ( QB4_counter_reg_bit[4] ) + ( GND ) + ( QB4L15 );
QB4L19 = CARRY(QB4L19_adder_eqn);


--QB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at LABCELL_X13_Y5_N45
QB4_counter_comb_bita5_adder_eqn = ( QB4_counter_reg_bit[5] ) + ( GND ) + ( QB4L19 );
QB4_counter_comb_bita5 = SUM(QB4_counter_comb_bita5_adder_eqn);


--QB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X15_Y5_N0
QB3_counter_comb_bita0_adder_eqn = ( QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB3_counter_comb_bita0 = SUM(QB3_counter_comb_bita0_adder_eqn);

--QB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X15_Y5_N0
QB3L3_adder_eqn = ( QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB3L3 = CARRY(QB3L3_adder_eqn);


--QB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X15_Y5_N3
QB3_counter_comb_bita1_adder_eqn = ( QB3_counter_reg_bit[1] ) + ( GND ) + ( QB3L3 );
QB3_counter_comb_bita1 = SUM(QB3_counter_comb_bita1_adder_eqn);

--QB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X15_Y5_N3
QB3L7_adder_eqn = ( QB3_counter_reg_bit[1] ) + ( GND ) + ( QB3L3 );
QB3L7 = CARRY(QB3L7_adder_eqn);


--QB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X15_Y5_N6
QB3_counter_comb_bita2_adder_eqn = ( QB3_counter_reg_bit[2] ) + ( GND ) + ( QB3L7 );
QB3_counter_comb_bita2 = SUM(QB3_counter_comb_bita2_adder_eqn);

--QB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X15_Y5_N6
QB3L11_adder_eqn = ( QB3_counter_reg_bit[2] ) + ( GND ) + ( QB3L7 );
QB3L11 = CARRY(QB3L11_adder_eqn);


--QB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X15_Y5_N9
QB3_counter_comb_bita3_adder_eqn = ( QB3_counter_reg_bit[3] ) + ( GND ) + ( QB3L11 );
QB3_counter_comb_bita3 = SUM(QB3_counter_comb_bita3_adder_eqn);

--QB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X15_Y5_N9
QB3L15_adder_eqn = ( QB3_counter_reg_bit[3] ) + ( GND ) + ( QB3L11 );
QB3L15 = CARRY(QB3L15_adder_eqn);


--QB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X15_Y5_N12
QB3_counter_comb_bita4_adder_eqn = ( QB3_counter_reg_bit[4] ) + ( GND ) + ( QB3L15 );
QB3_counter_comb_bita4 = SUM(QB3_counter_comb_bita4_adder_eqn);

--QB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X15_Y5_N12
QB3L19_adder_eqn = ( QB3_counter_reg_bit[4] ) + ( GND ) + ( QB3L15 );
QB3L19 = CARRY(QB3L19_adder_eqn);


--QB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X15_Y5_N15
QB3_counter_comb_bita5_adder_eqn = ( QB3_counter_reg_bit[5] ) + ( GND ) + ( QB3L19 );
QB3_counter_comb_bita5 = SUM(QB3_counter_comb_bita5_adder_eqn);


--T1_write_data[15] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[15] at FF_X11_Y7_N40
--register power-up is low

T1_write_data[15] = DFFEAS(T1L125, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[15],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[15] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[15] at FF_X28_Y3_N37
--register power-up is low

T2_write_data[15] = DFFEAS(T2L120, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[15],  , WF2_r_sync_rst, !VB4_use_reg);


--T1_write_data[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[3] at FF_X9_Y7_N37
--register power-up is low

T1_write_data[3] = DFFEAS(T1L101, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[3],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[3] at FF_X25_Y7_N14
--register power-up is low

T2_write_data[3] = DFFEAS(T2L96, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[3],  , WF2_r_sync_rst, !VB4_use_reg);


--T1_write_data[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[4] at FF_X9_Y7_N58
--register power-up is low

T1_write_data[4] = DFFEAS(T1L103, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[4],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[4] at FF_X25_Y7_N32
--register power-up is low

T2_write_data[4] = DFFEAS(T2L98, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[4],  , WF2_r_sync_rst, !VB4_use_reg);


--T1_write_data[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[5] at FF_X9_Y7_N25
--register power-up is low

T1_write_data[5] = DFFEAS(T1L105, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[5],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[5] at FF_X25_Y7_N5
--register power-up is low

T2_write_data[5] = DFFEAS(T2L100, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[5],  , WF2_r_sync_rst, !VB4_use_reg);


--T1_write_data[8] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[8] at FF_X9_Y7_N34
--register power-up is low

T1_write_data[8] = DFFEAS(T1L111, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[8],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[8] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[8] at FF_X28_Y7_N37
--register power-up is low

T2_write_data[8] = DFFEAS(T2L106, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[8],  , WF2_r_sync_rst, !VB4_use_reg);


--T1_write_data[9] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[9] at FF_X9_Y7_N16
--register power-up is low

T1_write_data[9] = DFFEAS(T1L113, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[9],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[9] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[9] at FF_X28_Y3_N55
--register power-up is low

T2_write_data[9] = DFFEAS(T2L108, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[9],  , WF2_r_sync_rst, !VB4_use_reg);


--V1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X11_Y6_N3
V1L34_adder_eqn = ( !RB1_counter_reg_bit[1] ) + ( GND ) + ( V1L31 );
V1L34 = SUM(V1L34_adder_eqn);

--V1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at LABCELL_X11_Y6_N3
V1L35_adder_eqn = ( !RB1_counter_reg_bit[1] ) + ( GND ) + ( V1L31 );
V1L35 = CARRY(V1L35_adder_eqn);


--T1_write_data[10] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[10] at FF_X11_Y7_N10
--register power-up is low

T1_write_data[10] = DFFEAS(T1L115, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[10],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[10] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[10] at FF_X25_Y7_N59
--register power-up is low

T2_write_data[10] = DFFEAS(T2L110, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[10],  , WF2_r_sync_rst, !VB4_use_reg);


--V1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X11_Y6_N6
V1L38_adder_eqn = ( !RB1_counter_reg_bit[2] ) + ( GND ) + ( V1L35 );
V1L38 = SUM(V1L38_adder_eqn);

--V1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at LABCELL_X11_Y6_N6
V1L39_adder_eqn = ( !RB1_counter_reg_bit[2] ) + ( GND ) + ( V1L35 );
V1L39 = CARRY(V1L39_adder_eqn);


--T1_write_data[13] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[13] at FF_X9_Y7_N1
--register power-up is low

T1_write_data[13] = DFFEAS(T1L121, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[13],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[13] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[13] at FF_X28_Y3_N4
--register power-up is low

T2_write_data[13] = DFFEAS(T2L116, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[13],  , WF2_r_sync_rst, !VB4_use_reg);


--V1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X11_Y6_N15
V1L42_adder_eqn = ( !RB1_counter_reg_bit[5] ) + ( GND ) + ( V1L47 );
V1L42 = SUM(V1L42_adder_eqn);

--V1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X11_Y6_N15
V1L43_adder_eqn = ( !RB1_counter_reg_bit[5] ) + ( GND ) + ( V1L47 );
V1L43 = CARRY(V1L43_adder_eqn);


--T1_write_data[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[6] at FF_X9_Y7_N19
--register power-up is low

T1_write_data[6] = DFFEAS(T1L107, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[6],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[6] at FF_X28_Y3_N1
--register power-up is low

T2_write_data[6] = DFFEAS(T2L102, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[6],  , WF2_r_sync_rst, !VB4_use_reg);


--T1_write_data[12] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[12] at FF_X9_Y7_N22
--register power-up is low

T1_write_data[12] = DFFEAS(T1L119, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[12],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[12] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[12] at FF_X28_Y3_N40
--register power-up is low

T2_write_data[12] = DFFEAS(T2L114, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[12],  , WF2_r_sync_rst, !VB4_use_reg);


--V1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X11_Y6_N12
V1L46_adder_eqn = ( !RB1_counter_reg_bit[4] ) + ( GND ) + ( V1L51 );
V1L46 = SUM(V1L46_adder_eqn);

--V1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at LABCELL_X11_Y6_N12
V1L47_adder_eqn = ( !RB1_counter_reg_bit[4] ) + ( GND ) + ( V1L51 );
V1L47 = CARRY(V1L47_adder_eqn);


--T1_write_data[11] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[11] at FF_X11_Y7_N16
--register power-up is low

T1_write_data[11] = DFFEAS(T1L117, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[11],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[11] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[11] at FF_X28_Y3_N7
--register power-up is low

T2_write_data[11] = DFFEAS(T2L112, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[11],  , WF2_r_sync_rst, !VB4_use_reg);


--V1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X11_Y6_N9
V1L50_adder_eqn = ( !RB1_counter_reg_bit[3] ) + ( GND ) + ( V1L39 );
V1L50 = SUM(V1L50_adder_eqn);

--V1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22 at LABCELL_X11_Y6_N9
V1L51_adder_eqn = ( !RB1_counter_reg_bit[3] ) + ( GND ) + ( V1L39 );
V1L51 = CARRY(V1L51_adder_eqn);


--T1_write_data[14] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[14] at FF_X9_Y7_N31
--register power-up is low

T1_write_data[14] = DFFEAS(T1L123, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[14],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[14] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[14] at FF_X28_Y4_N37
--register power-up is low

T2_write_data[14] = DFFEAS(T2L118, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[14],  , WF2_r_sync_rst, !VB4_use_reg);


--V1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X11_Y6_N18
V1L54_adder_eqn = ( !NB1_b_full ) + ( VCC ) + ( V1L43 );
V1L54 = SUM(V1L54_adder_eqn);


--T1_write_data[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[2] at FF_X11_Y7_N31
--register power-up is low

T1_write_data[2] = DFFEAS(T1L99, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[2],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[2] at FF_X25_Y7_N28
--register power-up is low

T2_write_data[2] = DFFEAS(T2L94, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[2],  , WF2_r_sync_rst, !VB4_use_reg);


--QB8_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X15_Y2_N30
QB8_counter_comb_bita0_adder_eqn = ( QB8_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB8_counter_comb_bita0 = SUM(QB8_counter_comb_bita0_adder_eqn);

--QB8L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X15_Y2_N30
QB8L3_adder_eqn = ( QB8_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB8L3 = CARRY(QB8L3_adder_eqn);


--QB8_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X15_Y2_N33
QB8_counter_comb_bita1_adder_eqn = ( QB8_counter_reg_bit[1] ) + ( GND ) + ( QB8L3 );
QB8_counter_comb_bita1 = SUM(QB8_counter_comb_bita1_adder_eqn);

--QB8L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X15_Y2_N33
QB8L7_adder_eqn = ( QB8_counter_reg_bit[1] ) + ( GND ) + ( QB8L3 );
QB8L7 = CARRY(QB8L7_adder_eqn);


--QB8_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X15_Y2_N36
QB8_counter_comb_bita2_adder_eqn = ( QB8_counter_reg_bit[2] ) + ( GND ) + ( QB8L7 );
QB8_counter_comb_bita2 = SUM(QB8_counter_comb_bita2_adder_eqn);

--QB8L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X15_Y2_N36
QB8L11_adder_eqn = ( QB8_counter_reg_bit[2] ) + ( GND ) + ( QB8L7 );
QB8L11 = CARRY(QB8L11_adder_eqn);


--QB8_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X15_Y2_N39
QB8_counter_comb_bita3_adder_eqn = ( QB8_counter_reg_bit[3] ) + ( GND ) + ( QB8L11 );
QB8_counter_comb_bita3 = SUM(QB8_counter_comb_bita3_adder_eqn);

--QB8L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X15_Y2_N39
QB8L15_adder_eqn = ( QB8_counter_reg_bit[3] ) + ( GND ) + ( QB8L11 );
QB8L15 = CARRY(QB8L15_adder_eqn);


--QB8_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X15_Y2_N42
QB8_counter_comb_bita4_adder_eqn = ( QB8_counter_reg_bit[4] ) + ( GND ) + ( QB8L15 );
QB8_counter_comb_bita4 = SUM(QB8_counter_comb_bita4_adder_eqn);

--QB8L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X15_Y2_N42
QB8L19_adder_eqn = ( QB8_counter_reg_bit[4] ) + ( GND ) + ( QB8L15 );
QB8L19 = CARRY(QB8L19_adder_eqn);


--QB8_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X15_Y2_N45
QB8_counter_comb_bita5_adder_eqn = ( QB8_counter_reg_bit[5] ) + ( GND ) + ( QB8L19 );
QB8_counter_comb_bita5 = SUM(QB8_counter_comb_bita5_adder_eqn);


--QB7_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X15_Y2_N0
QB7_counter_comb_bita0_adder_eqn = ( QB7_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB7_counter_comb_bita0 = SUM(QB7_counter_comb_bita0_adder_eqn);

--QB7L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X15_Y2_N0
QB7L3_adder_eqn = ( QB7_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB7L3 = CARRY(QB7L3_adder_eqn);


--QB7_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X15_Y2_N3
QB7_counter_comb_bita1_adder_eqn = ( QB7_counter_reg_bit[1] ) + ( GND ) + ( QB7L3 );
QB7_counter_comb_bita1 = SUM(QB7_counter_comb_bita1_adder_eqn);

--QB7L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X15_Y2_N3
QB7L7_adder_eqn = ( QB7_counter_reg_bit[1] ) + ( GND ) + ( QB7L3 );
QB7L7 = CARRY(QB7L7_adder_eqn);


--QB7_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X15_Y2_N6
QB7_counter_comb_bita2_adder_eqn = ( QB7_counter_reg_bit[2] ) + ( GND ) + ( QB7L7 );
QB7_counter_comb_bita2 = SUM(QB7_counter_comb_bita2_adder_eqn);

--QB7L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X15_Y2_N6
QB7L11_adder_eqn = ( QB7_counter_reg_bit[2] ) + ( GND ) + ( QB7L7 );
QB7L11 = CARRY(QB7L11_adder_eqn);


--QB7_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X15_Y2_N9
QB7_counter_comb_bita3_adder_eqn = ( QB7_counter_reg_bit[3] ) + ( GND ) + ( QB7L11 );
QB7_counter_comb_bita3 = SUM(QB7_counter_comb_bita3_adder_eqn);

--QB7L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X15_Y2_N9
QB7L15_adder_eqn = ( QB7_counter_reg_bit[3] ) + ( GND ) + ( QB7L11 );
QB7L15 = CARRY(QB7L15_adder_eqn);


--QB7_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X15_Y2_N12
QB7_counter_comb_bita4_adder_eqn = ( QB7_counter_reg_bit[4] ) + ( GND ) + ( QB7L15 );
QB7_counter_comb_bita4 = SUM(QB7_counter_comb_bita4_adder_eqn);

--QB7L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X15_Y2_N12
QB7L19_adder_eqn = ( QB7_counter_reg_bit[4] ) + ( GND ) + ( QB7L15 );
QB7L19 = CARRY(QB7L19_adder_eqn);


--QB7_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X15_Y2_N15
QB7_counter_comb_bita5_adder_eqn = ( QB7_counter_reg_bit[5] ) + ( GND ) + ( QB7L19 );
QB7_counter_comb_bita5 = SUM(QB7_counter_comb_bita5_adder_eqn);


--V2L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~5 at MLABCELL_X25_Y2_N6
V2L34_adder_eqn = ( !RB3L30Q ) + ( GND ) + ( V2L39 );
V2L34 = SUM(V2L34_adder_eqn);

--V2L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~6 at MLABCELL_X25_Y2_N6
V2L35_adder_eqn = ( !RB3L30Q ) + ( GND ) + ( V2L39 );
V2L35 = CARRY(V2L35_adder_eqn);


--V2L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~9 at MLABCELL_X25_Y2_N3
V2L38_adder_eqn = ( !RB3L28Q ) + ( GND ) + ( V2L31 );
V2L38 = SUM(V2L38_adder_eqn);

--V2L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~10 at MLABCELL_X25_Y2_N3
V2L39_adder_eqn = ( !RB3L28Q ) + ( GND ) + ( V2L31 );
V2L39 = CARRY(V2L39_adder_eqn);


--V2L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~13 at MLABCELL_X25_Y2_N18
V2L42_adder_eqn = ( !NB3_b_full ) + ( VCC ) + ( V2L47 );
V2L42 = SUM(V2L42_adder_eqn);


--V2L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~17 at MLABCELL_X25_Y2_N15
V2L46_adder_eqn = ( !RB3_counter_reg_bit[5] ) + ( GND ) + ( V2L51 );
V2L46 = SUM(V2L46_adder_eqn);

--V2L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~18 at MLABCELL_X25_Y2_N15
V2L47_adder_eqn = ( !RB3_counter_reg_bit[5] ) + ( GND ) + ( V2L51 );
V2L47 = CARRY(V2L47_adder_eqn);


--V2L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~21 at MLABCELL_X25_Y2_N12
V2L50_adder_eqn = ( !RB3L33Q ) + ( GND ) + ( V2L55 );
V2L50 = SUM(V2L50_adder_eqn);

--V2L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~22 at MLABCELL_X25_Y2_N12
V2L51_adder_eqn = ( !RB3L33Q ) + ( GND ) + ( V2L55 );
V2L51 = CARRY(V2L51_adder_eqn);


--V2L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~25 at MLABCELL_X25_Y2_N9
V2L54_adder_eqn = ( !RB3_counter_reg_bit[3] ) + ( GND ) + ( V2L35 );
V2L54 = SUM(V2L54_adder_eqn);

--V2L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~26 at MLABCELL_X25_Y2_N9
V2L55_adder_eqn = ( !RB3_counter_reg_bit[3] ) + ( GND ) + ( V2L35 );
V2L55 = CARRY(V2L55_adder_eqn);


--VB3_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[0] at FF_X6_Y8_N7
--register power-up is low

VB3_data_reg[0] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_writedata[16],  , VB3_use_reg, VCC);


--VB4_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[0] at FF_X34_Y4_N34
--register power-up is low

VB4_data_reg[0] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_writedata[16],  , VB4_use_reg, VCC);


--KE1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X1_Y5_N26
--register power-up is low

KE1_sr[11] = DFFEAS(KE1L97, A1L5,  ,  , KE1L21,  ,  , KE1L20,  );


--XD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X2_Y6_N34
--register power-up is low

XD1_break_readreg[9] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[9],  , XD1L36, VCC);


--T1_write_data[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[1] at FF_X9_Y7_N49
--register power-up is low

T1_write_data[1] = DFFEAS(T1L97, GLOBAL(A1L23),  ,  ,  , ND1_d_writedata[1],  , WF1_r_sync_rst, !VB3_use_reg);


--T2_write_data[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[1] at FF_X25_Y7_N47
--register power-up is low

T2_write_data[1] = DFFEAS(T2L92, GLOBAL(A1L23),  ,  ,  , UE1_d_writedata[1],  , WF2_r_sync_rst, !VB4_use_reg);


--XD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X4_Y5_N7
--register power-up is low

XD1_break_readreg[13] = DFFEAS(XD1L24, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--XD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X4_Y5_N1
--register power-up is low

XD1_break_readreg[14] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[14],  , XD1L36, VCC);


--NF1_sr[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[11] at FF_X7_Y3_N53
--register power-up is low

NF1_sr[11] = DFFEAS(NF1L96, A1L5,  ,  , NF1L26,  ,  , NF1L25,  );


--BF1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[9] at FF_X12_Y3_N13
--register power-up is low

BF1_break_readreg[9] = DFFEAS(BF1L19, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--BF1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[13] at FF_X12_Y3_N1
--register power-up is low

BF1_break_readreg[13] = DFFEAS( , GLOBAL(A1L23),  ,  , BF1L9, MF1_jdo[13],  , BF1L10, VCC);


--BF1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[14] at FF_X12_Y3_N50
--register power-up is low

BF1_break_readreg[14] = DFFEAS(BF1L25, GLOBAL(A1L23),  ,  , BF1L9,  ,  , BF1L10,  );


--VB3_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[15] at FF_X10_Y7_N19
--register power-up is low

VB3_data_reg[15] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_writedata[31],  , VB3_use_reg, VCC);


--VB4_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[15] at FF_X34_Y4_N4
--register power-up is low

VB4_data_reg[15] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_writedata[31],  , VB4_use_reg, VCC);


--VB3_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[3] at FF_X6_Y7_N25
--register power-up is low

VB3_data_reg[3] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_writedata[19],  , VB3_use_reg, VCC);


--VB4_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[3] at FF_X33_Y3_N19
--register power-up is low

VB4_data_reg[3] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_writedata[19],  , VB4_use_reg, VCC);


--VB3_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[4] at FF_X6_Y8_N49
--register power-up is low

VB3_data_reg[4] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_writedata[20],  , VB3_use_reg, VCC);


--VB4_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[4] at FF_X29_Y3_N31
--register power-up is low

VB4_data_reg[4] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_writedata[20],  , VB4_use_reg, VCC);


--VB3_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[5] at FF_X6_Y7_N43
--register power-up is low

VB3_data_reg[5] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_writedata[21],  , VB3_use_reg, VCC);


--VB4_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[5] at FF_X33_Y3_N40
--register power-up is low

VB4_data_reg[5] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_writedata[21],  , VB4_use_reg, VCC);


--VB3_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[8] at FF_X8_Y7_N49
--register power-up is low

VB3_data_reg[8] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_writedata[24],  , VB3_use_reg, VCC);


--VB4_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[8] at FF_X33_Y3_N8
--register power-up is low

VB4_data_reg[8] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_writedata[24],  , VB4_use_reg, VCC);


--VB3_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[9] at FF_X8_Y7_N19
--register power-up is low

VB3_data_reg[9] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_writedata[25],  , VB3_use_reg, VCC);


--VB4_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[9] at FF_X33_Y3_N37
--register power-up is low

VB4_data_reg[9] = DFFEAS(VB4L32, GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15,  ,  , VB4_use_reg,  );


--VB3_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[10] at FF_X6_Y8_N52
--register power-up is low

VB3_data_reg[10] = DFFEAS(VB3L34, GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40,  ,  , VB3_use_reg,  );


--VB4_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[10] at FF_X33_Y3_N4
--register power-up is low

VB4_data_reg[10] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_writedata[26],  , VB4_use_reg, VCC);


--VB3_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[13] at FF_X8_Y7_N1
--register power-up is low

VB3_data_reg[13] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_writedata[29],  , VB3_use_reg, VCC);


--VB4_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[13] at FF_X29_Y3_N50
--register power-up is low

VB4_data_reg[13] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_writedata[29],  , VB4_use_reg, VCC);


--VB3_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[6] at FF_X10_Y7_N38
--register power-up is low

VB3_data_reg[6] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_writedata[22],  , VB3_use_reg, VCC);


--VB4_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[6] at FF_X29_Y3_N20
--register power-up is low

VB4_data_reg[6] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_writedata[22],  , VB4_use_reg, VCC);


--VB3_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[12] at FF_X8_Y7_N31
--register power-up is low

VB3_data_reg[12] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_writedata[28],  , VB3_use_reg, VCC);


--VB4_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[12] at FF_X33_Y3_N31
--register power-up is low

VB4_data_reg[12] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_writedata[28],  , VB4_use_reg, VCC);


--VB3_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[11] at FF_X6_Y8_N31
--register power-up is low

VB3_data_reg[11] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_writedata[27],  , VB3_use_reg, VCC);


--VB4_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[11] at FF_X27_Y3_N37
--register power-up is low

VB4_data_reg[11] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_writedata[27],  , VB4_use_reg, VCC);


--VB3_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[14] at FF_X8_Y7_N37
--register power-up is low

VB3_data_reg[14] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_d_writedata[30],  , VB3_use_reg, VCC);


--VB4_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[14] at FF_X33_Y3_N25
--register power-up is low

VB4_data_reg[14] = DFFEAS(VB4L38, GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15,  ,  , VB4_use_reg,  );


--VB3_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[2] at FF_X6_Y7_N4
--register power-up is low

VB3_data_reg[2] = DFFEAS(VB3L25, GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40,  ,  , VB3_use_reg,  );


--VB4_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[2] at FF_X29_Y3_N37
--register power-up is low

VB4_data_reg[2] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_writedata[18],  , VB4_use_reg, VCC);


--KE1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X1_Y5_N29
--register power-up is low

KE1_sr[12] = DFFEAS(KE1L98, A1L5,  ,  , KE1L21,  ,  , KE1L20,  );


--XD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X2_Y6_N22
--register power-up is low

XD1_break_readreg[10] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[10],  , XD1L36, VCC);


--VB3_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[1] at FF_X6_Y8_N4
--register power-up is low

VB3_data_reg[1] = DFFEAS(VB3L23, GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40,  ,  , VB3_use_reg,  );


--VB4_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[1] at FF_X27_Y3_N43
--register power-up is low

VB4_data_reg[1] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_d_writedata[17],  , VB4_use_reg, VCC);


--KE1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X1_Y5_N20
--register power-up is low

KE1_sr[13] = DFFEAS(KE1L99, A1L5,  ,  , KE1L21,  ,  , KE1L20,  );


--NF1_sr[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[12] at FF_X7_Y3_N26
--register power-up is low

NF1_sr[12] = DFFEAS(NF1L97, A1L5,  ,  , NF1L26,  ,  , NF1L25,  );


--BF1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[10] at FF_X12_Y3_N49
--register power-up is low

BF1_break_readreg[10] = DFFEAS( , GLOBAL(A1L23),  ,  , BF1L9, MF1_jdo[10],  , BF1L10, VCC);


--NF1_sr[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[13] at FF_X7_Y3_N29
--register power-up is low

NF1_sr[13] = DFFEAS(NF1L98, A1L5,  ,  , NF1L26,  ,  , NF1L25,  );


--XD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X2_Y6_N8
--register power-up is low

XD1_break_readreg[11] = DFFEAS( , GLOBAL(A1L23),  ,  , XD1L35, JE1_jdo[11],  , XD1L36, VCC);


--XD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X2_Y6_N49
--register power-up is low

XD1_break_readreg[12] = DFFEAS(XD1L22, GLOBAL(A1L23),  ,  , XD1L35,  ,  , XD1L36,  );


--BF1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[11] at FF_X12_Y3_N5
--register power-up is low

BF1_break_readreg[11] = DFFEAS( , GLOBAL(A1L23),  ,  , BF1L9, MF1_jdo[11],  , BF1L10, VCC);


--BF1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[12] at FF_X11_Y3_N53
--register power-up is low

BF1_break_readreg[12] = DFFEAS( , GLOBAL(A1L23),  ,  , BF1L9, MF1_jdo[12],  , BF1L10, VCC);


--UE1L968 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[7]~22 at LABCELL_X29_Y5_N0
UE1L968 = ( !UE1L691 & ( (!UE1_av_ld_aligning_data & ((((VF1_q_a[23] & AC7L1)) # (UE1L967)))) # (UE1_av_ld_aligning_data & (((UE1L871)))) ) ) # ( UE1L691 & ( (!UE1_av_ld_aligning_data & ((((VF1_q_a[23] & AC7L1)) # (UE1L967)))) # (UE1_av_ld_aligning_data & (((UE1_av_ld_byte3_data[7])))) ) );


--ND1L963 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~22 at LABCELL_X16_Y8_N6
ND1L963 = ( !ND1L689 & ( (!ND1_av_ld_aligning_data & ((((UF1_q_a[23] & AC5L1)) # (ND1L962)))) # (ND1_av_ld_aligning_data & (((ND1L868)))) ) ) # ( ND1L689 & ( (!ND1_av_ld_aligning_data & ((((UF1_q_a[23] & AC5L1)) # (ND1L962)))) # (ND1_av_ld_aligning_data & (((ND1_av_ld_byte3_data[7])))) ) );


--UE1L915 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[3]~30 at MLABCELL_X28_Y5_N48
UE1L915 = ( !UE1L691 & ( (!UE1_av_ld_aligning_data & (((VF1_q_a[11] & ((AC7L1)))) # (UE1L914))) # (UE1_av_ld_aligning_data & ((((UE1L871))))) ) ) # ( UE1L691 & ( (!UE1_av_ld_aligning_data & (((VF1_q_a[11] & ((AC7L1)))) # (UE1L914))) # (UE1_av_ld_aligning_data & ((((UE1_av_ld_byte2_data[3]))))) ) );


--TC2L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[3]~27 at LABCELL_X27_Y5_N54
TC2L17 = ( !VB2L36 & ( ((!WB6_read_latency_shift_reg[0] & (VF1_q_a[3] & ((AC7L1)))) # (WB6_read_latency_shift_reg[0] & (((VF1_q_a[3] & AC7L1)) # (WB6_av_readdata_pre[3])))) # (TC2L15) ) ) # ( VB2L36 & ( ((((VF1_q_a[3] & AC7L1)) # (TC2L15)) # (TC2L16)) ) );


--TC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~27 at LABCELL_X16_Y9_N48
TC1L17 = ( !VB1L35 & ( ((!UF1_q_a[3] & (WB1_read_latency_shift_reg[0] & (WB1_av_readdata_pre[3]))) # (UF1_q_a[3] & (((WB1_read_latency_shift_reg[0] & WB1_av_readdata_pre[3])) # (AC5L1)))) # (TC1L15) ) ) # ( VB1L35 & ( ((((UF1_q_a[3] & AC5L1)) # (TC1L15)) # (TC1L16)) ) );


--UE1L772 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_use_imm~1 at MLABCELL_X34_Y7_N36
UE1L772 = ( !UE1_D_iw[14] & ( (!UE1_D_iw[11] & (!UE1_D_iw[13] & (!UE1_D_iw[16] & (UE1L575 & UE1_D_iw[12])))) ) ) # ( UE1_D_iw[14] & ( (!UE1_D_iw[11] & (!UE1_D_iw[13] & (UE1_D_iw[15] & (UE1L575 & UE1_D_iw[12])))) ) );


--ND1L767 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at MLABCELL_X6_Y9_N18
ND1L767 = ( !ND1_D_iw[14] & ( (ND1L575 & (!ND1_D_iw[13] & (!ND1_D_iw[16] & (ND1_D_iw[12] & !ND1_D_iw[11])))) ) ) # ( ND1_D_iw[14] & ( (ND1L575 & (!ND1_D_iw[13] & (ND1_D_iw[15] & (ND1_D_iw[12] & !ND1_D_iw[11])))) ) );


--UE1L812 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X30_Y6_N42
UE1L812 = ( !UE1_R_ctrl_break & ( (!UE1_D_iw[6] & ((!UE1L621 & (UE1_W_bstatus_reg)) # (UE1L621 & ((!UE1_R_ctrl_wrctl_inst & (UE1_W_bstatus_reg)) # (UE1_R_ctrl_wrctl_inst & ((UE1L476Q))))))) # (UE1_D_iw[6] & (UE1_W_bstatus_reg)) ) ) # ( UE1_R_ctrl_break & ( (((UE1_W_status_reg_pie))) ) );


--UE1L829 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X30_Y4_N0
UE1L829 = ( !UE1_R_ctrl_rd_ctl_reg & ( (!UE1_R_ctrl_ld & ((!UE1_R_ctrl_br_cmp & (((UE1_W_alu_result[0])))) # (UE1_R_ctrl_br_cmp & (UE1_W_cmp_result)))) # (UE1_R_ctrl_ld & ((((UE1_av_ld_byte0_data[0]))))) ) ) # ( UE1_R_ctrl_rd_ctl_reg & ( (!UE1_R_ctrl_ld & ((!UE1_R_ctrl_br_cmp & (((UE1_W_control_rd_data[0])))) # (UE1_R_ctrl_br_cmp & (UE1_W_cmp_result)))) # (UE1_R_ctrl_ld & ((((UE1_av_ld_byte0_data[0]))))) ) );


--ND1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at MLABCELL_X6_Y11_N36
ND1L808 = ( !ND1_R_ctrl_break & ( (!ND1_D_iw[6] & ((!ND1_R_ctrl_wrctl_inst & (((ND1_W_bstatus_reg)))) # (ND1_R_ctrl_wrctl_inst & ((!ND1L621 & (ND1_W_bstatus_reg)) # (ND1L621 & ((ND1_E_src1[0]))))))) # (ND1_D_iw[6] & ((((ND1_W_bstatus_reg))))) ) ) # ( ND1_R_ctrl_break & ( (((ND1L865Q))) ) );


--ND1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X10_Y9_N6
ND1L825 = ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (((!ND1_R_ctrl_br_cmp & ((ND1_W_alu_result[0]))) # (ND1_R_ctrl_br_cmp & (ND1_W_cmp_result))))) # (ND1_R_ctrl_ld & (ND1_av_ld_byte0_data[0])) ) ) # ( ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (((!ND1_R_ctrl_br_cmp & ((ND1_W_control_rd_data[0]))) # (ND1_R_ctrl_br_cmp & (ND1_W_cmp_result))))) # (ND1_R_ctrl_ld & (ND1_av_ld_byte0_data[0])) ) );


--UE1L983 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_waiting_for_data_nxt~0 at MLABCELL_X28_Y6_N54
UE1L983 = ( !UE1_av_ld_waiting_for_data & ( (UE1_E_new_inst & (((UE1_R_ctrl_ld)))) ) ) # ( UE1_av_ld_waiting_for_data & ( ((!UE1_d_read) # ((TC2L3 & ((!SB7_rp_valid) # (!VB2L2))))) ) );


--ND1L979 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at LABCELL_X17_Y9_N42
ND1L979 = ( !ND1_av_ld_waiting_for_data & ( (((ND1_R_ctrl_ld & ((ND1_E_new_inst))))) ) ) # ( ND1_av_ld_waiting_for_data & ( (!ND1_d_read) # ((TC1L3 & ((!VB1L1) # ((!SB2_rp_valid))))) ) );


--EB2L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at LABCELL_X1_Y2_N39
EB2L51 = AMPP_FUNCTION(!A1L6, !P1_virtual_ir_scan_reg, !R1_state[3], !J1_splitter_nodes_receive_1[3], !EB2_state, !R1_state[4], !P1_irf_reg[2][0]);


--EB1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at MLABCELL_X3_Y3_N6
EB1L50 = AMPP_FUNCTION(!A1L6, !R1_state[4], !R1_state[3], !P1_virtual_ir_scan_reg, !EB1_state, !J1_splitter_nodes_receive_0[3], !P1_irf_reg[1][0]);


--EB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X1_Y3_N14
--register power-up is low

EB1_adapted_tdo = AMPP_FUNCTION(!A1L5, EB1L2, !P1_clr_reg);


--EB2_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X11_Y2_N50
--register power-up is low

EB2_adapted_tdo = AMPP_FUNCTION(!A1L5, EB2_td_shift[0], !P1_clr_reg, GND);


--KE1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X1_Y3_N8
--register power-up is low

KE1_sr[0] = DFFEAS(KE1L58, A1L5,  ,  ,  ,  ,  ,  ,  );


--KE1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X1_Y3_N41
--register power-up is low

KE1_ir_out[0] = DFFEAS( , A1L5,  ,  ,  , ME3_dreg[0],  ,  , VCC);


--KE1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X3_Y5_N22
--register power-up is low

KE1_ir_out[1] = DFFEAS( , A1L5,  ,  ,  , ME2_dreg[0],  ,  , VCC);


--NF1_sr[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[0] at FF_X6_Y3_N38
--register power-up is low

NF1_sr[0] = DFFEAS(NF1L57, A1L5,  ,  ,  ,  ,  ,  ,  );


--NF1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|ir_out[0] at FF_X6_Y3_N11
--register power-up is low

NF1_ir_out[0] = DFFEAS( , A1L5,  ,  ,  , ME8_dreg[0],  ,  , VCC);


--NF1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|ir_out[1] at FF_X4_Y3_N4
--register power-up is low

NF1_ir_out[1] = DFFEAS( , A1L5,  ,  ,  , ME7_dreg[0],  ,  , VCC);


--HE1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at LABCELL_X1_Y3_N57
HE1L3 = ( !P1_virtual_ir_scan_reg & ( (R1_state[4] & J1_splitter_nodes_receive_2[3]) ) );


--KE1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at LABCELL_X1_Y3_N24
KE1L56 = ( R1_state[3] & ( (KE1_sr[0] & ((!J1_splitter_nodes_receive_2[3]) # (P1_virtual_ir_scan_reg))) ) ) # ( !R1_state[3] & ( KE1_sr[0] ) );


--ME3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X1_Y3_N20
--register power-up is low

ME3_dreg[0] = DFFEAS( , A1L5,  ,  ,  , ME3_din_s1,  ,  , VCC);


--KE1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X1_Y3_N39
KE1L57 = ( !P1_irf_reg[3][1] & ( ME3_dreg[0] & ( (J1_splitter_nodes_receive_2[3] & (R1_state[3] & (!P1_irf_reg[3][0] & !P1_virtual_ir_scan_reg))) ) ) );


--KE1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X1_Y3_N49
--register power-up is low

KE1_DRsize.000 = DFFEAS(KE1L2, A1L5,  ,  , HE1_virtual_state_uir,  ,  ,  ,  );


--KE1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X1_Y3_N6
KE1L58 = ( KE1L56 & ( KE1L57 & ( (!HE1L3) # ((!KE1_DRsize.000 & ((A1L6))) # (KE1_DRsize.000 & (KE1_sr[1]))) ) ) ) # ( !KE1L56 & ( KE1L57 & ( (!HE1L3) # ((!KE1_DRsize.000 & ((A1L6))) # (KE1_DRsize.000 & (KE1_sr[1]))) ) ) ) # ( KE1L56 & ( !KE1L57 & ( (!HE1L3) # ((!KE1_DRsize.000 & ((A1L6))) # (KE1_DRsize.000 & (KE1_sr[1]))) ) ) ) # ( !KE1L56 & ( !KE1L57 & ( (HE1L3 & ((!KE1_DRsize.000 & ((A1L6))) # (KE1_DRsize.000 & (KE1_sr[1])))) ) ) );


--ME2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X3_Y5_N14
--register power-up is low

ME2_dreg[0] = DFFEAS( , A1L5,  ,  ,  , ME2_din_s1,  ,  , VCC);


--HE2L3 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_1_cpu_debug_slave_phy|virtual_state_sdr~0 at LABCELL_X4_Y2_N30
HE2L3 = ( !P1_virtual_ir_scan_reg & ( (J1_splitter_nodes_receive_3[3] & R1_state[4]) ) );


--NF1L55 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~5 at MLABCELL_X6_Y1_N39
NF1L55 = ( P1_virtual_ir_scan_reg & ( NF1_sr[0] ) ) # ( !P1_virtual_ir_scan_reg & ( NF1_sr[0] & ( (!R1_state[3]) # (!J1_splitter_nodes_receive_3[3]) ) ) );


--ME8_dreg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X6_Y3_N41
--register power-up is low

ME8_dreg[0] = DFFEAS( , A1L5,  ,  ,  , ME8_din_s1,  ,  , VCC);


--NF1L56 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~6 at MLABCELL_X6_Y3_N9
NF1L56 = ( !P1_irf_reg[4][1] & ( ME8_dreg[0] & ( (!P1_irf_reg[4][0] & (R1_state[3] & (J1_splitter_nodes_receive_3[3] & !P1_virtual_ir_scan_reg))) ) ) );


--NF1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|DRsize.000 at FF_X6_Y3_N16
--register power-up is low

NF1_DRsize.000 = DFFEAS(NF1L2, A1L5,  ,  , HE2_virtual_state_uir,  ,  ,  ,  );


--NF1L57 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~7 at MLABCELL_X6_Y3_N36
NF1L57 = ( NF1L55 & ( NF1L56 & ( (!HE2L3) # ((!NF1_DRsize.000 & ((A1L6))) # (NF1_DRsize.000 & (NF1_sr[1]))) ) ) ) # ( !NF1L55 & ( NF1L56 & ( (!HE2L3) # ((!NF1_DRsize.000 & ((A1L6))) # (NF1_DRsize.000 & (NF1_sr[1]))) ) ) ) # ( NF1L55 & ( !NF1L56 & ( (!HE2L3) # ((!NF1_DRsize.000 & ((A1L6))) # (NF1_DRsize.000 & (NF1_sr[1]))) ) ) ) # ( !NF1L55 & ( !NF1L56 & ( (HE2L3 & ((!NF1_DRsize.000 & ((A1L6))) # (NF1_DRsize.000 & (NF1_sr[1])))) ) ) );


--ME7_dreg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X4_Y3_N56
--register power-up is low

ME7_dreg[0] = DFFEAS( , A1L5,  ,  ,  , ME7_din_s1,  ,  , VCC);


--EB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X3_Y3_N8
--register power-up is low

EB1_state = AMPP_FUNCTION(A1L5, EB1L50, !P1_clr_reg);


--EB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X4_Y2_N26
--register power-up is low

EB1_user_saw_rvalid = AMPP_FUNCTION(A1L5, EB1L87, !P1_clr_reg, GND);


--EB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at LABCELL_X4_Y2_N0
EB1L74 = AMPP_FUNCTION(!EB1_td_shift[9], !P1_irf_reg[1][0], !EB1_user_saw_rvalid, !EB1_state, !EB1_count[1], !A1L6);


--EB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X6_Y2_N41
--register power-up is low

EB1_tck_t_dav = AMPP_FUNCTION(A1L5, EB1L59, !P1_clr_reg);


--EB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X4_Y2_N20
--register power-up is low

EB1_td_shift[1] = AMPP_FUNCTION(A1L5, EB1L78, !P1_clr_reg, EB1L62);


--EB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X4_Y2_N41
--register power-up is low

EB1_count[9] = AMPP_FUNCTION(A1L5, EB1L16, !P1_clr_reg, EB1L62);


--EB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X10_Y2_N22
--register power-up is low

EB1_rvalid = AMPP_FUNCTION(A1L23, EB1_rvalid0, !WF1_r_sync_rst, GND);


--EB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at LABCELL_X4_Y2_N12
EB1L75 = AMPP_FUNCTION(!EB1_count[9], !EB1_tck_t_dav, !EB1_rvalid, !EB1_state, !EB1L74, !EB1_td_shift[1]);


--EB1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at MLABCELL_X3_Y5_N6
EB1L62 = AMPP_FUNCTION(!R1_state[4], !R1_state[3], !J1_splitter_nodes_receive_0[3], !P1_virtual_ir_scan_reg);


--EB2_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X1_Y2_N41
--register power-up is low

EB2_state = AMPP_FUNCTION(A1L5, EB2L51, !P1_clr_reg);


--EB2_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X1_Y2_N56
--register power-up is low

EB2_user_saw_rvalid = AMPP_FUNCTION(A1L5, EB2L87, !P1_clr_reg, GND);


--EB2L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at LABCELL_X7_Y2_N18
EB2L74 = AMPP_FUNCTION(!EB2_user_saw_rvalid, !EB2_state, !P1_irf_reg[2][0], !EB2_td_shift[9], !A1L6, !EB2_count[1]);


--EB2_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X1_Y2_N29
--register power-up is low

EB2_tck_t_dav = AMPP_FUNCTION(A1L5, EB2L60, !P1_clr_reg);


--EB2_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X7_Y2_N55
--register power-up is low

EB2_td_shift[1] = AMPP_FUNCTION(A1L5, EB2L78, !P1_clr_reg, EB2L63);


--EB2_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X7_Y2_N47
--register power-up is low

EB2_count[9] = AMPP_FUNCTION(A1L5, EB2L17, !P1_clr_reg, EB2L63);


--EB2_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X22_Y2_N46
--register power-up is low

EB2_rvalid = AMPP_FUNCTION(A1L23, EB2_rvalid0, !WF2_r_sync_rst, GND);


--EB2L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at LABCELL_X7_Y2_N36
EB2L75 = AMPP_FUNCTION(!EB2_td_shift[1], !EB2_state, !EB2_rvalid, !EB2_count[9], !EB2_tck_t_dav, !EB2L74);


--EB2L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at MLABCELL_X8_Y2_N39
EB2L63 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !J1_splitter_nodes_receive_1[3], !R1_state[4], !R1_state[3]);


--ME3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X1_Y3_N10
--register power-up is low

ME3_din_s1 = DFFEAS( , A1L5,  ,  ,  , ZD1_monitor_ready,  ,  , VCC);


--KE1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X1_Y5_N48
KE1L59 = ( P1_irf_reg[3][1] & ( KE1_sr[2] & ( (XD1_break_readreg[0]) # (HE1L3) ) ) ) # ( !P1_irf_reg[3][1] & ( KE1_sr[2] & ( (GE1L54Q) # (HE1L3) ) ) ) # ( P1_irf_reg[3][1] & ( !KE1_sr[2] & ( (!HE1L3 & XD1_break_readreg[0]) ) ) ) # ( !P1_irf_reg[3][1] & ( !KE1_sr[2] & ( (!HE1L3 & GE1L54Q) ) ) );


--KE1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~9 at LABCELL_X1_Y3_N27
KE1L20 = ( P1_irf_reg[3][0] & ( ((!R1_state[4]) # (!J1_splitter_nodes_receive_2[3])) # (P1_virtual_ir_scan_reg) ) );


--KE1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~10 at LABCELL_X1_Y5_N42
KE1L21 = ( R1_state[4] & ( (J1_splitter_nodes_receive_2[3] & !P1_virtual_ir_scan_reg) ) ) # ( !R1_state[4] & ( (J1_splitter_nodes_receive_2[3] & (R1_state[3] & !P1_virtual_ir_scan_reg)) ) );


--HE1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at MLABCELL_X3_Y3_N24
HE1_virtual_state_uir = ( P1_virtual_ir_scan_reg & ( (J1_splitter_nodes_receive_2[3] & R1_state[8]) ) );


--ME2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X3_Y5_N52
--register power-up is low

ME2_din_s1 = DFFEAS( , A1L5,  ,  ,  , ND1_hbreak_enabled,  ,  , VCC);


--ME8_din_s1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X6_Y3_N58
--register power-up is low

ME8_din_s1 = DFFEAS( , A1L5,  ,  ,  , DF1_monitor_ready,  ,  , VCC);


--NF1L58 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~8 at LABCELL_X7_Y3_N36
NF1L58 = ( NF1_sr[2] & ( ((!P1_irf_reg[4][1] & (LF1_MonDReg[0])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[0])))) # (HE2L3) ) ) # ( !NF1_sr[2] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & (LF1_MonDReg[0])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[0]))))) ) );


--NF1L25 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[14]~9 at LABCELL_X7_Y3_N30
NF1L25 = ( P1_irf_reg[4][0] & ( ((!J1_splitter_nodes_receive_3[3]) # (!R1_state[4])) # (P1_virtual_ir_scan_reg) ) );


--NF1L26 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[14]~10 at LABCELL_X7_Y3_N33
NF1L26 = ( J1_splitter_nodes_receive_3[3] & ( (!P1_virtual_ir_scan_reg & ((R1_state[3]) # (R1_state[4]))) ) );


--HE2_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_1_cpu_debug_slave_phy|virtual_state_uir at MLABCELL_X6_Y1_N33
HE2_virtual_state_uir = (P1_virtual_ir_scan_reg & (J1_splitter_nodes_receive_3[3] & R1_state[8]));


--ME7_din_s1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X4_Y3_N52
--register power-up is low

ME7_din_s1 = DFFEAS( , A1L5,  ,  ,  , UE1L1049Q,  ,  , VCC);


--EB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at LABCELL_X4_Y2_N27
EB1L49 = AMPP_FUNCTION(!R1_state[4], !P1_virtual_ir_scan_reg, !J1_splitter_nodes_receive_0[3]);


--EB1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at LABCELL_X4_Y2_N42
EB1L87 = AMPP_FUNCTION(!EB1L49, !EB1_state, !EB1_user_saw_rvalid, !EB1_td_shift[0], !P1_irf_reg[1][0], !EB1_count[0]);


--EB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at LABCELL_X4_Y2_N6
EB1L76 = AMPP_FUNCTION(!EB1_count[9], !EB1_rdata[7], !EB1_td_shift[10]);


--V1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X11_Y6_N22
--register power-up is low

V1_t_dav = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , NB2_b_full,  ,  , VCC);


--EB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X9_Y2_N5
--register power-up is low

EB1_write_stalled = AMPP_FUNCTION(A1L5, EB1L107, !P1_clr_reg, EB1L106);


--EB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at LABCELL_X4_Y2_N24
EB1L77 = AMPP_FUNCTION(!EB1_td_shift[9], !EB1_state, !P1_irf_reg[1][0], !EB1_user_saw_rvalid, !EB1_count[1]);


--EB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X4_Y2_N22
--register power-up is low

EB1_td_shift[2] = AMPP_FUNCTION(A1L5, EB1L79, !P1_clr_reg, EB1L62);


--EB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at LABCELL_X4_Y2_N18
EB1L78 = AMPP_FUNCTION(!EB1_count[9], !R1_state[4], !EB1L77, !P1_irf_reg[1][0], !EB1_write_stalled, !EB1_td_shift[2]);


--EB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at LABCELL_X4_Y2_N39
EB1L16 = AMPP_FUNCTION(!EB1_count[8], !EB1_state, !R1_state[4], !P1_irf_reg[1][0], !A1L6);


--EB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X9_Y2_N20
--register power-up is low

EB1_rvalid0 = AMPP_FUNCTION(A1L23, EB1L47, !WF1_r_sync_rst);


--WF1_r_sync_rst is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst at FF_X7_Y4_N29
--register power-up is low

WF1_r_sync_rst = DFFEAS(WF1L1, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--EB2L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at MLABCELL_X8_Y2_N42
EB2L50 = AMPP_FUNCTION(!R1_state[4], !P1_virtual_ir_scan_reg, !J1_splitter_nodes_receive_1[3]);


--EB2L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at MLABCELL_X8_Y2_N0
EB2L87 = AMPP_FUNCTION(!EB2_user_saw_rvalid, !P1_irf_reg[2][0], !EB2_td_shift[0], !EB2_state, !EB2_count[0], !EB2L50);


--EB2L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at LABCELL_X7_Y2_N24
EB2L76 = AMPP_FUNCTION(!EB2_rdata[7], !EB2_td_shift[10], !EB2_count[9]);


--V2_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|t_dav at FF_X24_Y2_N11
--register power-up is low

V2_t_dav = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , NB4_b_full,  ,  , VCC);


--EB2_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X1_Y2_N20
--register power-up is low

EB2_write_stalled = AMPP_FUNCTION(A1L5, EB2L107, !P1_clr_reg, EB2L106);


--EB2L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at LABCELL_X1_Y2_N12
EB2L77 = AMPP_FUNCTION(!EB2_user_saw_rvalid, !P1_irf_reg[2][0], !EB2_count[1], !EB2_td_shift[9], !EB2_state);


--EB2_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X7_Y2_N13
--register power-up is low

EB2_td_shift[2] = AMPP_FUNCTION(A1L5, EB2L79, !P1_clr_reg, EB2L63);


--EB2L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at LABCELL_X7_Y2_N54
EB2L78 = AMPP_FUNCTION(!EB2L77, !EB2_write_stalled, !P1_irf_reg[2][0], !R1_state[4], !EB2_td_shift[2], !EB2_count[9]);


--EB2L17 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at LABCELL_X7_Y2_N45
EB2L17 = AMPP_FUNCTION(!EB2_count[8], !R1_state[4], !EB2_state, !A1L6, !P1_irf_reg[2][0]);


--EB2_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X22_Y2_N26
--register power-up is low

EB2_rvalid0 = AMPP_FUNCTION(A1L23, EB2L48, !WF2_r_sync_rst);


--WF2_r_sync_rst is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst at FF_X21_Y2_N14
--register power-up is low

WF2_r_sync_rst = DFFEAS(WF2L1, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ZD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X6_Y5_N52
--register power-up is low

ZD1_monitor_ready = DFFEAS( , GLOBAL(A1L23),  ,  ,  , ZD1L10,  ,  , VCC);


--KE1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X1_Y5_N30
KE1L60 = ( KE1_sr[3] & ( ((!P1_irf_reg[3][1] & ((GE1_MonDReg[1]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[1]))) # (HE1L3) ) ) # ( !KE1_sr[3] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & ((GE1_MonDReg[1]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[1])))) ) );


--JE1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X3_Y6_N43
--register power-up is low

JE1_jdo[0] = DFFEAS(JE1L7, GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe,  ,  ,  ,  );


--JE1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X2_Y5_N29
--register power-up is low

JE1_jdo[36] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1L54Q,  ,  , VCC);


--JE1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X2_Y5_N26
--register power-up is low

JE1_jdo[37] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[37],  ,  , VCC);


--JE1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X6_Y4_N50
--register power-up is low

JE1_ir[1] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_jxuir, P1_irf_reg[3][1],  ,  , VCC);


--JE1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X6_Y4_N53
--register power-up is low

JE1_ir[0] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_jxuir, P1_irf_reg[3][0],  ,  , VCC);


--JE1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X6_Y4_N56
--register power-up is low

JE1_enable_action_strobe = DFFEAS( , GLOBAL(A1L23),  ,  ,  , JE1_update_jdo_strobe,  ,  , VCC);


--XD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~0 at MLABCELL_X6_Y4_N51
XD1L35 = ( !JE1_ir[0] & ( (JE1_ir[1] & JE1_enable_action_strobe) ) );


--XD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~1 at LABCELL_X2_Y5_N24
XD1L36 = ( !JE1_jdo[37] & ( (XD1L35 & !JE1_jdo[36]) ) );


--JE1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X1_Y5_N46
--register power-up is low

JE1_jdo[3] = DFFEAS(JE1L11, GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe,  ,  ,  ,  );


--GE1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X6_Y5_N56
--register power-up is low

GE1_jtag_ram_rd_d1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , GE1_jtag_ram_rd,  ,  , VCC);


--JE1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X7_Y5_N14
--register power-up is low

JE1_jdo[35] = DFFEAS(JE1L55, GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe,  ,  ,  ,  );


--JE1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at MLABCELL_X6_Y4_N54
JE1L64 = ( !JE1_ir[1] & ( (!JE1_ir[0] & JE1_enable_action_strobe) ) );


--JE1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at LABCELL_X10_Y5_N48
JE1_take_action_ocimem_b = ( JE1_jdo[35] & ( !JE1L64 ) ) # ( !JE1_jdo[35] );


--GE1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~0 at LABCELL_X7_Y6_N21
GE1L90 = ( JE1_take_action_ocimem_b & ( !GE1_jtag_ram_rd_d1 ) );


--GE1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X6_Y5_N59
--register power-up is low

GE1_jtag_rd_d1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , GE1_jtag_rd,  ,  , VCC);


--GE1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1 at LABCELL_X7_Y5_N33
GE1L53 = ( JE1L64 & ( GE1_jtag_rd_d1 & ( JE1_jdo[35] ) ) ) # ( !JE1L64 & ( GE1_jtag_rd_d1 ) ) # ( JE1L64 & ( !GE1_jtag_rd_d1 & ( JE1_jdo[35] ) ) );


--ND1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X10_Y9_N5
--register power-up is low

ND1_hbreak_enabled = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_E_valid_from_R, ND1L1047,  ,  , VCC);


--DF1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|monitor_ready at FF_X22_Y3_N4
--register power-up is low

DF1_monitor_ready = DFFEAS( , GLOBAL(A1L23),  ,  ,  , DF1L10,  ,  , VCC);


--NF1L59 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~11 at LABCELL_X7_Y3_N39
NF1L59 = ( NF1_sr[3] & ( ((!P1_irf_reg[4][1] & ((LF1_MonDReg[1]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[1]))) # (HE2L3) ) ) # ( !NF1_sr[3] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & ((LF1_MonDReg[1]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[1])))) ) );


--MF1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[0] at FF_X10_Y3_N31
--register power-up is low

MF1_jdo[0] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[0],  ,  , VCC);


--MF1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[36] at FF_X10_Y3_N17
--register power-up is low

MF1_jdo[36] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[36],  ,  , VCC);


--MF1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[37] at FF_X10_Y3_N14
--register power-up is low

MF1_jdo[37] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[37],  ,  , VCC);


--MF1_ir[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|ir[1] at FF_X6_Y3_N53
--register power-up is low

MF1_ir[1] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_jxuir, P1_irf_reg[4][1],  ,  , VCC);


--MF1_ir[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|ir[0] at FF_X6_Y3_N49
--register power-up is low

MF1_ir[0] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_jxuir, P1_irf_reg[4][0],  ,  , VCC);


--MF1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|enable_action_strobe at FF_X11_Y3_N10
--register power-up is low

MF1_enable_action_strobe = DFFEAS( , GLOBAL(A1L23),  ,  ,  , MF1_update_jdo_strobe,  ,  , VCC);


--BF1L9 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[4]~0 at MLABCELL_X6_Y3_N48
BF1L9 = ( !MF1_ir[0] & ( (MF1_enable_action_strobe & MF1_ir[1]) ) );


--BF1L10 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[4]~1 at LABCELL_X10_Y3_N12
BF1L10 = ( !MF1_jdo[37] & ( !MF1_jdo[36] & ( BF1L9 ) ) );


--MF1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[3] at FF_X10_Y3_N23
--register power-up is low

MF1_jdo[3] = DFFEAS(MF1L11, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X17_Y3_N58
--register power-up is low

LF1_jtag_ram_rd_d1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , LF1_jtag_ram_rd,  ,  , VCC);


--MF1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[35] at FF_X16_Y3_N41
--register power-up is low

MF1_jdo[35] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[35],  ,  , VCC);


--MF1L69 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at LABCELL_X11_Y3_N9
MF1L69 = ( MF1_enable_action_strobe & ( !MF1_ir[1] & ( !MF1_ir[0] ) ) );


--MF1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|take_action_ocimem_b at LABCELL_X16_Y3_N45
MF1_take_action_ocimem_b = (!MF1L69) # (!MF1_jdo[35]);


--LF1L69 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[10]~0 at LABCELL_X18_Y3_N42
LF1L69 = ( !LF1_jtag_ram_rd_d1 & ( MF1_take_action_ocimem_b ) );


--LF1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_rd_d1 at FF_X17_Y3_N23
--register power-up is low

LF1_jtag_rd_d1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , LF1_jtag_rd,  ,  , VCC);


--LF1L51 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[0]~1 at LABCELL_X16_Y3_N39
LF1L51 = ( LF1_jtag_rd_d1 & ( (!MF1L69) # (MF1_jdo[35]) ) ) # ( !LF1_jtag_rd_d1 & ( (MF1L69 & MF1_jdo[35]) ) );


--UE1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|hbreak_enabled at FF_X31_Y7_N5
--register power-up is low

UE1_hbreak_enabled = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_E_valid_from_R, UE1L1048,  ,  , VCC);


--V1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X10_Y2_N26
--register power-up is low

V1_r_val = DFFEAS(V1L86, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X10_Y2_N50
--register power-up is low

EB1_r_ena1 = AMPP_FUNCTION(A1L23, EB1L46, !WF1_r_sync_rst);


--EB1L25 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at LABCELL_X10_Y2_N57
EB1L25 = AMPP_FUNCTION(!EB1_r_ena1, !V1_r_val);


--NB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X11_Y6_N38
--register power-up is low

NB2_b_full = DFFEAS(NB2L6, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1L105 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at LABCELL_X9_Y2_N51
EB1L105 = AMPP_FUNCTION(!EB1_write_stalled, !EB1_td_shift[10], !A1L6, !EB1_tck_t_dav);


--EB1L106 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at LABCELL_X4_Y2_N48
EB1L106 = AMPP_FUNCTION(!R1_state[4], !EB1_state, !P1_virtual_ir_scan_reg, !P1_irf_reg[1][0], !EB1_count[1], !J1_splitter_nodes_receive_0[3]);


--EB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X4_Y2_N10
--register power-up is low

EB1_td_shift[3] = AMPP_FUNCTION(A1L5, EB1L80, !P1_clr_reg, EB1L62);


--EB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at LABCELL_X4_Y2_N21
EB1L79 = AMPP_FUNCTION(!EB1_count[9], !R1_state[4], !P1_irf_reg[1][0], !EB1L77, !EB1_rdata[0], !EB1_td_shift[3]);


--EB1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at LABCELL_X10_Y2_N48
EB1L46 = AMPP_FUNCTION(!EB1_rvalid0, !EB1_r_ena1, !V1_r_val);


--EB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X9_Y2_N8
--register power-up is low

EB1_read_req = AMPP_FUNCTION(A1L5, EB1L39, !P1_clr_reg, EB1L106);


--EB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X9_Y2_N50
--register power-up is low

EB1_read1 = AMPP_FUNCTION(A1L23, EB1_read, !WF1_r_sync_rst, GND);


--EB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X9_Y2_N23
--register power-up is low

EB1_read2 = AMPP_FUNCTION(A1L23, EB1_read1, !WF1_r_sync_rst, GND);


--EB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X9_Y2_N17
--register power-up is low

EB1_rst2 = AMPP_FUNCTION(A1L23, EB1_rst1, !WF1_r_sync_rst, GND);


--EB1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at LABCELL_X9_Y2_N18
EB1L47 = AMPP_FUNCTION(!EB1_read2, !EB1_rst2, !EB1_user_saw_rvalid, !EB1_read_req, !EB1L46, !EB1_read1);


--WF1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X7_Y4_N20
--register power-up is low

WF1_altera_reset_synchronizer_int_chain[4] = DFFEAS(WF1L12, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WF1_r_sync_rst_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X7_Y4_N41
--register power-up is low

WF1_r_sync_rst_chain[1] = DFFEAS(WF1L21, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WF1L1 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0 at LABCELL_X7_Y4_N27
WF1L1 = ( WF1_r_sync_rst & ( WF1_altera_reset_synchronizer_int_chain[4] ) ) # ( !WF1_r_sync_rst & ( WF1_altera_reset_synchronizer_int_chain[4] ) ) # ( WF1_r_sync_rst & ( !WF1_altera_reset_synchronizer_int_chain[4] & ( !WF1_r_sync_rst_chain[1] ) ) );


--V2_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|r_val at FF_X22_Y2_N20
--register power-up is low

V2_r_val = DFFEAS(V2L83, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB2_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X22_Y2_N23
--register power-up is low

EB2_r_ena1 = AMPP_FUNCTION(A1L23, EB2L47, !WF2_r_sync_rst);


--EB2L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at LABCELL_X22_Y2_N42
EB2L26 = AMPP_FUNCTION(!V2_r_val, !EB2_r_ena1);


--NB4_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X25_Y2_N49
--register power-up is low

NB4_b_full = DFFEAS(NB4L6, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB2L105 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at MLABCELL_X8_Y2_N45
EB2L105 = AMPP_FUNCTION(!EB2_tck_t_dav, !EB2_write_stalled, !EB2_td_shift[10], !A1L6);


--EB2L106 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at LABCELL_X7_Y2_N0
EB2L106 = AMPP_FUNCTION(!P1_irf_reg[2][0], !R1_state[4], !P1_virtual_ir_scan_reg, !EB2_state, !EB2_count[1], !J1_splitter_nodes_receive_1[3]);


--EB2_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X7_Y2_N34
--register power-up is low

EB2_td_shift[3] = AMPP_FUNCTION(A1L5, EB2L80, !P1_clr_reg, EB2L63);


--EB2L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at LABCELL_X7_Y2_N12
EB2L79 = AMPP_FUNCTION(!EB2L77, !EB2_count[9], !P1_irf_reg[2][0], !R1_state[4], !EB2_rdata[0], !EB2_td_shift[3]);


--EB2L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at LABCELL_X22_Y2_N21
EB2L47 = AMPP_FUNCTION(!EB2_rvalid0, !EB2_r_ena1, !V2_r_val);


--EB2_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X1_Y2_N35
--register power-up is low

EB2_read_req = AMPP_FUNCTION(A1L5, EB2_td_shift[9], !P1_clr_reg, GND, EB2L106);


--EB2_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X22_Y2_N41
--register power-up is low

EB2_read1 = AMPP_FUNCTION(A1L23, EB2_read, !WF2_r_sync_rst, GND);


--EB2_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X22_Y2_N29
--register power-up is low

EB2_read2 = AMPP_FUNCTION(A1L23, EB2_read1, !WF2_r_sync_rst, GND);


--EB2_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X22_Y4_N13
--register power-up is low

EB2_rst2 = AMPP_FUNCTION(A1L23, EB2L44, !WF2_r_sync_rst);


--EB2L48 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at LABCELL_X22_Y2_N24
EB2L48 = AMPP_FUNCTION(!EB2_read2, !EB2_rst2, !EB2_read_req, !EB2_user_saw_rvalid, !EB2L47, !EB2_read1);


--WF2_altera_reset_synchronizer_int_chain[4] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X21_Y2_N11
--register power-up is low

WF2_altera_reset_synchronizer_int_chain[4] = DFFEAS(WF2L11, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WF2_r_sync_rst_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X21_Y2_N53
--register power-up is low

WF2_r_sync_rst_chain[1] = DFFEAS(WF2L21, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WF2L1 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|WideOr0~0 at MLABCELL_X21_Y2_N12
WF2L1 = ( WF2_r_sync_rst & ( WF2_altera_reset_synchronizer_int_chain[4] ) ) # ( !WF2_r_sync_rst & ( WF2_altera_reset_synchronizer_int_chain[4] ) ) # ( WF2_r_sync_rst & ( !WF2_altera_reset_synchronizer_int_chain[4] & ( !WF2_r_sync_rst_chain[1] ) ) );


--JE1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X6_Y5_N38
--register power-up is low

JE1_jdo[34] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[34],  ,  , VCC);


--JE1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at MLABCELL_X6_Y5_N36
JE1_take_action_ocimem_a = ( !JE1_jdo[35] & ( (JE1L64 & JE1_jdo[34]) ) );


--JE1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X3_Y6_N50
--register power-up is low

JE1_jdo[25] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[25],  ,  , VCC);


--RD1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X10_Y6_N1
--register power-up is low

RD1_writedata[0] = DFFEAS(CC2L22, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X9_Y8_N5
--register power-up is low

RD1_address[0] = DFFEAS(CC2_src_data[38], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X9_Y8_N35
--register power-up is low

RD1_address[3] = DFFEAS(CC2_src_data[41], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X9_Y8_N29
--register power-up is low

RD1_address[2] = DFFEAS(CC2_src_data[40], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X9_Y8_N59
--register power-up is low

RD1_address[1] = DFFEAS(CC2_src_data[39], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X9_Y8_N53
--register power-up is low

RD1_address[8] = DFFEAS(CC2_src_data[46], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X13_Y9_N43
--register power-up is low

RD1_address[7] = DFFEAS(CC2_src_data[45], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X13_Y9_N1
--register power-up is low

RD1_address[6] = DFFEAS(CC2_src_data[44], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X13_Y9_N19
--register power-up is low

RD1_address[5] = DFFEAS(CC2_src_data[43], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X9_Y8_N20
--register power-up is low

RD1_address[4] = DFFEAS(CC2_src_data[42], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X9_Y8_N12
WD1L1 = ( RD1_address[8] & ( (!RD1_address[4] & (!RD1_address[7] & (!RD1_address[6] & !RD1_address[5]))) ) );


--WD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at LABCELL_X9_Y8_N45
WD1L2 = ( !RD1_address[3] & ( (!RD1_address[1] & (WD1L1 & !RD1_address[2])) ) );


--RD1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X12_Y7_N17
--register power-up is low

RD1_debugaccess = DFFEAS(CC2L23, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X15_Y7_N50
--register power-up is low

RD1_write = DFFEAS(RD1L133, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X12_Y7_N12
GE1L187 = ( RD1L134Q & ( RD1_debugaccess ) );


--WD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at LABCELL_X9_Y8_N42
WD1L14 = (GE1L187 & (!RD1_address[0] & WD1L2));


--ZD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at MLABCELL_X3_Y6_N6
ZD1L10 = ( WD1L14 & ( (!ZD1_monitor_ready & (RD1_writedata[0] & ((!JE1_jdo[25]) # (!JE1_take_action_ocimem_a)))) # (ZD1_monitor_ready & ((!JE1_jdo[25]) # ((!JE1_take_action_ocimem_a)))) ) ) # ( !WD1L14 & ( (ZD1_monitor_ready & ((!JE1_jdo[25]) # (!JE1_take_action_ocimem_a))) ) );


--KE1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X1_Y5_N33
KE1L61 = ( KE1_sr[4] & ( ((!P1_irf_reg[3][1] & (GE1_MonDReg[2])) # (P1_irf_reg[3][1] & ((XD1_break_readreg[2])))) # (HE1L3) ) ) # ( !KE1_sr[4] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & (GE1_MonDReg[2])) # (P1_irf_reg[3][1] & ((XD1_break_readreg[2]))))) ) );


--JE1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X3_Y6_N23
--register power-up is low

JE1_jdo[1] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[1],  ,  , VCC);


--JE1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X1_Y5_N41
--register power-up is low

JE1_jdo[4] = DFFEAS(JE1L13, GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe,  ,  ,  ,  );


--JE1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X6_Y4_N38
--register power-up is low

JE1_update_jdo_strobe = DFFEAS(JE1L70, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--KE1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X2_Y5_N43
--register power-up is low

KE1_sr[36] = DFFEAS(KE1L63, A1L5,  ,  , KE1L53,  ,  ,  ,  );


--KE1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X2_Y5_N47
--register power-up is low

KE1_sr[37] = DFFEAS(KE1L64, A1L5,  ,  , KE1L53,  ,  ,  ,  );


--JE1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X6_Y4_N58
--register power-up is low

JE1_jxuir = DFFEAS(JE1L59, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X7_Y5_N1
--register power-up is low

GE1_jtag_ram_wr = DFFEAS(GE1L137, GLOBAL(A1L23),  ,  , !JE1L65,  ,  ,  ,  );


--GE1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X6_Y5_N31
--register power-up is low

GE1_jtag_ram_access = DFFEAS(GE1L132, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L188 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 at LABCELL_X7_Y6_N0
GE1L188 = ( RD1L19Q & ( (!GE1_jtag_ram_access & (!RD1_address[8] & ((RD1L134Q)))) # (GE1_jtag_ram_access & (((GE1_jtag_ram_wr)))) ) ) # ( !RD1L19Q & ( (GE1_jtag_ram_wr & GE1_jtag_ram_access) ) );


--WF1_r_early_rst is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst at FF_X7_Y4_N46
--register power-up is low

WF1_r_early_rst = DFFEAS(WF1L13, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at LABCELL_X4_Y8_N6
GE1_ociram_reset_req = ( GE1_jtag_ram_access ) # ( !GE1_jtag_ram_access & ( !WF1_r_early_rst ) );


--GE1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at MLABCELL_X3_Y6_N24
GE1L155 = (!GE1_jtag_ram_access & (RD1_writedata[0])) # (GE1_jtag_ram_access & ((GE1_MonDReg[0])));


--GE1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at LABCELL_X9_Y6_N0
GE1L142 = ( GE1_jtag_ram_access & ( GE1L40Q ) ) # ( !GE1_jtag_ram_access & ( RD1L3Q ) );


--GE1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at LABCELL_X9_Y8_N54
GE1L143 = (!GE1_jtag_ram_access & ((RD1_address[1]))) # (GE1_jtag_ram_access & (GE1L42Q));


--GE1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X9_Y8_N39
GE1L144 = ( GE1L44Q & ( (RD1_address[2]) # (GE1_jtag_ram_access) ) ) # ( !GE1L44Q & ( (!GE1_jtag_ram_access & RD1_address[2]) ) );


--GE1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at LABCELL_X9_Y8_N36
GE1L145 = ( RD1_address[3] & ( (!GE1_jtag_ram_access) # (GE1_MonAReg[5]) ) ) # ( !RD1_address[3] & ( (GE1_jtag_ram_access & GE1_MonAReg[5]) ) );


--GE1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X9_Y8_N15
GE1L146 = ( GE1_jtag_ram_access & ( GE1_MonAReg[6] ) ) # ( !GE1_jtag_ram_access & ( RD1_address[4] ) );


--GE1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X7_Y6_N39
GE1L147 = ( GE1_MonAReg[7] & ( (RD1_address[5]) # (GE1_jtag_ram_access) ) ) # ( !GE1_MonAReg[7] & ( (!GE1_jtag_ram_access & RD1_address[5]) ) );


--GE1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at LABCELL_X7_Y8_N51
GE1L148 = ( GE1_jtag_ram_access & ( GE1_MonAReg[8] ) ) # ( !GE1_jtag_ram_access & ( GE1_MonAReg[8] & ( RD1_address[6] ) ) ) # ( !GE1_jtag_ram_access & ( !GE1_MonAReg[8] & ( RD1_address[6] ) ) );


--GE1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at LABCELL_X9_Y8_N21
GE1L149 = ( RD1_address[7] & ( (!GE1_jtag_ram_access) # (GE1_MonAReg[9]) ) ) # ( !RD1_address[7] & ( (GE1_jtag_ram_access & GE1_MonAReg[9]) ) );


--RD1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X10_Y7_N43
--register power-up is low

RD1_byteenable[0] = DFFEAS(CC2_src_data[32], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X7_Y6_N33
GE1L150 = ( GE1_jtag_ram_access ) # ( !GE1_jtag_ram_access & ( RD1_byteenable[0] ) );


--GE1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X7_Y5_N19
--register power-up is low

GE1_jtag_ram_rd = DFFEAS(GE1L135, GLOBAL(A1L23),  ,  , JE1_take_action_ocimem_b,  ,  ,  ,  );


--KE1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X3_Y5_N20
--register power-up is low

KE1_sr[35] = DFFEAS(KE1L65, A1L5,  ,  ,  ,  ,  ,  ,  );


--GE1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X7_Y5_N29
--register power-up is low

GE1_jtag_rd = DFFEAS(GE1L140, GLOBAL(A1L23),  ,  , JE1_take_action_ocimem_b,  ,  ,  ,  );


--ND1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X8_Y9_N7
--register power-up is low

ND1_R_ctrl_break = DFFEAS(ND1L208, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X13_Y8_N49
--register power-up is low

ND1_D_iw[1] = DFFEAS(ND1L623, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  ,  ,  );


--ND1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X13_Y8_N8
--register power-up is low

ND1_D_iw[3] = DFFEAS(ND1L625, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  ,  ,  );


--ND1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X13_Y8_N10
--register power-up is low

ND1_D_iw[4] = DFFEAS(ND1L626, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  ,  ,  );


--ND1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X13_Y8_N16
--register power-up is low

ND1_D_iw[5] = DFFEAS(ND1L627, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  ,  ,  );


--ND1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at LABCELL_X11_Y9_N0
ND1L575 = ( !ND1_D_iw[0] & ( ND1_D_iw[1] & ( (!ND1_D_iw[2] & (ND1_D_iw[4] & (ND1_D_iw[3] & ND1_D_iw[5]))) ) ) );


--ND1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X12_Y8_N37
--register power-up is low

ND1_D_iw[11] = DFFEAS(ND1L633, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  ,  ,  );


--ND1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X11_Y8_N31
--register power-up is low

ND1_D_iw[13] = DFFEAS(ND1L635, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  ,  ,  );


--ND1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X12_Y8_N22
--register power-up is low

ND1_D_iw[15] = DFFEAS(ND1L637, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  ,  ,  );


--ND1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X11_Y8_N55
--register power-up is low

ND1_D_iw[16] = DFFEAS(ND1L638, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  ,  ,  );


--ND1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at MLABCELL_X8_Y9_N24
ND1L590 = ( !ND1_D_iw[13] & ( ND1_D_iw[14] & ( (ND1_D_iw[11] & (!ND1_D_iw[16] & (!ND1_D_iw[12] & !ND1_D_iw[15]))) ) ) );


--ND1L1047 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X10_Y9_N0
ND1L1047 = ( ND1L575 & ( ND1_hbreak_enabled & ( (!ND1L590) # (ND1_R_ctrl_break) ) ) ) # ( !ND1L575 & ( ND1_hbreak_enabled ) ) # ( ND1L575 & ( !ND1_hbreak_enabled & ( ND1_R_ctrl_break ) ) ) # ( !ND1L575 & ( !ND1_hbreak_enabled & ( ND1_R_ctrl_break ) ) );


--ND1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X17_Y9_N26
--register power-up is low

ND1_E_valid_from_R = DFFEAS(ND1L574, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MF1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[34] at FF_X16_Y3_N38
--register power-up is low

MF1_jdo[34] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[34],  ,  , VCC);


--MF1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X16_Y3_N36
MF1_take_action_ocimem_a = ( !MF1_jdo[35] & ( (MF1L69 & MF1_jdo[34]) ) );


--MF1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[25] at FF_X22_Y3_N59
--register power-up is low

MF1_jdo[25] = DFFEAS(MF1L47, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--XE1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[0] at FF_X36_Y3_N4
--register power-up is low

XE1_writedata[0] = DFFEAS(CC4L23, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XE1_address[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[0] at FF_X28_Y4_N10
--register power-up is low

XE1_address[0] = DFFEAS(CC4_src_data[38], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XE1_address[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[3] at FF_X28_Y4_N52
--register power-up is low

XE1_address[3] = DFFEAS(CC4_src_data[41], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XE1_address[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[2] at FF_X28_Y4_N41
--register power-up is low

XE1_address[2] = DFFEAS(CC4_src_data[40], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XE1_address[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[1] at FF_X28_Y4_N35
--register power-up is low

XE1_address[1] = DFFEAS(CC4_src_data[39], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XE1_address[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[8] at FF_X30_Y3_N50
--register power-up is low

XE1_address[8] = DFFEAS(CC4_src_data[46], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XE1_address[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[7] at FF_X28_Y4_N28
--register power-up is low

XE1_address[7] = DFFEAS(CC4_src_data[45], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XE1_address[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[6] at FF_X28_Y4_N49
--register power-up is low

XE1_address[6] = DFFEAS(CC4_src_data[44], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XE1_address[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[5] at FF_X30_Y3_N19
--register power-up is low

XE1_address[5] = DFFEAS(CC4_src_data[43], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XE1_address[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[4] at FF_X29_Y3_N7
--register power-up is low

XE1_address[4] = DFFEAS(CC4_src_data[42], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AF1L1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|Equal0~0 at MLABCELL_X6_Y3_N42
AF1L1 = ( !XE1_address[7] & ( (!XE1_address[4] & (!XE1_address[6] & (XE1_address[8] & !XE1_address[5]))) ) );


--AF1L2 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|Equal0~1 at MLABCELL_X6_Y3_N3
AF1L2 = ( AF1L1 & ( (!XE1_address[3] & (!XE1_address[2] & !XE1_address[1])) ) );


--XE1_debugaccess is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|debugaccess at FF_X19_Y5_N40
--register power-up is low

XE1_debugaccess = DFFEAS(CC4L24, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XE1_write is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|write at FF_X25_Y4_N49
--register power-up is low

XE1_write = DFFEAS(XE1L131, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L180 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X24_Y3_N3
LF1L180 = ( XE1_write & ( XE1_debugaccess ) );


--AF1L15 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|take_action_ocireg~0 at MLABCELL_X6_Y3_N0
AF1L15 = ( LF1L180 & ( (AF1L2 & !XE1_address[0]) ) );


--DF1L10 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|monitor_ready~0 at LABCELL_X22_Y3_N0
DF1L10 = ( MF1_jdo[25] & ( AF1L15 & ( (!MF1_take_action_ocimem_a & ((DF1_monitor_ready) # (XE1_writedata[0]))) ) ) ) # ( !MF1_jdo[25] & ( AF1L15 & ( (DF1_monitor_ready) # (XE1_writedata[0]) ) ) ) # ( MF1_jdo[25] & ( !AF1L15 & ( (DF1_monitor_ready & !MF1_take_action_ocimem_a) ) ) ) # ( !MF1_jdo[25] & ( !AF1L15 & ( DF1_monitor_ready ) ) );


--NF1L60 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~12 at LABCELL_X7_Y3_N42
NF1L60 = ( NF1_sr[4] & ( ((!P1_irf_reg[4][1] & (LF1_MonDReg[2])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[2])))) # (HE2L3) ) ) # ( !NF1_sr[4] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & (LF1_MonDReg[2])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[2]))))) ) );


--MF1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[1] at FF_X12_Y3_N44
--register power-up is low

MF1_jdo[1] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[1],  ,  , VCC);


--MF1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[4] at FF_X10_Y3_N50
--register power-up is low

MF1_jdo[4] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[4],  ,  , VCC);


--MF1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X7_Y1_N29
--register power-up is low

MF1_update_jdo_strobe = DFFEAS(MF1L75, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--NF1_sr[36] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[36] at FF_X4_Y3_N34
--register power-up is low

NF1_sr[36] = DFFEAS(NF1L62, A1L5,  ,  , NF1L53,  ,  ,  ,  );


--NF1_sr[37] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[37] at FF_X4_Y3_N32
--register power-up is low

NF1_sr[37] = DFFEAS(NF1L63, A1L5,  ,  , NF1L53,  ,  ,  ,  );


--MF1_jxuir is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jxuir at FF_X6_Y1_N53
--register power-up is low

MF1_jxuir = DFFEAS(MF1L65, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_ram_wr at FF_X23_Y3_N19
--register power-up is low

LF1_jtag_ram_wr = DFFEAS(LF1L131, GLOBAL(A1L23),  ,  , !MF1L70,  ,  ,  ,  );


--LF1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_ram_access at FF_X17_Y3_N13
--register power-up is low

LF1_jtag_ram_access = DFFEAS(LF1L126, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L181 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_en~1 at LABCELL_X24_Y3_N45
LF1L181 = ( XE1_write & ( (!LF1_jtag_ram_access & (XE1_debugaccess & ((!XE1_address[8])))) # (LF1_jtag_ram_access & (((LF1_jtag_ram_wr)))) ) ) # ( !XE1_write & ( (LF1_jtag_ram_access & LF1_jtag_ram_wr) ) );


--WF2_r_early_rst is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_early_rst at FF_X21_Y2_N34
--register power-up is low

WF2_r_early_rst = DFFEAS(WF2L12, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_reset_req at MLABCELL_X21_Y2_N3
LF1_ociram_reset_req = ( LF1_jtag_ram_access ) # ( !LF1_jtag_ram_access & ( !WF2_r_early_rst ) );


--LF1L148 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[0]~0 at LABCELL_X24_Y3_N24
LF1L148 = ( XE1_writedata[0] & ( (!LF1_jtag_ram_access) # (LF1_MonDReg[0]) ) ) # ( !XE1_writedata[0] & ( (LF1_MonDReg[0] & LF1_jtag_ram_access) ) );


--LF1L135 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[0]~0 at LABCELL_X18_Y3_N51
LF1L135 = ( LF1_jtag_ram_access & ( LF1L40Q ) ) # ( !LF1_jtag_ram_access & ( LF1L40Q & ( XE1_address[0] ) ) ) # ( !LF1_jtag_ram_access & ( !LF1L40Q & ( XE1_address[0] ) ) );


--LF1L136 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[1]~1 at MLABCELL_X6_Y3_N45
LF1L136 = ( XE1_address[1] & ( (!LF1_jtag_ram_access) # (LF1_MonAReg[3]) ) ) # ( !XE1_address[1] & ( (LF1_jtag_ram_access & LF1_MonAReg[3]) ) );


--LF1L137 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X17_Y3_N15
LF1L137 = ( LF1_jtag_ram_access & ( LF1_MonAReg[4] ) ) # ( !LF1_jtag_ram_access & ( XE1_address[2] ) );


--LF1L138 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[3]~3 at MLABCELL_X6_Y3_N18
LF1L138 = ( LF1_MonAReg[5] & ( (XE1_address[3]) # (LF1_jtag_ram_access) ) ) # ( !LF1_MonAReg[5] & ( (!LF1_jtag_ram_access & XE1_address[3]) ) );


--LF1L139 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X27_Y3_N27
LF1L139 = ( LF1_MonAReg[6] & ( (XE1_address[4]) # (LF1_jtag_ram_access) ) ) # ( !LF1_MonAReg[6] & ( (!LF1_jtag_ram_access & XE1_address[4]) ) );


--LF1L140 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X30_Y3_N21
LF1L140 = ( XE1_address[5] & ( (!LF1_jtag_ram_access) # (LF1_MonAReg[7]) ) ) # ( !XE1_address[5] & ( (LF1_MonAReg[7] & LF1_jtag_ram_access) ) );


--LF1L141 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[6]~6 at MLABCELL_X6_Y3_N54
LF1L141 = ( XE1_address[6] & ( (!LF1_jtag_ram_access) # (LF1_MonAReg[8]) ) ) # ( !XE1_address[6] & ( (LF1_jtag_ram_access & LF1_MonAReg[8]) ) );


--LF1L142 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[7]~7 at MLABCELL_X6_Y3_N21
LF1L142 = ( XE1_address[7] & ( (!LF1_jtag_ram_access) # (LF1_MonAReg[9]) ) ) # ( !XE1_address[7] & ( (LF1_jtag_ram_access & LF1_MonAReg[9]) ) );


--XE1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|byteenable[0] at FF_X29_Y3_N26
--register power-up is low

XE1_byteenable[0] = DFFEAS(CC4_src_data[32], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L143 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X29_Y3_N45
LF1L143 = ( XE1_byteenable[0] ) # ( !XE1_byteenable[0] & ( LF1_jtag_ram_access ) );


--LF1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_ram_rd at FF_X16_Y3_N25
--register power-up is low

LF1_jtag_ram_rd = DFFEAS(LF1L129, GLOBAL(A1L23),  ,  , MF1_take_action_ocimem_b,  ,  ,  ,  );


--NF1_sr[35] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[35] at FF_X4_Y3_N2
--register power-up is low

NF1_sr[35] = DFFEAS(NF1L64, A1L5,  ,  ,  ,  ,  ,  ,  );


--LF1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_rd at FF_X16_Y3_N43
--register power-up is low

LF1_jtag_rd = DFFEAS(MF1L70, GLOBAL(A1L23),  ,  , MF1_take_action_ocimem_b,  ,  ,  ,  );


--UE1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_break at FF_X33_Y7_N49
--register power-up is low

UE1_R_ctrl_break = DFFEAS(UE1L208, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[1] at FF_X30_Y5_N52
--register power-up is low

UE1_D_iw[1] = DFFEAS(UE1L623, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  ,  ,  );


--UE1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[3] at FF_X24_Y4_N7
--register power-up is low

UE1_D_iw[3] = DFFEAS(UE1L625, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  ,  ,  );


--UE1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[4] at FF_X24_Y4_N28
--register power-up is low

UE1_D_iw[4] = DFFEAS(UE1L626, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  ,  ,  );


--UE1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[5] at FF_X24_Y4_N25
--register power-up is low

UE1_D_iw[5] = DFFEAS(UE1L627, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  ,  ,  );


--UE1L575 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~0 at LABCELL_X29_Y7_N24
UE1L575 = ( UE1_D_iw[3] & ( !UE1_D_iw[0] & ( (UE1_D_iw[5] & (UE1_D_iw[1] & (!UE1_D_iw[2] & UE1_D_iw[4]))) ) ) );


--UE1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[11] at FF_X31_Y4_N16
--register power-up is low

UE1_D_iw[11] = DFFEAS(UE1L633, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  ,  ,  );


--UE1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[13] at FF_X30_Y5_N7
--register power-up is low

UE1_D_iw[13] = DFFEAS(UE1L635, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  ,  ,  );


--UE1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[15] at FF_X30_Y5_N46
--register power-up is low

UE1_D_iw[15] = DFFEAS(UE1L637, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  ,  ,  );


--UE1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[16] at FF_X30_Y5_N1
--register power-up is low

UE1_D_iw[16] = DFFEAS(UE1L638, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  ,  ,  );


--UE1L590 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~0 at LABCELL_X33_Y7_N30
UE1L590 = ( !UE1_D_iw[13] & ( UE1_D_iw[14] & ( (!UE1_D_iw[15] & (!UE1_D_iw[16] & (UE1_D_iw[11] & !UE1_D_iw[12]))) ) ) );


--UE1L1048 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|hbreak_enabled~0 at LABCELL_X31_Y7_N57
UE1L1048 = ( UE1L575 & ( ((!UE1L590 & UE1_hbreak_enabled)) # (UE1_R_ctrl_break) ) ) # ( !UE1L575 & ( (UE1_hbreak_enabled) # (UE1_R_ctrl_break) ) );


--UE1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_valid_from_R at FF_X28_Y6_N14
--register power-up is low

UE1_E_valid_from_R = DFFEAS(UE1L574, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X13_Y6_N38
--register power-up is low

V1_fifo_wr = DFFEAS(V1L77, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X11_Y5_N1
--register power-up is low

NB1_b_non_empty = DFFEAS(NB1L8, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at LABCELL_X10_Y2_N18
V1L85 = ( !EB1_rvalid0 & ( (NB1_b_non_empty & ((!V1_r_val) # (!EB1_r_ena1))) ) );


--ND1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X4_Y8_N37
--register power-up is low

ND1_d_writedata[7] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[7],  ,  , VCC);


--QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X10_Y2_N31
--register power-up is low

QB2_counter_reg_bit[0] = DFFEAS(QB2_counter_comb_bita0, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X10_Y2_N35
--register power-up is low

QB2_counter_reg_bit[1] = DFFEAS(QB2_counter_comb_bita1, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X10_Y2_N37
--register power-up is low

QB2_counter_reg_bit[2] = DFFEAS(QB2_counter_comb_bita2, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X10_Y2_N40
--register power-up is low

QB2_counter_reg_bit[3] = DFFEAS(QB2_counter_comb_bita3, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X10_Y2_N43
--register power-up is low

QB2_counter_reg_bit[4] = DFFEAS(QB2_counter_comb_bita4, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X10_Y2_N46
--register power-up is low

QB2_counter_reg_bit[5] = DFFEAS(QB2_counter_comb_bita5, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X10_Y2_N1
--register power-up is low

QB1_counter_reg_bit[0] = DFFEAS(QB1_counter_comb_bita0, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1L85,  ,  ,  ,  );


--QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X10_Y2_N4
--register power-up is low

QB1_counter_reg_bit[1] = DFFEAS(QB1_counter_comb_bita1, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1L85,  ,  ,  ,  );


--QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X10_Y2_N7
--register power-up is low

QB1_counter_reg_bit[2] = DFFEAS(QB1_counter_comb_bita2, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1L85,  ,  ,  ,  );


--QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X10_Y2_N11
--register power-up is low

QB1_counter_reg_bit[3] = DFFEAS(QB1_counter_comb_bita3, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1L85,  ,  ,  ,  );


--QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X10_Y2_N13
--register power-up is low

QB1_counter_reg_bit[4] = DFFEAS(QB1_counter_comb_bita4, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1L85,  ,  ,  ,  );


--QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X10_Y2_N16
--register power-up is low

QB1_counter_reg_bit[5] = DFFEAS(QB1_counter_comb_bita5, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1L85,  ,  ,  ,  );


--NB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X11_Y6_N32
--register power-up is low

NB2_b_non_empty = DFFEAS(NB2L9, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X13_Y6_N19
--register power-up is low

TB1_mem_used[1] = DFFEAS(TB1L5, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0 at LABCELL_X13_Y9_N39
FC1L3 = ( !ND1_W_alu_result[9] & ( !ND1_W_alu_result[8] & ( (!ND1_W_alu_result[5] & (!ND1_W_alu_result[7] & (!ND1_W_alu_result[10] & !ND1_W_alu_result[4]))) ) ) );


--FC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~1 at LABCELL_X16_Y7_N54
FC1L4 = ( !ND1_W_alu_result[11] & ( ND1_W_alu_result[15] & ( (ND1_W_alu_result[13] & (!ND1_W_alu_result[14] & (!ND1_W_alu_result[12] & !ND1_W_alu_result[6]))) ) ) );


--FC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~2 at LABCELL_X16_Y7_N39
FC1L5 = ( FC1L3 & ( (ND1_W_alu_result[3] & FC1L4) ) );


--EB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X9_Y2_N43
--register power-up is low

EB1_rst1 = AMPP_FUNCTION(A1L23, EB1L42, !WF1_r_sync_rst);


--ND1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X17_Y9_N55
--register power-up is low

ND1_d_read = DFFEAS(ND1_d_read_nxt, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X17_Y7_N26
--register power-up is low

EC1_read_accepted = DFFEAS(EC1L10, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X17_Y7_N45
WB1L35 = ( !EC1_read_accepted & ( (ND1_d_read & EB1_rst1) ) );


--V1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X13_Y6_N16
--register power-up is low

V1_av_waitrequest = DFFEAS(V1L70, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X13_Y6_N6
V1L73 = ( !V1_av_waitrequest & ( !ND1_W_alu_result[2] ) );


--V1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at LABCELL_X13_Y6_N0
V1L74 = ( FC1L5 & ( V1L73 & ( (!TB1_mem_used[1] & (NB2L10Q & WB1L35)) ) ) );


--RB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X12_Y6_N35
--register power-up is low

RB2_counter_reg_bit[1] = DFFEAS(RB2_counter_comb_bita1, GLOBAL(A1L23), !WF1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X12_Y6_N32
--register power-up is low

RB2_counter_reg_bit[0] = DFFEAS(RB2_counter_comb_bita0, GLOBAL(A1L23), !WF1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--EB1L55Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X9_Y2_N38
--register power-up is low

EB1L55Q = AMPP_FUNCTION(A1L23, EB1L54, !WF1_r_sync_rst);


--RB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X12_Y6_N46
--register power-up is low

RB2_counter_reg_bit[5] = DFFEAS(RB2_counter_comb_bita5, GLOBAL(A1L23), !WF1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X12_Y6_N43
--register power-up is low

RB2_counter_reg_bit[4] = DFFEAS(RB2_counter_comb_bita4, GLOBAL(A1L23), !WF1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X12_Y6_N41
--register power-up is low

RB2_counter_reg_bit[3] = DFFEAS(RB2_counter_comb_bita3, GLOBAL(A1L23), !WF1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X12_Y6_N38
--register power-up is low

RB2_counter_reg_bit[2] = DFFEAS(RB2_counter_comb_bita2, GLOBAL(A1L23), !WF1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--NB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X11_Y6_N48
NB2L5 = ( NB2_b_non_empty & ( (RB2_counter_reg_bit[3] & (RB2_counter_reg_bit[2] & (RB2_counter_reg_bit[4] & RB2_counter_reg_bit[5]))) ) );


--NB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X11_Y6_N36
NB2L6 = ( NB2_b_full & ( RB2_counter_reg_bit[1] & ( !V1L74 ) ) ) # ( !NB2_b_full & ( RB2_counter_reg_bit[1] & ( (NB2L5 & (!V1L74 & (EB1L55Q & RB2_counter_reg_bit[0]))) ) ) ) # ( NB2_b_full & ( !RB2_counter_reg_bit[1] & ( !V1L74 ) ) );


--EB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X4_Y2_N55
--register power-up is low

EB1_td_shift[4] = AMPP_FUNCTION(A1L5, EB1L81, !P1_clr_reg, EB1L62);


--EB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at LABCELL_X4_Y2_N9
EB1L80 = AMPP_FUNCTION(!EB1_td_shift[4], !EB1_count[9], !EB1_rdata[1], !R1_state[4], !EB1L77);


--EB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X9_Y2_N11
--register power-up is low

EB1_read = AMPP_FUNCTION(A1L5, EB1L40, !P1_clr_reg, GND, EB1L106);


--WF1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X7_Y4_N44
--register power-up is low

WF1_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , WF1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--WF1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X7_Y4_N2
--register power-up is low

WF1_altera_reset_synchronizer_int_chain[2] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , WF1_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--WF1_r_sync_rst_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X7_Y4_N38
--register power-up is low

WF1_r_sync_rst_chain[2] = DFFEAS(WF1L22, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WF1L21 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at LABCELL_X7_Y4_N39
WF1L21 = (WF1_altera_reset_synchronizer_int_chain[2] & WF1_r_sync_rst_chain[2]);


--V2_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|fifo_wr at FF_X27_Y2_N56
--register power-up is low

V2_fifo_wr = DFFEAS(V2L75, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--NB3_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X22_Y2_N59
--register power-up is low

NB3_b_non_empty = DFFEAS(NB3L8, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--V2L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|r_val~0 at LABCELL_X22_Y2_N18
V2L83 = ( NB3L9Q & ( (!EB2_rvalid0 & ((!EB2_r_ena1) # (!V2_r_val))) ) );


--UE1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[7] at FF_X30_Y3_N13
--register power-up is low

UE1_d_writedata[7] = DFFEAS(UE1L1006, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB6_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X27_Y2_N31
--register power-up is low

QB6_counter_reg_bit[0] = DFFEAS(QB6_counter_comb_bita0, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2_fifo_wr,  ,  ,  ,  );


--QB6_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X27_Y2_N34
--register power-up is low

QB6_counter_reg_bit[1] = DFFEAS(QB6_counter_comb_bita1, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2_fifo_wr,  ,  ,  ,  );


--QB6_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X27_Y2_N38
--register power-up is low

QB6_counter_reg_bit[2] = DFFEAS(QB6_counter_comb_bita2, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2_fifo_wr,  ,  ,  ,  );


--QB6_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X27_Y2_N40
--register power-up is low

QB6_counter_reg_bit[3] = DFFEAS(QB6_counter_comb_bita3, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2_fifo_wr,  ,  ,  ,  );


--QB6_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X27_Y2_N43
--register power-up is low

QB6_counter_reg_bit[4] = DFFEAS(QB6_counter_comb_bita4, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2_fifo_wr,  ,  ,  ,  );


--QB6_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X27_Y2_N46
--register power-up is low

QB6_counter_reg_bit[5] = DFFEAS(QB6_counter_comb_bita5, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2_fifo_wr,  ,  ,  ,  );


--QB5_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X25_Y2_N31
--register power-up is low

QB5_counter_reg_bit[0] = DFFEAS(QB5_counter_comb_bita0, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2L83,  ,  ,  ,  );


--QB5_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X25_Y2_N34
--register power-up is low

QB5_counter_reg_bit[1] = DFFEAS(QB5_counter_comb_bita1, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2L83,  ,  ,  ,  );


--QB5_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X25_Y2_N37
--register power-up is low

QB5_counter_reg_bit[2] = DFFEAS(QB5_counter_comb_bita2, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2L83,  ,  ,  ,  );


--QB5_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X25_Y2_N40
--register power-up is low

QB5_counter_reg_bit[3] = DFFEAS(QB5_counter_comb_bita3, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2L83,  ,  ,  ,  );


--QB5_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X25_Y2_N43
--register power-up is low

QB5_counter_reg_bit[4] = DFFEAS(QB5_counter_comb_bita4, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2L83,  ,  ,  ,  );


--QB5_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X25_Y2_N46
--register power-up is low

QB5_counter_reg_bit[5] = DFFEAS(QB5_counter_comb_bita5, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2L83,  ,  ,  ,  );


--NB4_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X24_Y2_N25
--register power-up is low

NB4_b_non_empty = DFFEAS(NB4L8, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_d_read is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_read at FF_X28_Y6_N32
--register power-up is low

UE1_d_read = DFFEAS(UE1_d_read_nxt, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC3_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|read_accepted at FF_X21_Y6_N1
--register power-up is low

EC3_read_accepted = DFFEAS(EC3L7, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC3L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|uav_read~0 at MLABCELL_X21_Y6_N6
EC3L8 = ( !EC3_read_accepted & ( UE1_d_read ) );


--V2_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|av_waitrequest at FF_X21_Y6_N25
--register power-up is low

V2_av_waitrequest = DFFEAS(V2L69, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X21_Y6_N19
--register power-up is low

TB6_mem_used[1] = DFFEAS(TB6L6, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB2_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X23_Y2_N13
--register power-up is low

EB2_rst1 = AMPP_FUNCTION(A1L23, EB2L42, !WF2_r_sync_rst);


--HC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|Equal3~0 at LABCELL_X22_Y6_N36
HC1L3 = ( !UE1_W_alu_result[7] & ( !UE1_W_alu_result[10] & ( (!UE1_W_alu_result[5] & (!UE1_W_alu_result[6] & (!UE1_W_alu_result[8] & !UE1_W_alu_result[9]))) ) ) );


--HC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|Equal3~1 at LABCELL_X23_Y6_N15
HC1L4 = ( !UE1_W_alu_result[4] & ( (!UE1_W_alu_result[3] & (UE1_W_alu_result[15] & !UE1_W_alu_result[14])) ) );


--HC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|Equal3~2 at LABCELL_X23_Y6_N27
HC1L5 = ( !UE1_W_alu_result[13] & ( (UE1_W_alu_result[11] & UE1_W_alu_result[12]) ) );


--V2L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|av_waitrequest~0 at LABCELL_X23_Y6_N54
V2L68 = ( HC1L5 & ( HC1L4 & ( (EB2_rst1 & (!TB6_mem_used[1] & (HC1L3 & !V2_av_waitrequest))) ) ) );


--V2L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|fifo_rd~0 at LABCELL_X24_Y2_N51
V2L72 = ( EC3L8 & ( (V2L68 & (NB4_b_non_empty & !UE1_W_alu_result[2])) ) );


--RB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X24_Y2_N34
--register power-up is low

RB4_counter_reg_bit[1] = DFFEAS(RB4_counter_comb_bita1, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB4L3,  ,  ,  ,  );


--RB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X24_Y2_N31
--register power-up is low

RB4_counter_reg_bit[0] = DFFEAS(RB4_counter_comb_bita0, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB4L3,  ,  ,  ,  );


--EB2L56Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X23_Y2_N32
--register power-up is low

EB2L56Q = AMPP_FUNCTION(A1L23, EB2L55, !WF2_r_sync_rst);


--RB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X24_Y2_N47
--register power-up is low

RB4_counter_reg_bit[5] = DFFEAS(RB4_counter_comb_bita5, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB4L3,  ,  ,  ,  );


--RB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X24_Y2_N43
--register power-up is low

RB4_counter_reg_bit[4] = DFFEAS(RB4_counter_comb_bita4, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB4L3,  ,  ,  ,  );


--RB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X24_Y2_N41
--register power-up is low

RB4_counter_reg_bit[3] = DFFEAS(RB4_counter_comb_bita3, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB4L3,  ,  ,  ,  );


--RB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X24_Y2_N37
--register power-up is low

RB4_counter_reg_bit[2] = DFFEAS(RB4_counter_comb_bita2, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB4L3,  ,  ,  ,  );


--NB4L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at MLABCELL_X25_Y2_N24
NB4L5 = ( RB4L34Q & ( (RB4_counter_reg_bit[2] & (NB4_b_non_empty & (RB4L31Q & RB4_counter_reg_bit[4]))) ) );


--NB4L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at MLABCELL_X25_Y2_N48
NB4L6 = ( NB4_b_full & ( NB4L5 & ( !V2L72 ) ) ) # ( !NB4_b_full & ( NB4L5 & ( (RB4_counter_reg_bit[0] & (RB4_counter_reg_bit[1] & (!V2L72 & EB2L56Q))) ) ) ) # ( NB4_b_full & ( !NB4L5 & ( !V2L72 ) ) );


--EB2_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X7_Y2_N10
--register power-up is low

EB2_td_shift[4] = AMPP_FUNCTION(A1L5, EB2L81, !P1_clr_reg, EB2L63);


--EB2L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at LABCELL_X7_Y2_N33
EB2L80 = AMPP_FUNCTION(!EB2_td_shift[4], !R1_state[4], !EB2_rdata[1], !EB2L77, !EB2_count[9]);


--EB2_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X1_Y2_N10
--register power-up is low

EB2_read = AMPP_FUNCTION(A1L5, EB2L40, !P1_clr_reg, GND, EB2L106);


--WF2_altera_reset_synchronizer_int_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X21_Y2_N32
--register power-up is low

WF2_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , WF2_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--WF2_altera_reset_synchronizer_int_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X21_Y2_N20
--register power-up is low

WF2_altera_reset_synchronizer_int_chain[2] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , WF2_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--WF2_r_sync_rst_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X21_Y2_N50
--register power-up is low

WF2_r_sync_rst_chain[2] = DFFEAS(WF2L22, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WF2L21 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at MLABCELL_X21_Y2_N51
WF2L21 = ( WF2_r_sync_rst_chain[2] & ( WF2_altera_reset_synchronizer_int_chain[2] ) );


--KE1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X3_Y5_N56
--register power-up is low

KE1_sr[34] = DFFEAS(KE1L66, A1L5,  ,  , KE1L48,  ,  ,  ,  );


--ND1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X4_Y9_N28
--register power-up is low

ND1_d_writedata[0] = DFFEAS(ND1L994, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] at FF_X15_Y7_N56
--register power-up is low

CC2_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , CC2L55, ZC2L2,  ,  , VCC);


--CC2L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~0 at LABCELL_X10_Y6_N0
CC2L22 = ( ND1_d_writedata[0] & ( CC2_saved_grant[0] ) );


--CC2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] at FF_X15_Y7_N14
--register power-up is low

CC2_saved_grant[1] = DFFEAS(ZC2L3, GLOBAL(A1L23), !WF1_r_sync_rst,  , CC2L55,  ,  ,  ,  );


--CC2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[38] at LABCELL_X9_Y8_N3
CC2_src_data[38] = ( ND1_F_pc[0] & ( ((ND1_W_alu_result[2] & CC2_saved_grant[0])) # (CC2_saved_grant[1]) ) ) # ( !ND1_F_pc[0] & ( (ND1_W_alu_result[2] & CC2_saved_grant[0]) ) );


--CC2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[41] at LABCELL_X9_Y8_N33
CC2_src_data[41] = ( ND1_F_pc[3] & ( ((ND1_W_alu_result[5] & CC2_saved_grant[0])) # (CC2_saved_grant[1]) ) ) # ( !ND1_F_pc[3] & ( (ND1_W_alu_result[5] & CC2_saved_grant[0]) ) );


--CC2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[40] at LABCELL_X9_Y8_N27
CC2_src_data[40] = ( ND1_W_alu_result[4] & ( ((CC2_saved_grant[1] & ND1_F_pc[2])) # (CC2_saved_grant[0]) ) ) # ( !ND1_W_alu_result[4] & ( (CC2_saved_grant[1] & ND1_F_pc[2]) ) );


--CC2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[39] at LABCELL_X9_Y8_N57
CC2_src_data[39] = ( ND1_F_pc[1] & ( ((CC2_saved_grant[0] & ND1_W_alu_result[3])) # (CC2_saved_grant[1]) ) ) # ( !ND1_F_pc[1] & ( (CC2_saved_grant[0] & ND1_W_alu_result[3]) ) );


--CC2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[46] at LABCELL_X9_Y8_N51
CC2_src_data[46] = ( ND1_W_alu_result[10] & ( ((CC2_saved_grant[1] & ND1L665Q)) # (CC2_saved_grant[0]) ) ) # ( !ND1_W_alu_result[10] & ( (CC2_saved_grant[1] & ND1L665Q) ) );


--CC2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[45] at LABCELL_X13_Y9_N42
CC2_src_data[45] = ( ND1_W_alu_result[9] & ( CC2_saved_grant[1] & ( (CC2_saved_grant[0]) # (ND1_F_pc[7]) ) ) ) # ( !ND1_W_alu_result[9] & ( CC2_saved_grant[1] & ( ND1_F_pc[7] ) ) ) # ( ND1_W_alu_result[9] & ( !CC2_saved_grant[1] & ( CC2_saved_grant[0] ) ) );


--CC2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[44] at LABCELL_X13_Y9_N0
CC2_src_data[44] = ( ND1L662Q & ( ((ND1_W_alu_result[8] & CC2_saved_grant[0])) # (CC2_saved_grant[1]) ) ) # ( !ND1L662Q & ( (ND1_W_alu_result[8] & CC2_saved_grant[0]) ) );


--CC2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[43] at LABCELL_X13_Y9_N18
CC2_src_data[43] = ( CC2_saved_grant[1] & ( ((ND1_W_alu_result[7] & CC2_saved_grant[0])) # (ND1_F_pc[5]) ) ) # ( !CC2_saved_grant[1] & ( (ND1_W_alu_result[7] & CC2_saved_grant[0]) ) );


--CC2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[42] at LABCELL_X9_Y8_N18
CC2_src_data[42] = ( ND1_F_pc[4] & ( ((ND1_W_alu_result[6] & CC2_saved_grant[0])) # (CC2_saved_grant[1]) ) ) # ( !ND1_F_pc[4] & ( (ND1_W_alu_result[6] & CC2_saved_grant[0]) ) );


--CC2L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~1 at LABCELL_X12_Y7_N15
CC2L23 = (ND1_hbreak_enabled & CC2_saved_grant[0]);


--GE1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X15_Y7_N11
--register power-up is low

GE1_waitrequest = DFFEAS(GE1L191, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X15_Y7_N4
--register power-up is low

TB4_mem_used[1] = DFFEAS(TB4L11, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X19_Y6_N44
--register power-up is low

ND1_d_write = DFFEAS(ND1_E_st_stall, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X19_Y6_N50
--register power-up is low

EC1_write_accepted = DFFEAS(EC1L13, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~0 at LABCELL_X17_Y7_N3
V1L63 = ( ND1L1045Q & ( !EC1L14Q ) );


--V1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X17_Y7_N42
V1L69 = ( ND1L1045Q & ( (EB1_rst1 & ((!EC1L14Q) # ((ND1_d_read & !EC1_read_accepted)))) ) ) # ( !ND1L1045Q & ( (ND1_d_read & (!EC1_read_accepted & EB1_rst1)) ) );


--FC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at LABCELL_X16_Y7_N33
FC1L2 = ( ND1_W_alu_result[12] & ( ND1_W_alu_result[15] & ( (!ND1_W_alu_result[13] & (!ND1_W_alu_result[14] & ND1_W_alu_result[11])) ) ) );


--ND1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X12_Y8_N47
--register power-up is low

ND1_i_read = DFFEAS(ND1L1052, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X12_Y7_N44
--register power-up is low

EC2_read_accepted = DFFEAS(EC2L3, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0 at LABCELL_X12_Y7_N39
DC2L1 = ( EB1_rst1 & ( !EC2_read_accepted & ( !ND1_i_read ) ) );


--ND1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X11_Y11_N31
--register power-up is low

ND1_F_pc[12] = DFFEAS(ND1L682, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid,  ,  ,  ,  );


--GC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at LABCELL_X7_Y11_N24
GC1L1 = ( !ND1_F_pc[11] & ( (ND1_F_pc[9] & (ND1_F_pc[12] & (ND1_F_pc[10] & ND1_F_pc[13]))) ) );


--CC2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|WideOr1 at LABCELL_X13_Y7_N48
CC2_WideOr1 = ( FC1L2 & ( CC2_saved_grant[1] & ( (!DC2L1 & (V1L69 & ((CC2_saved_grant[0])))) # (DC2L1 & (((V1L69 & CC2_saved_grant[0])) # (GC1L1))) ) ) ) # ( !FC1L2 & ( CC2_saved_grant[1] & ( (DC2L1 & GC1L1) ) ) ) # ( FC1L2 & ( !CC2_saved_grant[1] & ( (V1L69 & CC2_saved_grant[0]) ) ) );


--RD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at MLABCELL_X15_Y7_N48
RD1L133 = ( RD1_write & ( TB4_mem_used[1] & ( GE1_waitrequest ) ) ) # ( RD1_write & ( !TB4_mem_used[1] & ( GE1_waitrequest ) ) ) # ( !RD1_write & ( !TB4_mem_used[1] & ( (CC2_WideOr1 & (V1L63 & CC2_saved_grant[0])) ) ) );


--KE1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X1_Y5_N12
KE1L62 = ( XD1_break_readreg[3] & ( (!HE1L3 & (((GE1_MonDReg[3])) # (P1_irf_reg[3][1]))) # (HE1L3 & (((KE1_sr[5])))) ) ) # ( !XD1_break_readreg[3] & ( (!HE1L3 & (!P1_irf_reg[3][1] & ((GE1_MonDReg[3])))) # (HE1L3 & (((KE1_sr[5])))) ) );


--JE1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X1_Y5_N38
--register power-up is low

JE1_jdo[2] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[2],  ,  , VCC);


--JE1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X1_Y5_N56
--register power-up is low

JE1_jdo[5] = DFFEAS(JE1L15, GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe,  ,  ,  ,  );


--RD1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X10_Y6_N46
--register power-up is low

RD1_writedata[1] = DFFEAS(CC2L24, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at LABCELL_X2_Y6_N30
GE1L156 = ( GE1_jtag_ram_access & ( GE1_MonDReg[1] ) ) # ( !GE1_jtag_ram_access & ( RD1_writedata[1] ) );


--JE1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X6_Y4_N41
--register power-up is low

JE1_sync2_udr = DFFEAS( , GLOBAL(A1L23),  ,  ,  , ME4_dreg[0],  ,  , VCC);


--ME4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X3_Y3_N35
--register power-up is low

ME4_dreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , ME4_din_s1,  ,  , VCC);


--JE1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at MLABCELL_X6_Y4_N36
JE1L70 = ( ME4_dreg[0] & ( !JE1_sync2_udr ) );


--KE1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X2_Y5_N42
KE1L63 = ( KE1_sr[37] & ( (J1_splitter_nodes_receive_2[3] & (!P1_virtual_ir_scan_reg & R1_state[4])) ) );


--KE1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15 at MLABCELL_X3_Y3_N39
KE1L53 = ( R1_state[4] & ( !P1_virtual_ir_scan_reg & ( J1_splitter_nodes_receive_2[3] ) ) ) # ( !R1_state[4] & ( !P1_virtual_ir_scan_reg & ( (R1_state[3] & (J1_splitter_nodes_receive_2[3] & (!P1_irf_reg[3][0] $ (!P1_irf_reg[3][1])))) ) ) );


--KE1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X2_Y5_N45
KE1L64 = ( R1_state[4] & ( (J1_splitter_nodes_receive_2[3] & (!P1_virtual_ir_scan_reg & A1L6)) ) );


--JE1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X6_Y4_N47
--register power-up is low

JE1_sync2_uir = DFFEAS(JE1L62, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ME5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X6_Y4_N46
--register power-up is low

ME5_dreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , ME5_din_s1,  ,  , VCC);


--JE1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at MLABCELL_X6_Y4_N57
JE1L59 = (!JE1_sync2_uir & ME5_dreg[0]);


--GE1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X7_Y5_N0
GE1L137 = ( !JE1_take_action_ocimem_b & ( GE1L2 ) );


--JE1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at LABCELL_X7_Y5_N6
JE1L65 = ( JE1L64 & ( !JE1_jdo[35] ) );


--JE1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X7_Y5_N50
--register power-up is low

JE1_jdo[17] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[17],  ,  , VCC);


--GE1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at MLABCELL_X6_Y5_N30
GE1L132 = ( JE1L64 & ( (!JE1_jdo[35] & ((!JE1_jdo[34] & (GE1L2)) # (JE1_jdo[34] & ((!JE1_jdo[17]))))) # (JE1_jdo[35] & (GE1L2)) ) );


--XF2_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X7_Y4_N26
--register power-up is low

XF2_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23),  ,  ,  , XF2_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--WF1L13 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|always2~0 at LABCELL_X7_Y4_N45
WF1L13 = ( WF1_r_sync_rst_chain[2] & ( XF2_altera_reset_synchronizer_int_chain_out ) ) # ( !WF1_r_sync_rst_chain[2] & ( XF2_altera_reset_synchronizer_int_chain_out ) ) # ( !WF1_r_sync_rst_chain[2] & ( !XF2_altera_reset_synchronizer_int_chain_out ) );


--JE1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X1_Y6_N56
--register power-up is low

JE1_jdo[26] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[26],  ,  , VCC);


--JE1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X3_Y6_N19
--register power-up is low

JE1_jdo[27] = DFFEAS(JE1L44, GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe,  ,  ,  ,  );


--JE1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X1_Y6_N59
--register power-up is low

JE1_jdo[28] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[28],  ,  , VCC);


--JE1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X2_Y5_N49
--register power-up is low

JE1_jdo[29] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[29],  ,  , VCC);


--JE1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X1_Y6_N26
--register power-up is low

JE1_jdo[30] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[30],  ,  , VCC);


--JE1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X7_Y6_N13
--register power-up is low

JE1_jdo[31] = DFFEAS(JE1L49, GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe,  ,  ,  ,  );


--JE1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X6_Y5_N29
--register power-up is low

JE1_jdo[32] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[32],  ,  , VCC);


--JE1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X7_Y5_N56
--register power-up is low

JE1_jdo[33] = DFFEAS(JE1L52, GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe,  ,  ,  ,  );


--ND1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X10_Y7_N5
--register power-up is low

ND1_d_byteenable[0] = DFFEAS(ND1L385, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[32] at LABCELL_X10_Y7_N42
CC2_src_data[32] = ( CC2_saved_grant[1] ) # ( !CC2_saved_grant[1] & ( (CC2_saved_grant[0] & ND1_d_byteenable[0]) ) );


--GE1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at LABCELL_X7_Y5_N18
GE1L135 = ( JE1L65 & ( (!JE1_jdo[34] & ((GE1L2))) # (JE1_jdo[34] & (!JE1_jdo[17])) ) );


--HE1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X1_Y3_N45
HE1_virtual_state_cdr = ( J1_splitter_nodes_receive_2[3] & ( R1_state[3] & ( !P1_virtual_ir_scan_reg ) ) );


--KE1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X1_Y3_N43
--register power-up is low

KE1_DRsize.100 = DFFEAS( , A1L5,  ,  , HE1_virtual_state_uir, KE1L5,  ,  , VCC);


--KE1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at MLABCELL_X3_Y5_N18
KE1L65 = ( HE1L3 & ( (!KE1_DRsize.100 & (KE1_sr[36])) # (KE1_DRsize.100 & ((A1L6))) ) ) # ( !HE1L3 & ( KE1L100 ) );


--ND1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at MLABCELL_X8_Y9_N6
ND1L208 = ( ND1L575 & ( ND1_D_iw[16] & ( (ND1_D_iw[13] & (!ND1_D_iw[12] & (ND1_D_iw[15] & !ND1_D_iw[14]))) ) ) );


--ND1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X10_Y9_N44
--register power-up is low

ND1_W_status_reg_pie = DFFEAS(ND1L864, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_E_valid_from_R,  ,  ,  ,  );


--ND1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X10_Y6_N52
--register power-up is low

ND1_W_ipending_reg[0] = DFFEAS(ND1L824, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req at LABCELL_X10_Y9_N39
ND1_intr_req = ( ND1_W_ipending_reg[0] & ( ND1_W_status_reg_pie ) );


--WB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X11_Y8_N49
--register power-up is low

WB4_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[0],  ,  , VCC);


--WB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X15_Y7_N1
--register power-up is low

WB4_read_latency_shift_reg[0] = DFFEAS(WB4L39, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB4_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73] at FF_X17_Y6_N38
--register power-up is low

TB4_mem[0][73] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , TB4L12, TB4L14,  ,  , VCC);


--TB4_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55] at FF_X17_Y6_N59
--register power-up is low

TB4_mem[0][55] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , TB4L12, TB4L15,  ,  , VCC);


--AC4L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0 at LABCELL_X17_Y6_N51
AC4L2 = ( TB4_mem[0][73] & ( (WB4_read_latency_shift_reg[0] & TB4_mem[0][55]) ) );


--WB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X12_Y7_N35
--register power-up is low

WB5_read_latency_shift_reg[0] = DFFEAS(WB5L3, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB5_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73] at FF_X12_Y7_N52
--register power-up is low

TB5_mem[0][73] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , TB5L11, TB5L14,  ,  , VCC);


--TB5_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55] at FF_X12_Y7_N50
--register power-up is low

TB5_mem[0][55] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , TB5L11, TB5L15,  ,  , VCC);


--AC5L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0 at LABCELL_X12_Y7_N51
AC5L2 = ( TB5_mem[0][55] & ( (WB5_read_latency_shift_reg[0] & TB5_mem[0][73]) ) );


--ND1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~0 at LABCELL_X11_Y8_N39
ND1L622 = ( UF1_q_a[0] & ( (!ND1_intr_req & (((AC4L2 & WB4_av_readdata_pre[0])) # (AC5L2))) ) ) # ( !UF1_q_a[0] & ( (AC4L2 & (!ND1_intr_req & WB4_av_readdata_pre[0])) ) );


--ND1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X12_Y8_N53
--register power-up is low

ND1_hbreak_pending = DFFEAS(ND1L1049, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X4_Y6_N37
--register power-up is low

ZD1_jtag_break = DFFEAS(ZD1L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ND1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X12_Y8_N44
--register power-up is low

ND1_wait_for_one_post_bret_inst = DFFEAS(ND1L1059, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X17_Y9_N38
--register power-up is low

ND1_W_valid = DFFEAS(ND1L867, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L1050 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at LABCELL_X12_Y8_N48
ND1L1050 = ( ZD1_jtag_break & ( (!ND1_hbreak_enabled & ((!ND1_wait_for_one_post_bret_inst) # (ND1_W_valid))) ) ) # ( !ZD1_jtag_break & ( (!ND1_hbreak_enabled & (ND1_hbreak_pending & ((!ND1_wait_for_one_post_bret_inst) # (ND1_W_valid)))) ) );


--ND1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X12_Y8_N0
ND1L688 = (!ND1_i_read & ((AC4L2) # (AC5L2)));


--WB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X13_Y8_N26
--register power-up is low

WB4_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[1],  ,  , VCC);


--ND1L286 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]~0 at LABCELL_X13_Y8_N27
ND1L286 = ( !ND1_intr_req & ( !ND1L1050 ) );


--ND1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~1 at LABCELL_X13_Y8_N48
ND1L623 = ( AC4L2 & ( ((!ND1L286) # ((UF1_q_a[1] & AC5L2))) # (WB4_av_readdata_pre[1]) ) ) # ( !AC4L2 & ( (!ND1L286) # ((UF1_q_a[1] & AC5L2)) ) );


--WB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X13_Y8_N47
--register power-up is low

WB4_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[2],  ,  , VCC);


--ND1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~2 at LABCELL_X13_Y8_N3
ND1L624 = ( !ND1_intr_req & ( (!AC4L2 & (AC5L2 & ((UF1_q_a[2])))) # (AC4L2 & (((AC5L2 & UF1_q_a[2])) # (WB4_av_readdata_pre[2]))) ) );


--WB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X13_Y8_N38
--register power-up is low

WB4_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[3],  ,  , VCC);


--ND1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~3 at LABCELL_X13_Y8_N6
ND1L625 = ( UF1_q_a[3] & ( (!ND1L286) # (((AC4L2 & WB4_av_readdata_pre[3])) # (AC5L2)) ) ) # ( !UF1_q_a[3] & ( (!ND1L286) # ((AC4L2 & WB4_av_readdata_pre[3])) ) );


--WB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X13_Y5_N10
--register power-up is low

WB4_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[4],  ,  , VCC);


--ND1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~4 at LABCELL_X13_Y8_N9
ND1L626 = ( AC4L2 & ( (!ND1L286) # (((AC5L2 & UF1_q_a[4])) # (WB4_av_readdata_pre[4])) ) ) # ( !AC4L2 & ( (!ND1L286) # ((AC5L2 & UF1_q_a[4])) ) );


--WB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X13_Y5_N52
--register power-up is low

WB4_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[5],  ,  , VCC);


--ND1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~5 at LABCELL_X13_Y8_N15
ND1L627 = ( WB4_av_readdata_pre[5] & ( ((!ND1L286) # ((AC5L2 & UF1_q_a[5]))) # (AC4L2) ) ) # ( !WB4_av_readdata_pre[5] & ( (!ND1L286) # ((AC5L2 & UF1_q_a[5])) ) );


--WB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X13_Y8_N32
--register power-up is low

WB4_av_readdata_pre[11] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[11],  ,  , VCC);


--ND1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~6 at LABCELL_X12_Y8_N36
ND1L633 = ( ND1L286 & ( (!AC5L2 & (AC4L2 & (WB4_av_readdata_pre[11]))) # (AC5L2 & (((AC4L2 & WB4_av_readdata_pre[11])) # (UF1_q_a[11]))) ) ) # ( !ND1L286 );


--WB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X11_Y8_N22
--register power-up is low

WB4_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[12],  ,  , VCC);


--ND1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~7 at LABCELL_X11_Y8_N33
ND1L634 = ( UF1_q_a[12] & ( (!ND1_intr_req & (((AC4L2 & WB4L15Q)) # (AC5L2))) ) ) # ( !UF1_q_a[12] & ( (AC4L2 & (!ND1_intr_req & WB4L15Q)) ) );


--WB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X11_Y8_N53
--register power-up is low

WB4_av_readdata_pre[13] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[13],  ,  , VCC);


--ND1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~8 at LABCELL_X11_Y8_N30
ND1L635 = ( ND1L286 & ( (!AC5L2 & (AC4L2 & (WB4_av_readdata_pre[13]))) # (AC5L2 & (((AC4L2 & WB4_av_readdata_pre[13])) # (UF1_q_a[13]))) ) ) # ( !ND1L286 );


--WB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X13_Y6_N46
--register power-up is low

WB4_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[14],  ,  , VCC);


--ND1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~9 at LABCELL_X12_Y8_N3
ND1L636 = ( ND1_intr_req ) # ( !ND1_intr_req & ( (!AC5L2 & (AC4L2 & ((WB4_av_readdata_pre[14])))) # (AC5L2 & (((AC4L2 & WB4_av_readdata_pre[14])) # (UF1_q_a[14]))) ) );


--WB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X11_Y6_N59
--register power-up is low

WB4_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[15],  ,  , VCC);


--ND1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~10 at LABCELL_X12_Y8_N21
ND1L637 = ( WB4_av_readdata_pre[15] & ( ((!ND1L286) # ((AC5L2 & UF1_q_a[15]))) # (AC4L2) ) ) # ( !WB4_av_readdata_pre[15] & ( (!ND1L286) # ((AC5L2 & UF1_q_a[15])) ) );


--WB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X11_Y8_N2
--register power-up is low

WB4_av_readdata_pre[16] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[16],  ,  , VCC);


--ND1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~11 at LABCELL_X11_Y8_N54
ND1L638 = ( ND1L286 & ( (!AC5L2 & (AC4L2 & (WB4_av_readdata_pre[16]))) # (AC5L2 & (((AC4L2 & WB4_av_readdata_pre[16])) # (UF1_q_a[16]))) ) ) # ( !ND1L286 );


--ND1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X11_Y9_N5
--register power-up is low

ND1_R_valid = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_D_valid,  ,  , VCC);


--ND1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X17_Y9_N8
--register power-up is low

ND1_E_new_inst = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1L772Q,  ,  , VCC);


--ND1L991 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X17_Y9_N15
ND1L991 = ( ND1_R_ctrl_st & ( ND1_E_new_inst ) );


--EC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X19_Y6_N21
EC1L1 = ( !EC1_write_accepted & ( !ND1_d_read ) );


--TB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X17_Y6_N20
--register power-up is low

TB3_mem_used[1] = DFFEAS(TB3L10, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--WB3_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1] at FF_X17_Y6_N13
--register power-up is low

WB3_av_readdata_pre[1] = DFFEAS(WB3L5, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--WB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X18_Y6_N14
--register power-up is low

WB3_wait_latency_counter[1] = DFFEAS(WB3L18, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--WB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X18_Y6_N58
--register power-up is low

WB3_wait_latency_counter[0] = DFFEAS(WB3L19, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CC1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0] at FF_X18_Y6_N41
--register power-up is low

CC1_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  , CC1L14, ZC1L2,  ,  , VCC);


--CC1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1] at FF_X18_Y6_N20
--register power-up is low

CC1_saved_grant[1] = DFFEAS(ZC1L3, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  , CC1L14,  ,  ,  ,  );


--UE1_d_write is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_write at FF_X21_Y6_N37
--register power-up is low

UE1_d_write = DFFEAS(UE1_E_st_stall, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC3_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|write_accepted at FF_X21_Y6_N34
--register power-up is low

EC3_write_accepted = DFFEAS(EC3L10, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~0 at LABCELL_X19_Y6_N24
SB3L2 = ( UE1_d_write & ( EC3_write_accepted & ( (CC1L8Q & (!EC1_write_accepted & ND1_d_write)) ) ) ) # ( !UE1_d_write & ( EC3_write_accepted & ( (CC1L8Q & (!EC1_write_accepted & ND1_d_write)) ) ) ) # ( UE1_d_write & ( !EC3_write_accepted & ( ((CC1L8Q & (!EC1_write_accepted & ND1_d_write))) # (CC1_saved_grant[1]) ) ) ) # ( !UE1_d_write & ( !EC3_write_accepted & ( (CC1L8Q & (!EC1_write_accepted & ND1_d_write)) ) ) );


--FC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X16_Y7_N12
FC1L6 = ( !EC1_read_accepted & ( (FC1L4 & (!ND1_W_alu_result[3] & (FC1L3 & ND1_d_read))) ) );


--ZB2L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|src0_valid~0 at LABCELL_X22_Y6_N54
ZB2L10 = ( EC3_read_accepted & ( (UE1_d_write & (!EC3_write_accepted & EB2_rst1)) ) ) # ( !EC3_read_accepted & ( (EB2_rst1 & (((UE1_d_write & !EC3_write_accepted)) # (UE1_d_read))) ) );


--HC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|always1~0 at LABCELL_X23_Y6_N6
HC1L7 = ( UE1_W_alu_result[13] & ( (!UE1_W_alu_result[11] & !UE1_W_alu_result[12]) ) );


--HC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|always1~1 at LABCELL_X23_Y6_N48
HC1L8 = ( HC1L7 & ( (HC1L3 & (HC1L4 & (!EC3_read_accepted & UE1_d_read))) ) );


--CC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|WideOr1 at LABCELL_X18_Y6_N48
CC1_WideOr1 = ( ZB2L10 & ( HC1L8 & ( ((CC1_saved_grant[0] & (FC1L6 & V1L69))) # (CC1_saved_grant[1]) ) ) ) # ( !ZB2L10 & ( HC1L8 & ( (CC1_saved_grant[0] & (FC1L6 & V1L69)) ) ) ) # ( ZB2L10 & ( !HC1L8 & ( (CC1_saved_grant[0] & (FC1L6 & V1L69)) ) ) ) # ( !ZB2L10 & ( !HC1L8 & ( (CC1_saved_grant[0] & (FC1L6 & V1L69)) ) ) );


--WB3L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 at LABCELL_X18_Y6_N33
WB3L13 = ( WB3_av_readdata_pre[1] & ( SB3L2 & ( (!TB3L11Q & (!WB3_wait_latency_counter[1] & (!WB3_wait_latency_counter[0] $ (!CC1_WideOr1)))) ) ) ) # ( WB3_av_readdata_pre[1] & ( !SB3L2 & ( (WB3_wait_latency_counter[0] & (!TB3L11Q & !WB3_wait_latency_counter[1])) ) ) );


--EC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X16_Y7_N21
EC1L11 = ( !EC1_read_accepted & ( ND1_d_read ) );


--ZB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at LABCELL_X16_Y7_N15
ZB1L3 = ( FC1L3 & ( (FC1L4 & (!ND1_W_alu_result[3] & (CC1L8Q & EC1L11))) ) );


--TB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem_used[1] at FF_X19_Y7_N7
--register power-up is low

TB2_mem_used[1] = DFFEAS(TB2L17, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3_use_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|use_reg at FF_X17_Y7_N20
--register power-up is low

VB3_use_reg = DFFEAS(VB3L55, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X10_Y7_N1
--register power-up is low

ND1_d_byteenable[1] = DFFEAS(ND1L382, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_WideOr0 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|WideOr0 at LABCELL_X10_Y7_N12
T1_WideOr0 = ( !VB3_byteen_reg[0] & ( VB3_use_reg & ( !VB3_byteen_reg[1] ) ) ) # ( VB3_byteen_reg[0] & ( !VB3_use_reg & ( (!ND1_d_byteenable[0] & !ND1_d_byteenable[1]) ) ) ) # ( !VB3_byteen_reg[0] & ( !VB3_use_reg & ( (!ND1_d_byteenable[0] & !ND1_d_byteenable[1]) ) ) );


--FC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at LABCELL_X16_Y7_N36
FC1L1 = ( ND1_W_alu_result[15] & ( (!ND1_W_alu_result[11] & (!ND1_W_alu_result[14] & (!ND1_W_alu_result[12] & !ND1_W_alu_result[13]))) ) );


--ZB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0 at LABCELL_X16_Y7_N24
ZB1L11 = ( FC1L4 & ( EC1_read_accepted & ( (!FC1L2 & ((!FC1L3) # (!ND1_W_alu_result[3]))) ) ) ) # ( !FC1L4 & ( EC1_read_accepted & ( !FC1L2 ) ) ) # ( FC1L4 & ( !EC1_read_accepted & ( (!FC1L2 & ((!FC1L3) # ((!ND1_d_read & !ND1_W_alu_result[3])))) ) ) ) # ( !FC1L4 & ( !EC1_read_accepted & ( !FC1L2 ) ) );


--WB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge0_avalon_slave_translator|read_latency_shift_reg~0 at LABCELL_X17_Y7_N0
WB2L4 = ( !TB2_mem_used[1] & ( EB1_rst1 ) );


--WB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge0_avalon_slave_translator|av_begintransfer~0 at LABCELL_X18_Y7_N18
WB2L1 = ( EC1L11 & ( WB2L4 & ( (FC1L1 & (ZB1L11 & !T1_WideOr0)) ) ) ) # ( !EC1L11 & ( WB2L4 & ( (FC1L1 & (ZB1L11 & (V1L63 & !T1_WideOr0))) ) ) );


--YF1_bridge_acknowledge is Bus_Arbiter:u1|RAM_controller:u1|bridge_acknowledge at FF_X22_Y7_N13
--register power-up is low

YF1_bridge_acknowledge = DFFEAS(YF1L1, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--E1_current_state.CPU_0 is Bus_Arbiter:u1|current_state.CPU_0 at FF_X21_Y5_N25
--register power-up is low

E1_current_state.CPU_0 = DFFEAS(E1L16, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--T1L33 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|WideAnd0~0 at MLABCELL_X21_Y5_N57
T1L33 = ( T1_time_out_counter[5] & ( T1_time_out_counter[7] & ( (T1_time_out_counter[1] & (T1_time_out_counter[4] & T1_time_out_counter[0])) ) ) );


--T1L77 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_waitrequest~0 at MLABCELL_X21_Y5_N3
T1L77 = ( YF1_bridge_acknowledge & ( T1_time_out_counter[3] & ( ((T1_time_out_counter[2] & (T1L33 & T1_time_out_counter[6]))) # (E1_current_state.CPU_0) ) ) ) # ( !YF1_bridge_acknowledge & ( T1_time_out_counter[3] & ( (T1_time_out_counter[2] & (T1L33 & T1_time_out_counter[6])) ) ) ) # ( YF1_bridge_acknowledge & ( !T1_time_out_counter[3] & ( E1_current_state.CPU_0 ) ) );


--VB3_count[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|count[0] at FF_X17_Y7_N23
--register power-up is low

VB3_count[0] = DFFEAS(VB3L18, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X17_Y7_N51
ZB1L4 = (FC1L1 & (ZB1L11 & VB3_count[0]));


--ZB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at LABCELL_X11_Y6_N27
ZB1L5 = ( ND1_W_alu_result[3] & ( (V1_av_waitrequest & (FC1L3 & (FC1L4 & !TB1_mem_used[1]))) ) );


--CC3_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[0] at FF_X13_Y7_N8
--register power-up is low

CC3_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , CC3L58, ZC3L2,  ,  , VCC);


--TB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X12_Y7_N22
--register power-up is low

TB5_mem_used[1] = DFFEAS(TB5L12, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at LABCELL_X13_Y7_N27
ZB1L6 = ( EB1_rst1 & ( !TB5_mem_used[1] ) );


--ZB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4 at MLABCELL_X15_Y7_N30
ZB1L7 = ( !TB4_mem_used[1] & ( (!GE1_waitrequest & (FC1L2 & CC2_saved_grant[0])) ) );


--ZB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X18_Y7_N24
ZB1L1 = ( ZB1L11 & ( FC1L1 & ( (!ZB1L5 & !ZB1L7) ) ) ) # ( !ZB1L11 & ( FC1L1 & ( (!ZB1L5 & !ZB1L7) ) ) ) # ( ZB1L11 & ( !FC1L1 & ( (!ZB1L5 & (!ZB1L7 & ((!ZB1L6) # (!CC3_saved_grant[0])))) ) ) ) # ( !ZB1L11 & ( !FC1L1 & ( (!ZB1L5 & !ZB1L7) ) ) );


--ZB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X18_Y7_N6
ZB1L2 = ( TB2_mem_used[1] & ( ZB1L1 ) ) # ( !TB2_mem_used[1] & ( ZB1L1 & ( (!ZB1L4) # ((WB2L1 & (!T1_WideOr0 & !T1L77))) ) ) );


--WB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge0_avalon_slave_translator|read_latency_shift_reg[0] at FF_X19_Y7_N26
--register power-up is low

WB2_read_latency_shift_reg[0] = DFFEAS(WB2L6, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2_mem[0][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[0][76] at FF_X19_Y7_N47
--register power-up is low

TB2_mem[0][76] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , TB2L18, TB2L19,  ,  , VCC);


--TB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem_used[0] at FF_X19_Y7_N14
--register power-up is low

TB2_mem_used[0] = DFFEAS(TB2L15, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2_rp_valid is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|rp_valid at LABCELL_X19_Y7_N3
SB2_rp_valid = ( WB2_read_latency_shift_reg[0] ) # ( !WB2_read_latency_shift_reg[0] & ( (TB2_mem_used[0] & TB2_mem[0][76]) ) );


--SB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|comb~0 at LABCELL_X19_Y7_N39
SB2L1 = (TB2_mem_used[0] & ((TB2_mem[0][76]) # (WB2_read_latency_shift_reg[0])));


--TB2_mem[0][77] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[0][77] at FF_X19_Y7_N23
--register power-up is low

TB2_mem[0][77] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , TB2L18, TB2L20,  ,  , VCC);


--TB2_mem[0][41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[0][41] at FF_X19_Y9_N50
--register power-up is low

TB2_mem[0][41] = DFFEAS(TB2L5, GLOBAL(A1L23), !WF1_r_sync_rst,  , TB2L18,  ,  ,  ,  );


--TB2_mem[0][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[0][19] at FF_X19_Y7_N52
--register power-up is low

TB2_mem[0][19] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , TB2L18, TB2L22,  ,  , VCC);


--VB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|always10~0 at LABCELL_X19_Y7_N18
VB1L1 = ( TB2_mem[0][77] & ( TB2_mem[0][41] ) ) # ( !TB2_mem[0][77] & ( TB2_mem[0][41] & ( (!SB2L1 & (((VC2_burst_uncompress_address_base[1])) # (VC2_burst_uncompress_address_offset[1]))) # (SB2L1 & (((TB2_mem[0][19])))) ) ) ) # ( TB2_mem[0][77] & ( !TB2_mem[0][41] ) ) # ( !TB2_mem[0][77] & ( !TB2_mem[0][41] ) );


--AC5L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0 at LABCELL_X12_Y7_N48
AC5L1 = (WB5_read_latency_shift_reg[0] & ((!TB5_mem[0][73]) # (!TB5_mem[0][55])));


--WB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X13_Y6_N52
--register power-up is low

WB1_read_latency_shift_reg[0] = DFFEAS(WB1L36, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X17_Y6_N8
--register power-up is low

WB3_read_latency_shift_reg[0] = DFFEAS(TB3L13, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--TB3_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74] at FF_X17_Y6_N28
--register power-up is low

TB3_mem[0][74] = DFFEAS(TB3L3, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--TC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at LABCELL_X17_Y6_N54
TC1L2 = ( TB4_mem[0][55] & ( WB3_read_latency_shift_reg[0] & ( (!WB1_read_latency_shift_reg[0] & (TB3_mem[0][74] & ((!WB4_read_latency_shift_reg[0]) # (TB4_mem[0][73])))) ) ) ) # ( !TB4_mem[0][55] & ( WB3_read_latency_shift_reg[0] & ( (!WB1_read_latency_shift_reg[0] & (!WB4_read_latency_shift_reg[0] & TB3_mem[0][74])) ) ) ) # ( TB4_mem[0][55] & ( !WB3_read_latency_shift_reg[0] & ( (!WB1_read_latency_shift_reg[0] & ((!WB4_read_latency_shift_reg[0]) # (TB4_mem[0][73]))) ) ) ) # ( !TB4_mem[0][55] & ( !WB3_read_latency_shift_reg[0] & ( (!WB1_read_latency_shift_reg[0] & !WB4_read_latency_shift_reg[0]) ) ) );


--TC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1 at LABCELL_X19_Y7_N27
TC1L3 = ( TC1L2 & ( !AC5L1 ) );


--EC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X17_Y7_N38
--register power-up is low

EC1_end_begintransfer = DFFEAS(EC1L6, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X17_Y7_N6
EC1L2 = ( EC1L14Q & ( (!ND1_d_read & !ND1L1045Q) ) ) # ( !EC1L14Q & ( (!ND1_d_read & ((!ND1L1045Q) # ((!EC1_end_begintransfer) # (!EB1_rst1)))) ) );


--EC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2 at LABCELL_X18_Y7_N0
EC1L3 = ( VB1L1 & ( (!EC1L2 & ((!ND1_d_read) # ((!TC1L3) # (SB2_rp_valid)))) ) ) # ( !VB1L1 & ( (!EC1L2 & ((!ND1_d_read) # (!TC1L3))) ) );


--EC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~3 at LABCELL_X19_Y6_N30
EC1L4 = ( EC1L3 & ( (!ZB1L2) # ((!EC1L1) # ((ZB1L3 & WB3L13))) ) );


--ND1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X11_Y9_N10
--register power-up is low

ND1_R_ctrl_ld = DFFEAS(ND1L228, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X17_Y9_N18
ND1L236 = ( ND1_D_iw[0] & ( (ND1_D_iw[4] & (ND1_D_iw[2] & !ND1_D_iw[3])) ) );


--VC2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0 at LABCELL_X19_Y7_N42
VC2L15 = ( TB2_mem[0][76] & ( WB2_read_latency_shift_reg[0] & ( (!TB2_mem_used[0] & (!VC2_burst_uncompress_address_offset[1] & (!VC2_burst_uncompress_address_base[1]))) # (TB2_mem_used[0] & (((!TB2_mem[0][19])))) ) ) ) # ( !TB2_mem[0][76] & ( WB2_read_latency_shift_reg[0] & ( (!TB2_mem_used[0] & (!VC2_burst_uncompress_address_offset[1] & (!VC2_burst_uncompress_address_base[1]))) # (TB2_mem_used[0] & (((!TB2_mem[0][19])))) ) ) ) # ( TB2_mem[0][76] & ( !WB2_read_latency_shift_reg[0] & ( (!TB2_mem_used[0] & (!VC2_burst_uncompress_address_offset[1] & (!VC2_burst_uncompress_address_base[1]))) # (TB2_mem_used[0] & (((!TB2_mem[0][19])))) ) ) ) # ( !TB2_mem[0][76] & ( !WB2_read_latency_shift_reg[0] & ( (!VC2_burst_uncompress_address_offset[1] & !VC2_burst_uncompress_address_base[1]) ) ) );


--TC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at LABCELL_X19_Y7_N48
TC1_WideOr1 = ( TB2_mem[0][77] & ( !AC5L1 & ( (!SB2_rp_valid & TC1L2) ) ) ) # ( !TB2_mem[0][77] & ( !AC5L1 & ( (TC1L2 & ((!SB2_rp_valid) # ((TB2_mem[0][41] & VC2L15)))) ) ) );


--ND1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X17_Y9_N50
--register power-up is low

ND1_av_ld_aligning_data = DFFEAS(ND1L877, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X17_Y9_N52
--register power-up is low

ND1_av_ld_align_cycle[1] = DFFEAS(ND1L874, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X17_Y9_N11
--register power-up is low

ND1_av_ld_align_cycle[0] = DFFEAS(ND1L873, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X7_Y10_N36
ND1L234 = ( ND1_D_iw[3] & ( ND1_D_iw[0] & ( (ND1_D_iw[1]) # (ND1_D_iw[2]) ) ) );


--ND1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X17_Y9_N21
ND1L876 = (ND1_av_ld_align_cycle[1] & (!ND1L871Q $ (((!ND1L234) # (ND1_D_iw[4])))));


--ND1L877 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X17_Y9_N48
ND1L877 = ( ND1L236 & ( (!ND1L876 & ND1_av_ld_aligning_data) ) ) # ( !ND1L236 & ( (!ND1_av_ld_aligning_data & (!TC1_WideOr1 & (ND1_d_read))) # (ND1_av_ld_aligning_data & (((!ND1L876)))) ) );


--ND1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X17_Y9_N43
--register power-up is low

ND1_av_ld_waiting_for_data = DFFEAS(ND1L979, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at LABCELL_X17_Y9_N30
ND1L570 = ( ND1_R_ctrl_ld & ( ND1_E_valid_from_R & ( (((!ND1L236 & ND1L877)) # (ND1_E_new_inst)) # (ND1L979) ) ) ) # ( ND1_R_ctrl_ld & ( !ND1_E_valid_from_R & ( ND1_E_new_inst ) ) );


--ND1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X10_Y12_N4
--register power-up is low

ND1_R_ctrl_shift_rot = DFFEAS(ND1L246, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X16_Y11_N30
ND1L571 = ( !ND1_E_shift_rot_cnt[3] & ( !ND1_E_shift_rot_cnt[0] & ( (!ND1L393Q & !ND1_E_shift_rot_cnt[1]) ) ) );


--ND1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at LABCELL_X17_Y9_N12
ND1L572 = ( ND1L571 & ( (ND1_E_valid_from_R & (ND1_R_ctrl_shift_rot & ((ND1_E_new_inst) # (ND1_E_shift_rot_cnt[4])))) ) ) # ( !ND1L571 & ( (ND1_E_valid_from_R & ND1_R_ctrl_shift_rot) ) );


--ND1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X17_Y9_N24
ND1L574 = ( ND1L772Q & ( ND1L570 ) ) # ( !ND1L772Q & ( ND1L570 ) ) # ( ND1L772Q & ( !ND1L570 ) ) # ( !ND1L772Q & ( !ND1L570 & ( (((!EC1L4 & ND1L1045Q)) # (ND1L572)) # (ND1L991) ) ) );


--NF1_sr[34] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[34] at FF_X4_Y3_N38
--register power-up is low

NF1_sr[34] = DFFEAS(NF1L65, A1L5,  ,  , NF1L47,  ,  ,  ,  );


--UE1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[0] at FF_X36_Y3_N46
--register power-up is low

UE1_d_writedata[0] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[0],  ,  , VCC);


--CC4_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|saved_grant[0] at FF_X30_Y3_N56
--register power-up is low

CC4_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , CC4L56, ZC4L2,  ,  , VCC);


--CC4L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~0 at LABCELL_X36_Y3_N3
CC4L23 = ( UE1_d_writedata[0] & ( CC4_saved_grant[0] ) );


--CC4_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|saved_grant[1] at FF_X30_Y3_N2
--register power-up is low

CC4_saved_grant[1] = DFFEAS(ZC4L3, GLOBAL(A1L23), !WF2_r_sync_rst,  , CC4L56,  ,  ,  ,  );


--CC4_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[38] at MLABCELL_X28_Y4_N9
CC4_src_data[38] = ( UE1L656Q & ( ((CC4_saved_grant[0] & UE1_W_alu_result[2])) # (CC4_saved_grant[1]) ) ) # ( !UE1L656Q & ( (CC4_saved_grant[0] & UE1_W_alu_result[2]) ) );


--CC4_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[41] at MLABCELL_X28_Y4_N51
CC4_src_data[41] = (!CC4_saved_grant[0] & (CC4_saved_grant[1] & (UE1_F_pc[3]))) # (CC4_saved_grant[0] & (((CC4_saved_grant[1] & UE1_F_pc[3])) # (UE1_W_alu_result[5])));


--CC4_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[40] at MLABCELL_X28_Y4_N39
CC4_src_data[40] = (!UE1_F_pc[2] & (UE1_W_alu_result[4] & ((CC4_saved_grant[0])))) # (UE1_F_pc[2] & (((UE1_W_alu_result[4] & CC4_saved_grant[0])) # (CC4_saved_grant[1])));


--CC4_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[39] at MLABCELL_X28_Y4_N33
CC4_src_data[39] = ( UE1_W_alu_result[3] & ( ((UE1_F_pc[1] & CC4_saved_grant[1])) # (CC4_saved_grant[0]) ) ) # ( !UE1_W_alu_result[3] & ( (UE1_F_pc[1] & CC4_saved_grant[1]) ) );


--CC4_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[46] at LABCELL_X30_Y3_N48
CC4_src_data[46] = ( CC4_saved_grant[0] & ( ((CC4_saved_grant[1] & UE1_F_pc[8])) # (UE1_W_alu_result[10]) ) ) # ( !CC4_saved_grant[0] & ( (CC4_saved_grant[1] & UE1_F_pc[8]) ) );


--CC4_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[45] at MLABCELL_X28_Y4_N27
CC4_src_data[45] = (!UE1_W_alu_result[9] & (UE1_F_pc[7] & (CC4_saved_grant[1]))) # (UE1_W_alu_result[9] & (((UE1_F_pc[7] & CC4_saved_grant[1])) # (CC4_saved_grant[0])));


--CC4_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[44] at MLABCELL_X28_Y4_N48
CC4_src_data[44] = ( UE1_W_alu_result[8] & ( ((CC4_saved_grant[1] & UE1_F_pc[6])) # (CC4_saved_grant[0]) ) ) # ( !UE1_W_alu_result[8] & ( (CC4_saved_grant[1] & UE1_F_pc[6]) ) );


--CC4_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[43] at LABCELL_X30_Y3_N18
CC4_src_data[43] = ( UE1_W_alu_result[7] & ( ((CC4_saved_grant[1] & UE1_F_pc[5])) # (CC4_saved_grant[0]) ) ) # ( !UE1_W_alu_result[7] & ( (CC4_saved_grant[1] & UE1_F_pc[5]) ) );


--CC4_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[42] at LABCELL_X29_Y3_N6
CC4_src_data[42] = (!UE1_F_pc[4] & (UE1_W_alu_result[6] & ((CC4_saved_grant[0])))) # (UE1_F_pc[4] & (((UE1_W_alu_result[6] & CC4_saved_grant[0])) # (CC4_saved_grant[1])));


--CC4L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~1 at LABCELL_X19_Y5_N39
CC4L24 = ( CC4_saved_grant[0] & ( UE1L1049Q ) );


--V2L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|always2~0 at LABCELL_X22_Y6_N21
V2L63 = ( !EC3_write_accepted & ( UE1_d_write ) );


--LF1_waitrequest is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|waitrequest at FF_X25_Y4_N46
--register power-up is low

LF1_waitrequest = DFFEAS(LF1L184, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TB8_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X25_Y4_N25
--register power-up is low

TB8_mem_used[1] = DFFEAS(TB8L14, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|Equal2~0 at LABCELL_X24_Y6_N57
HC1L2 = ( !UE1_W_alu_result[14] & ( (!UE1_W_alu_result[13] & (UE1_W_alu_result[12] & (UE1_W_alu_result[15] & !UE1_W_alu_result[11]))) ) );


--UE1_i_read is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|i_read at FF_X30_Y6_N50
--register power-up is low

UE1_i_read = DFFEAS(UE1L1054, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC4_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator|read_accepted at FF_X25_Y6_N25
--register power-up is low

EC4_read_accepted = DFFEAS(EC4L3, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent|cp_valid~0 at LABCELL_X24_Y6_N51
DC4L1 = ( !UE1_i_read & ( (EB2_rst1 & !EC4_read_accepted) ) );


--UE1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[12] at FF_X30_Y6_N55
--register power-up is low

UE1_F_pc[12] = DFFEAS(UE1L684, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid,  ,  ,  ,  );


--JC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_003:router_003|Equal1~0 at LABCELL_X27_Y6_N27
JC1L1 = ( !UE1L667Q & ( (UE1_F_pc[12] & (UE1_F_pc[10] & (!UE1_F_pc[11] & UE1_F_pc[13]))) ) );


--CC4_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|WideOr1 at LABCELL_X27_Y6_N30
CC4_WideOr1 = ( JC1L1 & ( CC4_saved_grant[0] & ( (!ZB2L10 & (CC4_saved_grant[1] & (DC4L1))) # (ZB2L10 & (((CC4_saved_grant[1] & DC4L1)) # (HC1L2))) ) ) ) # ( !JC1L1 & ( CC4_saved_grant[0] & ( (ZB2L10 & HC1L2) ) ) ) # ( JC1L1 & ( !CC4_saved_grant[0] & ( (CC4_saved_grant[1] & DC4L1) ) ) );


--XE1L131 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|write~0 at MLABCELL_X25_Y4_N48
XE1L131 = ( XE1_write & ( TB8_mem_used[1] & ( LF1_waitrequest ) ) ) # ( XE1_write & ( !TB8_mem_used[1] & ( LF1_waitrequest ) ) ) # ( !XE1_write & ( !TB8_mem_used[1] & ( (CC4_WideOr1 & (V2L63 & CC4_saved_grant[0])) ) ) );


--NF1L61 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~13 at LABCELL_X7_Y3_N45
NF1L61 = ( LF1_MonDReg[3] & ( (!HE2L3 & ((!P1_irf_reg[4][1]) # ((BF1_break_readreg[3])))) # (HE2L3 & (((NF1_sr[5])))) ) ) # ( !LF1_MonDReg[3] & ( (!HE2L3 & (P1_irf_reg[4][1] & ((BF1_break_readreg[3])))) # (HE2L3 & (((NF1_sr[5])))) ) );


--MF1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[2] at FF_X10_Y3_N43
--register power-up is low

MF1_jdo[2] = DFFEAS(MF1L9, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--MF1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[5] at FF_X10_Y3_N26
--register power-up is low

MF1_jdo[5] = DFFEAS(MF1L14, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--XE1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[1] at FF_X22_Y3_N16
--register power-up is low

XE1_writedata[1] = DFFEAS(CC4L25, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L149 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[1]~1 at LABCELL_X24_Y3_N30
LF1L149 = ( XE1_writedata[1] & ( (!LF1_jtag_ram_access) # (LF1_MonDReg[1]) ) ) # ( !XE1_writedata[1] & ( (LF1_jtag_ram_access & LF1_MonDReg[1]) ) );


--MF1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|sync2_udr at FF_X7_Y1_N26
--register power-up is low

MF1_sync2_udr = DFFEAS( , GLOBAL(A1L23),  ,  ,  , ME9_dreg[0],  ,  , VCC);


--ME9_dreg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X6_Y1_N59
--register power-up is low

ME9_dreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , ME9_din_s1,  ,  , VCC);


--MF1L75 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|update_jdo_strobe~0 at LABCELL_X7_Y1_N27
MF1L75 = ( ME9_dreg[0] & ( !MF1_sync2_udr ) );


--NF1L62 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~14 at LABCELL_X4_Y3_N33
NF1L62 = ( NF1_sr[37] & ( (J1_splitter_nodes_receive_3[3] & (!P1_virtual_ir_scan_reg & R1_state[4])) ) );


--NF1L53 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[36]~15 at MLABCELL_X6_Y1_N24
NF1L53 = ( R1_state[3] & ( P1_irf_reg[4][1] & ( (J1_splitter_nodes_receive_3[3] & (!P1_virtual_ir_scan_reg & ((!P1_irf_reg[4][0]) # (R1_state[4])))) ) ) ) # ( !R1_state[3] & ( P1_irf_reg[4][1] & ( (R1_state[4] & (J1_splitter_nodes_receive_3[3] & !P1_virtual_ir_scan_reg)) ) ) ) # ( R1_state[3] & ( !P1_irf_reg[4][1] & ( (J1_splitter_nodes_receive_3[3] & (!P1_virtual_ir_scan_reg & ((P1_irf_reg[4][0]) # (R1_state[4])))) ) ) ) # ( !R1_state[3] & ( !P1_irf_reg[4][1] & ( (R1_state[4] & (J1_splitter_nodes_receive_3[3] & !P1_virtual_ir_scan_reg)) ) ) );


--NF1L63 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~16 at LABCELL_X4_Y3_N30
NF1L63 = ( A1L6 & ( (!P1_virtual_ir_scan_reg & (J1_splitter_nodes_receive_3[3] & R1_state[4])) ) );


--MF1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|sync2_uir at FF_X6_Y1_N50
--register power-up is low

MF1_sync2_uir = DFFEAS( , GLOBAL(A1L23),  ,  ,  , ME10_dreg[0],  ,  , VCC);


--ME10_dreg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X6_Y1_N23
--register power-up is low

ME10_dreg[0] = DFFEAS(ME10L5, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MF1L65 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jxuir~0 at MLABCELL_X6_Y1_N51
MF1L65 = ( ME10_dreg[0] & ( !MF1_sync2_uir ) );


--LF1L131 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X23_Y3_N18
LF1L131 = ( !MF1_take_action_ocimem_b & ( LF1L2 ) );


--MF1L70 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at LABCELL_X16_Y3_N42
MF1L70 = (MF1L69 & !MF1_jdo[35]);


--MF1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[17] at FF_X16_Y3_N58
--register power-up is low

MF1_jdo[17] = DFFEAS(MF1L35, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--LF1L126 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_ram_access~0 at LABCELL_X17_Y3_N12
LF1L126 = ( MF1_jdo[17] & ( (MF1L69 & (LF1L2 & ((!MF1_jdo[34]) # (MF1_jdo[35])))) ) ) # ( !MF1_jdo[17] & ( (MF1L69 & (((!MF1_jdo[35] & MF1_jdo[34])) # (LF1L2))) ) );


--XF4_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X21_Y2_N8
--register power-up is low

XF4_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23),  ,  ,  , XF4_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--WF2L12 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|always2~0 at MLABCELL_X21_Y2_N33
WF2L12 = (!WF2_r_sync_rst_chain[2]) # (XF4_altera_reset_synchronizer_int_chain_out);


--MF1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[26] at FF_X10_Y3_N59
--register power-up is low

MF1_jdo[26] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[26],  ,  , VCC);


--MF1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[27] at FF_X13_Y3_N31
--register power-up is low

MF1_jdo[27] = DFFEAS(MF1L50, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--MF1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[28] at FF_X16_Y3_N5
--register power-up is low

MF1_jdo[28] = DFFEAS(MF1L52, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--MF1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[29] at FF_X13_Y3_N32
--register power-up is low

MF1_jdo[29] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[29],  ,  , VCC);


--MF1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[30] at FF_X16_Y3_N2
--register power-up is low

MF1_jdo[30] = DFFEAS(MF1L55, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--MF1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[31] at FF_X11_Y3_N26
--register power-up is low

MF1_jdo[31] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[31],  ,  , VCC);


--MF1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[32] at FF_X16_Y3_N11
--register power-up is low

MF1_jdo[32] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[32],  ,  , VCC);


--MF1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[33] at FF_X16_Y3_N8
--register power-up is low

MF1_jdo[33] = DFFEAS(MF1L59, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--UE1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_byteenable[0] at FF_X31_Y3_N58
--register power-up is low

UE1_d_byteenable[0] = DFFEAS(UE1L386, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC4_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[32] at LABCELL_X29_Y3_N24
CC4_src_data[32] = ( UE1_d_byteenable[0] & ( (CC4_saved_grant[0]) # (CC4_saved_grant[1]) ) ) # ( !UE1_d_byteenable[0] & ( CC4_saved_grant[1] ) );


--LF1L129 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_ram_rd~0 at LABCELL_X16_Y3_N24
LF1L129 = ( MF1L70 & ( (!MF1_jdo[34] & (LF1L2)) # (MF1_jdo[34] & ((!MF1_jdo[17]))) ) );


--HE2_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_1_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X4_Y3_N57
HE2_virtual_state_cdr = (J1_splitter_nodes_receive_3[3] & (!P1_virtual_ir_scan_reg & R1_state[3]));


--NF1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|DRsize.100 at FF_X6_Y3_N28
--register power-up is low

NF1_DRsize.100 = DFFEAS( , A1L5,  ,  , HE2_virtual_state_uir, NF1L5,  ,  , VCC);


--NF1L64 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~17 at LABCELL_X4_Y3_N0
NF1L64 = ( NF1_DRsize.100 & ( (!HE2L3 & (NF1L99)) # (HE2L3 & ((A1L6))) ) ) # ( !NF1_DRsize.100 & ( (!HE2L3 & (NF1L99)) # (HE2L3 & ((NF1_sr[36]))) ) );


--UE1L208 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_break~0 at LABCELL_X33_Y7_N48
UE1L208 = ( UE1L575 & ( UE1_D_iw[16] & ( (!UE1_D_iw[14] & (UE1_D_iw[15] & (UE1_D_iw[13] & !UE1_D_iw[12]))) ) ) );


--UE1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_status_reg_pie at FF_X30_Y6_N1
--register power-up is low

UE1_W_status_reg_pie = DFFEAS(UE1L868, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_E_valid_from_R,  ,  ,  ,  );


--UE1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_ipending_reg[0] at FF_X31_Y4_N20
--register power-up is low

UE1_W_ipending_reg[0] = DFFEAS(UE1L828, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_intr_req is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|intr_req at LABCELL_X31_Y4_N27
UE1_intr_req = ( UE1_W_ipending_reg[0] & ( UE1_W_status_reg_pie ) );


--WB8_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[0] at FF_X23_Y4_N52
--register power-up is low

WB8_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[0],  ,  , VCC);


--WB8_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X25_Y4_N35
--register power-up is low

WB8_read_latency_shift_reg[0] = DFFEAS(WB8L42, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB8_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][73] at FF_X24_Y4_N43
--register power-up is low

TB8_mem[0][73] = DFFEAS(TB8L5, GLOBAL(A1L23), !WF2_r_sync_rst,  , TB8L15,  ,  ,  ,  );


--TB8_mem[0][60] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][60] at FF_X25_Y4_N17
--register power-up is low

TB8_mem[0][60] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , TB8L15, TB8L18,  ,  , VCC);


--TB8_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][55] at FF_X25_Y4_N14
--register power-up is low

TB8_mem[0][55] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , TB8L15, TB8L19,  ,  , VCC);


--AC6L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_007|src1_valid~0 at MLABCELL_X25_Y4_N15
AC6L2 = ( TB8_mem[0][55] & ( (WB8_read_latency_shift_reg[0] & (TB8_mem[0][73] & TB8_mem[0][60])) ) );


--WB9_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg[0] at FF_X25_Y6_N22
--register power-up is low

WB9_read_latency_shift_reg[0] = DFFEAS(WB9L5, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB9_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][73] at FF_X25_Y6_N52
--register power-up is low

TB9_mem[0][73] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , TB9L13, TB9L17,  ,  , VCC);


--TB9_mem[0][60] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][60] at FF_X25_Y6_N10
--register power-up is low

TB9_mem[0][60] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , TB9L13, TB9L18,  ,  , VCC);


--TB9_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][55] at FF_X25_Y6_N8
--register power-up is low

TB9_mem[0][55] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , TB9L13, TB9L19,  ,  , VCC);


--AC7L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_008|src1_valid~0 at MLABCELL_X25_Y6_N9
AC7L2 = (WB9L3Q & (TB9_mem[0][73] & (TB9_mem[0][55] & TB9_mem[0][60])));


--UE1L622 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[0]~0 at LABCELL_X31_Y4_N12
UE1L622 = ( VF1_q_a[0] & ( (!UE1_intr_req & (((AC6L2 & WB8_av_readdata_pre[0])) # (AC7L2))) ) ) # ( !VF1_q_a[0] & ( (AC6L2 & (!UE1_intr_req & WB8_av_readdata_pre[0])) ) );


--UE1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|hbreak_pending at FF_X22_Y3_N11
--register power-up is low

UE1_hbreak_pending = DFFEAS(UE1L1051, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DF1_jtag_break is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|jtag_break at FF_X18_Y4_N40
--register power-up is low

DF1_jtag_break = DFFEAS(DF1L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--UE1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|wait_for_one_post_bret_inst at FF_X22_Y3_N7
--register power-up is low

UE1_wait_for_one_post_bret_inst = DFFEAS(UE1L1061, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_W_valid is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_valid at FF_X28_Y6_N50
--register power-up is low

UE1_W_valid = DFFEAS(UE1L870, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L1052 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|hbreak_req~0 at LABCELL_X22_Y3_N27
UE1L1052 = ( UE1_hbreak_pending & ( (!UE1L1049Q & ((!UE1_wait_for_one_post_bret_inst) # (UE1_W_valid))) ) ) # ( !UE1_hbreak_pending & ( (!UE1L1049Q & (DF1_jtag_break & ((!UE1_wait_for_one_post_bret_inst) # (UE1_W_valid)))) ) );


--UE1L690 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_valid~0 at LABCELL_X30_Y5_N21
UE1L690 = ( AC6L2 & ( !UE1_i_read ) ) # ( !AC6L2 & ( (!UE1_i_read & AC7L2) ) );


--WB8_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[1] at FF_X23_Y4_N55
--register power-up is low

WB8_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[1],  ,  , VCC);


--UE1L287 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[21]~0 at LABCELL_X30_Y5_N24
UE1L287 = (!UE1L1052 & !UE1_intr_req);


--UE1L623 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[1]~1 at LABCELL_X30_Y5_N51
UE1L623 = ( UE1L287 & ( (!AC6L2 & (AC7L2 & (VF1_q_a[1]))) # (AC6L2 & (((AC7L2 & VF1_q_a[1])) # (WB8_av_readdata_pre[1]))) ) ) # ( !UE1L287 );


--WB8_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[2] at FF_X23_Y4_N16
--register power-up is low

WB8_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[2],  ,  , VCC);


--UE1L624 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[2]~2 at LABCELL_X31_Y4_N42
UE1L624 = ( WB8_av_readdata_pre[2] & ( (!UE1_intr_req & (((AC7L2 & VF1_q_a[2])) # (AC6L2))) ) ) # ( !WB8_av_readdata_pre[2] & ( (!UE1_intr_req & (AC7L2 & VF1_q_a[2])) ) );


--WB8_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[3] at FF_X16_Y5_N13
--register power-up is low

WB8_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[3],  ,  , VCC);


--UE1L625 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[3]~3 at LABCELL_X24_Y4_N6
UE1L625 = ( VF1_q_a[3] & ( ((!UE1L287) # ((WB8_av_readdata_pre[3] & AC6L2))) # (AC7L2) ) ) # ( !VF1_q_a[3] & ( (!UE1L287) # ((WB8_av_readdata_pre[3] & AC6L2)) ) );


--WB8_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[4] at FF_X24_Y4_N23
--register power-up is low

WB8_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[4],  ,  , VCC);


--UE1L626 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[4]~4 at LABCELL_X24_Y4_N27
UE1L626 = ( AC6L2 & ( (!UE1L287) # (((AC7L2 & VF1_q_a[4])) # (WB8_av_readdata_pre[4])) ) ) # ( !AC6L2 & ( (!UE1L287) # ((AC7L2 & VF1_q_a[4])) ) );


--WB8_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[5] at FF_X24_Y4_N35
--register power-up is low

WB8_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[5],  ,  , VCC);


--UE1L627 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[5]~5 at LABCELL_X24_Y4_N24
UE1L627 = ( AC6L2 & ( (!UE1L287) # (((AC7L2 & VF1_q_a[5])) # (WB8_av_readdata_pre[5])) ) ) # ( !AC6L2 & ( (!UE1L287) # ((AC7L2 & VF1_q_a[5])) ) );


--WB8_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[11] at FF_X25_Y3_N25
--register power-up is low

WB8_av_readdata_pre[11] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[11],  ,  , VCC);


--UE1L633 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[11]~6 at LABCELL_X31_Y4_N15
UE1L633 = ( WB8_av_readdata_pre[11] & ( ((!UE1L287) # ((AC7L2 & VF1_q_a[11]))) # (AC6L2) ) ) # ( !WB8_av_readdata_pre[11] & ( (!UE1L287) # ((AC7L2 & VF1_q_a[11])) ) );


--WB8_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[12] at FF_X29_Y1_N40
--register power-up is low

WB8_av_readdata_pre[12] = DFFEAS(WB8L16, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L634 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[12]~7 at LABCELL_X31_Y4_N45
UE1L634 = ( WB8_av_readdata_pre[12] & ( (!UE1_intr_req & (((VF1_q_a[12] & AC7L2)) # (AC6L2))) ) ) # ( !WB8_av_readdata_pre[12] & ( (!UE1_intr_req & (VF1_q_a[12] & AC7L2)) ) );


--WB8_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[13] at FF_X25_Y3_N31
--register power-up is low

WB8_av_readdata_pre[13] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[13],  ,  , VCC);


--UE1L635 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[13]~8 at LABCELL_X30_Y5_N6
UE1L635 = ( VF1_q_a[13] & ( (!UE1L287) # (((WB8_av_readdata_pre[13] & AC6L2)) # (AC7L2)) ) ) # ( !VF1_q_a[13] & ( (!UE1L287) # ((WB8_av_readdata_pre[13] & AC6L2)) ) );


--WB8_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[14] at FF_X27_Y3_N31
--register power-up is low

WB8_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[14],  ,  , VCC);


--UE1L636 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[14]~9 at LABCELL_X31_Y4_N0
UE1L636 = ( WB8_av_readdata_pre[14] & ( (((VF1_q_a[14] & AC7L2)) # (AC6L2)) # (UE1_intr_req) ) ) # ( !WB8_av_readdata_pre[14] & ( ((VF1_q_a[14] & AC7L2)) # (UE1_intr_req) ) );


--WB8_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[15] at FF_X27_Y2_N16
--register power-up is low

WB8_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[15],  ,  , VCC);


--UE1L637 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[15]~10 at LABCELL_X30_Y5_N45
UE1L637 = ( UE1L287 & ( (!AC6L2 & (AC7L2 & ((VF1_q_a[15])))) # (AC6L2 & (((AC7L2 & VF1_q_a[15])) # (WB8_av_readdata_pre[15]))) ) ) # ( !UE1L287 );


--WB8_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[16] at FF_X30_Y5_N59
--register power-up is low

WB8_av_readdata_pre[16] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[16],  ,  , VCC);


--UE1L638 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[16]~11 at LABCELL_X30_Y5_N0
UE1L638 = ( AC6L2 & ( (!UE1L287) # (((AC7L2 & VF1_q_a[16])) # (WB8_av_readdata_pre[16])) ) ) # ( !AC6L2 & ( (!UE1L287) # ((AC7L2 & VF1_q_a[16])) ) );


--UE1_R_valid is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_valid at FF_X31_Y7_N16
--register power-up is low

UE1_R_valid = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_D_valid,  ,  , VCC);


--UE1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_new_inst at FF_X28_Y6_N20
--register power-up is low

UE1_E_new_inst = DFFEAS(UE1L388, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L995 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_write_nxt~0 at MLABCELL_X28_Y6_N27
UE1L995 = ( UE1_E_new_inst & ( UE1_R_ctrl_st ) );


--EC3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|av_waitrequest~0 at LABCELL_X22_Y6_N27
EC3L1 = ( !UE1_d_read & ( !EC3_write_accepted ) );


--TB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem_used[1] at FF_X22_Y5_N43
--register power-up is low

TB7_mem_used[1] = DFFEAS(TB7L19, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|Equal1~0 at LABCELL_X24_Y6_N54
HC1L1 = ( !UE1_W_alu_result[14] & ( (!UE1_W_alu_result[13] & (!UE1_W_alu_result[12] & (UE1_W_alu_result[15] & UE1_W_alu_result[11]))) ) );


--ZB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|src4_valid~0 at LABCELL_X23_Y6_N18
ZB2L13 = ( EC3_read_accepted & ( HC1L7 & ( (HC1L5 & (HC1L3 & HC1L4)) ) ) ) # ( !EC3_read_accepted & ( HC1L7 & ( (HC1L3 & (HC1L4 & ((UE1_d_read) # (HC1L5)))) ) ) ) # ( EC3_read_accepted & ( !HC1L7 & ( (HC1L5 & (HC1L3 & HC1L4)) ) ) ) # ( !EC3_read_accepted & ( !HC1L7 & ( (HC1L5 & (HC1L3 & HC1L4)) ) ) );


--WB7L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge1_avalon_slave_translator|read_latency_shift_reg~0 at LABCELL_X24_Y6_N48
WB7L4 = ( !TB7_mem_used[1] & ( (EB2_rst1 & (!ZB2L13 & (HC1L1 & !HC1L2))) ) );


--VB4_use_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|use_reg at FF_X23_Y6_N5
--register power-up is low

VB4_use_reg = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , VB4L54,  ,  , VCC);


--UE1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_byteenable[1] at FF_X31_Y3_N13
--register power-up is low

UE1_d_byteenable[1] = DFFEAS(UE1L383, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--T2_WideOr0 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|WideOr0 at LABCELL_X29_Y3_N12
T2_WideOr0 = ( VB4_byteen_reg[0] & ( VB4_byteen_reg[1] & ( (!UE1_d_byteenable[0] & (!UE1_d_byteenable[1] & !VB4_use_reg)) ) ) ) # ( !VB4_byteen_reg[0] & ( VB4_byteen_reg[1] & ( (!UE1_d_byteenable[0] & (!UE1_d_byteenable[1] & !VB4_use_reg)) ) ) ) # ( VB4_byteen_reg[0] & ( !VB4_byteen_reg[1] & ( (!UE1_d_byteenable[0] & (!UE1_d_byteenable[1] & !VB4_use_reg)) ) ) ) # ( !VB4_byteen_reg[0] & ( !VB4_byteen_reg[1] & ( ((!UE1_d_byteenable[0] & !UE1_d_byteenable[1])) # (VB4_use_reg) ) ) );


--T2L33 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|WideAnd0~0 at LABCELL_X22_Y7_N57
T2L33 = ( T2_time_out_counter[2] & ( T2_time_out_counter[3] & ( (T2_time_out_counter[7] & (T2_time_out_counter[0] & (T2_time_out_counter[6] & T2_time_out_counter[1]))) ) ) );


--T2L71 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_waitrequest~0 at LABCELL_X22_Y7_N0
T2L71 = ( T2_time_out_counter[5] & ( T2_time_out_counter[4] & ( ((YF1_bridge_acknowledge & !E1_current_state.CPU_0)) # (T2L33) ) ) ) # ( !T2_time_out_counter[5] & ( T2_time_out_counter[4] & ( (YF1_bridge_acknowledge & !E1_current_state.CPU_0) ) ) ) # ( T2_time_out_counter[5] & ( !T2_time_out_counter[4] & ( (YF1_bridge_acknowledge & !E1_current_state.CPU_0) ) ) ) # ( !T2_time_out_counter[5] & ( !T2_time_out_counter[4] & ( (YF1_bridge_acknowledge & !E1_current_state.CPU_0) ) ) );


--SB7_cp_ready is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|cp_ready at LABCELL_X22_Y6_N30
SB7_cp_ready = ( V2L63 & ( !TB7_mem_used[1] & ( ((!WB7L4) # (T2_WideOr0)) # (T2L71) ) ) ) # ( !V2L63 & ( !TB7_mem_used[1] & ( ((!WB7L4) # ((!EC3L8) # (T2_WideOr0))) # (T2L71) ) ) );


--VB4_count[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|count[0] at FF_X24_Y6_N8
--register power-up is low

VB4_count[0] = DFFEAS(VB4L19, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|sink_ready~0 at LABCELL_X24_Y6_N12
ZB2L4 = ( VB4_count[0] & ( (HC1L1 & (!ZB2L13 & !HC1L2)) ) );


--HC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|always1~2 at LABCELL_X23_Y6_N24
HC1L9 = ( UE1_W_alu_result[13] & ( (!UE1_W_alu_result[11] & (!UE1_W_alu_result[12] & (!EC3_read_accepted & UE1_d_read))) ) );


--ZB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|sink_ready~1 at LABCELL_X23_Y6_N45
ZB2L5 = ( HC1L9 & ( (HC1L3 & (HC1L4 & CC1_saved_grant[1])) ) );


--TB9_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1] at FF_X25_Y6_N38
--register power-up is low

TB9_mem_used[1] = DFFEAS(TB9L14, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC5_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|saved_grant[0] at FF_X27_Y6_N13
--register power-up is low

CC5_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , CC5L59, ZC5L2,  ,  , VCC);


--ZB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|sink_ready~2 at MLABCELL_X25_Y6_N42
ZB2L6 = ( CC5_saved_grant[0] & ( (!TB9_mem_used[1] & EB2_rst1) ) );


--ZB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|sink_ready~3 at MLABCELL_X25_Y4_N18
ZB2L7 = ( CC4_saved_grant[0] & ( (!LF1_waitrequest & !TB8_mem_used[1]) ) );


--ZB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|sink_ready~4 at LABCELL_X23_Y6_N51
ZB2L8 = ( !TB6_mem_used[1] & ( (HC1L3 & (HC1L4 & (V2_av_waitrequest & HC1L5))) ) );


--ZB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|WideOr0~0 at LABCELL_X24_Y6_N30
ZB2L2 = ( ZB2L6 & ( ZB2L13 & ( (!ZB2L8 & ((!ZB2L7) # (!HC1L2))) ) ) ) # ( !ZB2L6 & ( ZB2L13 & ( (!ZB2L8 & ((!ZB2L7) # (!HC1L2))) ) ) ) # ( ZB2L6 & ( !ZB2L13 & ( (!ZB2L8 & ((!HC1L2 & (HC1L1)) # (HC1L2 & ((!ZB2L7))))) ) ) ) # ( !ZB2L6 & ( !ZB2L13 & ( (!ZB2L8 & ((!ZB2L7) # (!HC1L2))) ) ) );


--EC3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|av_waitrequest~1 at LABCELL_X22_Y6_N12
EC3L2 = ( EC3L1 & ( ZB2L5 & ( (ZB2L2 & (!WB3L13 & ((!ZB2L4) # (!SB7_cp_ready)))) ) ) ) # ( EC3L1 & ( !ZB2L5 & ( (ZB2L2 & ((!ZB2L4) # (!SB7_cp_ready))) ) ) );


--EC3_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|end_begintransfer at FF_X21_Y6_N14
--register power-up is low

EC3_end_begintransfer = DFFEAS(EC3L5, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge1_avalon_slave_translator|read_latency_shift_reg[0] at FF_X22_Y5_N17
--register power-up is low

WB7_read_latency_shift_reg[0] = DFFEAS(WB7L5, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB7_mem[0][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[0][76] at FF_X22_Y5_N20
--register power-up is low

TB7_mem[0][76] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , TB7L17, TB7L20,  ,  , VCC);


--TB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem_used[0] at FF_X22_Y5_N14
--register power-up is low

TB7_mem_used[0] = DFFEAS(TB7L15, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB7_rp_valid is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|rp_valid at LABCELL_X22_Y5_N48
SB7_rp_valid = ( WB7_read_latency_shift_reg[0] ) # ( !WB7_read_latency_shift_reg[0] & ( (TB7_mem_used[0] & TB7_mem[0][76]) ) );


--TB7_mem[0][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[0][19] at FF_X22_Y5_N28
--register power-up is low

TB7_mem[0][19] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , TB7L17, TB7L21,  ,  , VCC);


--VC7L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0 at LABCELL_X22_Y5_N24
VC7L15 = ( TB7L3Q & ( WB7_read_latency_shift_reg[0] & ( (!TB7_mem_used[0] & (!VC7_burst_uncompress_address_offset[1] & !VC7_burst_uncompress_address_base[1])) ) ) ) # ( !TB7L3Q & ( WB7_read_latency_shift_reg[0] & ( ((!VC7_burst_uncompress_address_offset[1] & !VC7_burst_uncompress_address_base[1])) # (TB7_mem_used[0]) ) ) ) # ( TB7L3Q & ( !WB7_read_latency_shift_reg[0] & ( (!VC7_burst_uncompress_address_offset[1] & (!VC7_burst_uncompress_address_base[1] & ((!TB7_mem[0][76]) # (!TB7_mem_used[0])))) ) ) ) # ( !TB7L3Q & ( !WB7_read_latency_shift_reg[0] & ( (!TB7_mem[0][76] & (((!VC7_burst_uncompress_address_offset[1] & !VC7_burst_uncompress_address_base[1])))) # (TB7_mem[0][76] & (((!VC7_burst_uncompress_address_offset[1] & !VC7_burst_uncompress_address_base[1])) # (TB7_mem_used[0]))) ) ) );


--TB7_mem[0][77] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[0][77] at FF_X22_Y5_N53
--register power-up is low

TB7_mem[0][77] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , TB7L17, TB7L22,  ,  , VCC);


--TB7_mem[0][41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[0][41] at FF_X22_Y5_N8
--register power-up is low

TB7_mem[0][41] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , TB7L17, TB7L23,  ,  , VCC);


--VB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|always10~0 at LABCELL_X22_Y5_N51
VB2L1 = ( TB7_mem[0][41] & ( !TB7_mem[0][77] ) );


--AC6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_007|src0_valid~0 at MLABCELL_X25_Y4_N12
AC6L1 = ( TB8_mem[0][60] & ( (WB8_read_latency_shift_reg[0] & ((!TB8_mem[0][73]) # (!TB8_mem[0][55]))) ) ) # ( !TB8_mem[0][60] & ( WB8_read_latency_shift_reg[0] ) );


--AC7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_008|src0_valid~0 at MLABCELL_X25_Y6_N6
AC7L1 = (WB9L3Q & ((!TB9_mem[0][73]) # ((!TB9_mem[0][60]) # (!TB9_mem[0][55]))));


--WB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X21_Y6_N29
--register power-up is low

WB6_read_latency_shift_reg[0] = DFFEAS(WB6L35, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|WideOr1~0 at LABCELL_X16_Y2_N51
TC2L2 = ( !WB6_read_latency_shift_reg[0] & ( (!WB3L12Q) # (!TB3_mem[0][74]) ) );


--TC2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|WideOr1 at LABCELL_X16_Y2_N30
TC2_WideOr1 = ( !AC6L1 & ( TC2L2 & ( (!AC7L1 & ((!SB7_rp_valid) # ((VB2L1 & VC7L15)))) ) ) );


--EC3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|av_waitrequest~2 at MLABCELL_X21_Y6_N42
EC3L3 = ( EB2_rst1 & ( UE1_d_read & ( !TC2_WideOr1 ) ) ) # ( !EB2_rst1 & ( UE1_d_read & ( !TC2_WideOr1 ) ) ) # ( EB2_rst1 & ( !UE1_d_read & ( (UE1_d_write & ((EC3_end_begintransfer) # (EC3_write_accepted))) ) ) ) # ( !EB2_rst1 & ( !UE1_d_read & ( (UE1_d_write & EC3_write_accepted) ) ) );


--UE1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_ld at FF_X27_Y4_N19
--register power-up is low

UE1_R_ctrl_ld = DFFEAS(UE1L228, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_aligning_data at FF_X28_Y6_N5
--register power-up is low

UE1_av_ld_aligning_data = DFFEAS(UE1L880, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_align_cycle[1] at FF_X28_Y6_N8
--register power-up is low

UE1_av_ld_align_cycle[1] = DFFEAS(UE1L877, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_align_cycle[0] at FF_X28_Y6_N10
--register power-up is low

UE1_av_ld_align_cycle[0] = DFFEAS(UE1L876, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L234 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X29_Y7_N45
UE1L234 = ( UE1_D_iw[0] & ( (UE1_D_iw[3] & ((UE1_D_iw[2]) # (UE1_D_iw[1]))) ) );


--UE1L879 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_aligning_data_nxt~0 at MLABCELL_X28_Y6_N39
UE1L879 = ( UE1L234 & ( (UE1_av_ld_align_cycle[1] & (!UE1_D_iw[4] $ (UE1_av_ld_align_cycle[0]))) ) ) # ( !UE1L234 & ( (UE1_av_ld_align_cycle[1] & UE1_av_ld_align_cycle[0]) ) );


--UE1L236 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_mem32~0 at MLABCELL_X28_Y6_N36
UE1L236 = ( UE1_D_iw[0] & ( (UE1_D_iw[4] & (!UE1_D_iw[3] & UE1_D_iw[2])) ) );


--UE1L569 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_stall~0 at MLABCELL_X28_Y6_N0
UE1L569 = ( UE1_d_read & ( (!UE1L236 & ((!UE1_av_ld_aligning_data & ((!TC2_WideOr1))) # (UE1_av_ld_aligning_data & (!UE1L879)))) ) ) # ( !UE1_d_read & ( (!UE1L236 & (!UE1L879 & UE1_av_ld_aligning_data)) ) );


--SB7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|comb~0 at LABCELL_X22_Y5_N21
SB7L1 = ( TB7_mem[0][76] & ( TB7_mem_used[0] ) ) # ( !TB7_mem[0][76] & ( (WB7_read_latency_shift_reg[0] & TB7_mem_used[0]) ) );


--VB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|always10~1 at LABCELL_X22_Y5_N36
VB2L2 = ( TB7_mem[0][19] & ( ((!VB2L1) # ((VC7_burst_uncompress_address_base[1]) # (SB7L1))) # (VC7_burst_uncompress_address_offset[1]) ) ) # ( !TB7_mem[0][19] & ( (!VB2L1) # ((!SB7L1 & ((VC7_burst_uncompress_address_base[1]) # (VC7_burst_uncompress_address_offset[1])))) ) );


--TC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|WideOr1~1 at LABCELL_X16_Y2_N48
TC2L3 = ( TC2L2 & ( (!AC7L1 & !AC6L1) ) );


--UE1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_waiting_for_data at FF_X28_Y6_N55
--register power-up is low

UE1_av_ld_waiting_for_data = DFFEAS(UE1L983, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_shift_rot at FF_X34_Y6_N32
--register power-up is low

UE1_R_ctrl_shift_rot = DFFEAS(UE1L246, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L570 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_stall~1 at LABCELL_X36_Y7_N36
UE1L570 = ( !UE1_E_shift_rot_cnt[1] & ( (!UE1_E_shift_rot_cnt[2] & (!UE1_E_shift_rot_cnt[0] & !UE1_E_shift_rot_cnt[3])) ) );


--UE1L571 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_stall~2 at LABCELL_X36_Y7_N51
UE1L571 = ( UE1_E_valid_from_R & ( (UE1L715Q & (((!UE1L570) # (UE1_E_new_inst)) # (UE1_E_shift_rot_cnt[4]))) ) );


--UE1L572 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_stall~3 at MLABCELL_X28_Y6_N42
UE1L572 = ( UE1L983 & ( UE1_E_new_inst & ( (!UE1L571 & !UE1_R_ctrl_ld) ) ) ) # ( !UE1L983 & ( UE1_E_new_inst & ( (!UE1L571 & !UE1_R_ctrl_ld) ) ) ) # ( UE1L983 & ( !UE1_E_new_inst & ( (!UE1L571 & ((!UE1_E_valid_from_R) # (!UE1_R_ctrl_ld))) ) ) ) # ( !UE1L983 & ( !UE1_E_new_inst & ( (!UE1L571 & ((!UE1_E_valid_from_R) # ((!UE1L569) # (!UE1_R_ctrl_ld)))) ) ) );


--UE1L574 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_valid_from_R~0 at MLABCELL_X28_Y6_N12
UE1L574 = ( EC3L2 & ( UE1_d_write ) ) # ( !EC3L2 & ( UE1_d_write & ( ((!UE1L572) # ((!EC3L3) # (UE1L995))) # (UE1_R_valid) ) ) ) # ( EC3L2 & ( !UE1_d_write & ( ((!UE1L572) # (UE1L995)) # (UE1_R_valid) ) ) ) # ( !EC3L2 & ( !UE1_d_write & ( ((!UE1L572) # (UE1L995)) # (UE1_R_valid) ) ) );


--NB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X11_Y5_N22
--register power-up is low

NB1_b_full = DFFEAS(NB1L4, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~1 at LABCELL_X17_Y7_N15
V1L64 = ( ND1L1045Q & ( (EB1_rst1 & !EC1L14Q) ) );


--V1L94 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X13_Y6_N54
V1L94 = ( !TB1_mem_used[1] & ( (!ND1_W_alu_result[2] & (!V1_av_waitrequest & (V1L64 & FC1L5))) ) );


--V1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at LABCELL_X13_Y6_N36
V1L77 = (V1L94 & !NB1_b_full);


--RB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X11_Y5_N41
--register power-up is low

RB1_counter_reg_bit[3] = DFFEAS(RB1_counter_comb_bita3, GLOBAL(A1L23), !WF1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X11_Y5_N31
--register power-up is low

RB1_counter_reg_bit[0] = DFFEAS(RB1_counter_comb_bita0, GLOBAL(A1L23), !WF1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X11_Y5_N37
--register power-up is low

RB1_counter_reg_bit[2] = DFFEAS(RB1_counter_comb_bita2, GLOBAL(A1L23), !WF1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X11_Y5_N35
--register power-up is low

RB1_counter_reg_bit[1] = DFFEAS(RB1_counter_comb_bita1, GLOBAL(A1L23), !WF1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X11_Y5_N47
--register power-up is low

RB1_counter_reg_bit[5] = DFFEAS(RB1_counter_comb_bita5, GLOBAL(A1L23), !WF1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X11_Y5_N43
--register power-up is low

RB1_counter_reg_bit[4] = DFFEAS(RB1_counter_comb_bita4, GLOBAL(A1L23), !WF1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--NB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X11_Y5_N3
NB1L6 = ( !RB1_counter_reg_bit[1] & ( (!RB1_counter_reg_bit[4] & (!RB1_counter_reg_bit[5] & !RB1_counter_reg_bit[2])) ) );


--NB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X11_Y5_N51
NB1L7 = ( NB1L6 & ( (RB1_counter_reg_bit[0] & (V1L85 & !RB1_counter_reg_bit[3])) ) );


--NB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at LABCELL_X11_Y5_N0
NB1L8 = ( NB1_b_full ) # ( !NB1_b_full & ( ((!NB1L7 & NB1_b_non_empty)) # (V1_fifo_wr) ) );


--V1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X11_Y6_N54
V1L75 = ( !TB1_mem_used[1] & ( FC1L4 & ( (WB1L35 & (ND1_W_alu_result[3] & (V1L73 & FC1L3))) ) ) );


--V1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X11_Y6_N24
V1_wr_rfifo = (!NB2_b_full & EB1L55Q);


--NB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X11_Y3_N30
NB2L1 = ( !V1_wr_rfifo & ( !RB2_counter_reg_bit[5] & ( !RB2_counter_reg_bit[4] ) ) );


--NB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X11_Y6_N51
NB2L2 = ( !RB2_counter_reg_bit[1] & ( (!RB2_counter_reg_bit[3] & (!RB2_counter_reg_bit[2] & (RB2_counter_reg_bit[0] & NB2L1))) ) );


--NB2L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X11_Y6_N30
NB2L9 = ( NB2L2 & ( ((!NB2_b_non_empty & ((EB1L55Q))) # (NB2_b_non_empty & (!V1L75))) # (NB2_b_full) ) ) # ( !NB2L2 & ( ((EB1L55Q) # (NB2_b_non_empty)) # (NB2_b_full) ) );


--TB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X13_Y6_N26
--register power-up is low

TB1_mem_used[0] = DFFEAS(TB1L3, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y6_N18
TB1L5 = ( TB1_mem_used[1] & ( WB1L35 & ( (!WB1_read_latency_shift_reg[0]) # (!TB1_mem_used[0]) ) ) ) # ( !TB1_mem_used[1] & ( WB1L35 & ( (!WB1_read_latency_shift_reg[0] & (V1_av_waitrequest & (TB1_mem_used[0] & FC1L5))) ) ) ) # ( TB1_mem_used[1] & ( !WB1L35 & ( (!WB1_read_latency_shift_reg[0]) # (!TB1_mem_used[0]) ) ) );


--ND1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X7_Y10_N31
--register power-up is low

ND1_R_ctrl_logic = DFFEAS(ND1L230, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X12_Y10_N26
--register power-up is low

ND1_R_logic_op[1] = DFFEAS(ND1L298, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X12_Y10_N28
--register power-up is low

ND1_R_logic_op[0] = DFFEAS(ND1L297, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X9_Y11_N43
--register power-up is low

ND1_E_src1[3] = DFFEAS(ND1L727, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X6_Y11_N34
--register power-up is low

ND1_E_src2[3] = DFFEAS(ND1L762, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~0 at MLABCELL_X15_Y11_N12
ND1L353 = ( ND1_R_logic_op[1] & ( (!ND1_E_src2[3] & ((ND1_E_src1[3]))) # (ND1_E_src2[3] & ((!ND1_R_logic_op[0]) # (!ND1_E_src1[3]))) ) ) # ( !ND1_R_logic_op[1] & ( (!ND1_E_src2[3] & (!ND1_R_logic_op[0] & !ND1_E_src1[3])) # (ND1_E_src2[3] & (ND1_R_logic_op[0] & ND1_E_src1[3])) ) );


--ND1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~0 at MLABCELL_X15_Y11_N24
ND1L310 = ( ND1_R_ctrl_logic & ( ND1L353 & ( (!ND1_R_ctrl_shift_rot) # (ND1L403Q) ) ) ) # ( !ND1_R_ctrl_logic & ( ND1L353 & ( (!ND1_R_ctrl_shift_rot & ((ND1L58))) # (ND1_R_ctrl_shift_rot & (ND1L403Q)) ) ) ) # ( ND1_R_ctrl_logic & ( !ND1L353 & ( (ND1L403Q & ND1_R_ctrl_shift_rot) ) ) ) # ( !ND1_R_ctrl_logic & ( !ND1L353 & ( (!ND1_R_ctrl_shift_rot & ((ND1L58))) # (ND1_R_ctrl_shift_rot & (ND1L403Q)) ) ) );


--ND1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X8_Y9_N46
--register power-up is low

ND1_R_ctrl_rd_ctl_reg = DFFEAS(ND1_D_op_rdctl, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X7_Y9_N13
--register power-up is low

ND1_R_ctrl_br_cmp = DFFEAS(ND1L207, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at MLABCELL_X15_Y11_N21
ND1L339 = ( ND1_R_ctrl_rd_ctl_reg ) # ( !ND1_R_ctrl_rd_ctl_reg & ( ND1_R_ctrl_br_cmp ) );


--ND1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X9_Y11_N4
--register power-up is low

ND1_E_src1[4] = DFFEAS(ND1L728, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X6_Y11_N52
--register power-up is low

ND1_E_src2[4] = DFFEAS(ND1L763, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~1 at MLABCELL_X15_Y11_N36
ND1L354 = ( ND1_R_logic_op[0] & ( ND1_E_src2[4] & ( !ND1_E_src1[4] $ (!ND1_R_logic_op[1]) ) ) ) # ( !ND1_R_logic_op[0] & ( ND1_E_src2[4] & ( ND1_R_logic_op[1] ) ) ) # ( ND1_R_logic_op[0] & ( !ND1_E_src2[4] & ( (ND1_E_src1[4] & ND1_R_logic_op[1]) ) ) ) # ( !ND1_R_logic_op[0] & ( !ND1_E_src2[4] & ( !ND1_E_src1[4] $ (ND1_R_logic_op[1]) ) ) );


--ND1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~2 at MLABCELL_X15_Y11_N57
ND1L311 = ( ND1L354 & ( ND1_E_shift_rot_result[4] & ( ((ND1L62) # (ND1_R_ctrl_shift_rot)) # (ND1_R_ctrl_logic) ) ) ) # ( !ND1L354 & ( ND1_E_shift_rot_result[4] & ( ((!ND1_R_ctrl_logic & ND1L62)) # (ND1_R_ctrl_shift_rot) ) ) ) # ( ND1L354 & ( !ND1_E_shift_rot_result[4] & ( (!ND1_R_ctrl_shift_rot & ((ND1L62) # (ND1_R_ctrl_logic))) ) ) ) # ( !ND1L354 & ( !ND1_E_shift_rot_result[4] & ( (!ND1_R_ctrl_logic & (!ND1_R_ctrl_shift_rot & ND1L62)) ) ) );


--ND1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X9_Y11_N10
--register power-up is low

ND1_E_src1[5] = DFFEAS(ND1L729, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~2 at LABCELL_X12_Y11_N30
ND1L355 = ( ND1_E_src1[5] & ( !ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src2[5]))) ) ) # ( !ND1_E_src1[5] & ( (!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src2[5])) # (ND1_R_logic_op[1] & ((ND1_E_src2[5]))) ) );


--ND1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~3 at LABCELL_X12_Y11_N0
ND1L312 = ( ND1L355 & ( (!ND1_R_ctrl_shift_rot & (((ND1L66)) # (ND1_R_ctrl_logic))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[5])))) ) ) # ( !ND1L355 & ( (!ND1_R_ctrl_shift_rot & (!ND1_R_ctrl_logic & ((ND1L66)))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[5])))) ) );


--ND1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X4_Y11_N52
--register power-up is low

ND1_E_src1[7] = DFFEAS(ND1L731, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~3 at LABCELL_X12_Y11_N36
ND1L357 = (!ND1_E_src2[7] & ((!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[7])) # (ND1_R_logic_op[1] & ((ND1_E_src1[7]))))) # (ND1_E_src2[7] & (!ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[7])))));


--ND1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~4 at LABCELL_X12_Y11_N3
ND1L314 = ( ND1_E_shift_rot_result[7] & ( ((!ND1_R_ctrl_logic & (ND1L70)) # (ND1_R_ctrl_logic & ((ND1L357)))) # (ND1_R_ctrl_shift_rot) ) ) # ( !ND1_E_shift_rot_result[7] & ( (!ND1_R_ctrl_shift_rot & ((!ND1_R_ctrl_logic & (ND1L70)) # (ND1_R_ctrl_logic & ((ND1L357))))) ) );


--ND1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X4_Y11_N31
--register power-up is low

ND1_E_src1[8] = DFFEAS(ND1L732, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~4 at LABCELL_X12_Y11_N45
ND1L358 = ( ND1_E_src2[8] & ( ND1_R_logic_op[1] & ( (!ND1_R_logic_op[0]) # (!ND1_E_src1[8]) ) ) ) # ( !ND1_E_src2[8] & ( ND1_R_logic_op[1] & ( ND1_E_src1[8] ) ) ) # ( ND1_E_src2[8] & ( !ND1_R_logic_op[1] & ( (ND1_R_logic_op[0] & ND1_E_src1[8]) ) ) ) # ( !ND1_E_src2[8] & ( !ND1_R_logic_op[1] & ( (!ND1_R_logic_op[0] & !ND1_E_src1[8]) ) ) );


--ND1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~5 at LABCELL_X12_Y11_N18
ND1L315 = ( ND1_E_shift_rot_result[8] & ( ((!ND1_R_ctrl_logic & (ND1L74)) # (ND1_R_ctrl_logic & ((ND1L358)))) # (ND1_R_ctrl_shift_rot) ) ) # ( !ND1_E_shift_rot_result[8] & ( (!ND1_R_ctrl_shift_rot & ((!ND1_R_ctrl_logic & (ND1L74)) # (ND1_R_ctrl_logic & ((ND1L358))))) ) );


--ND1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X9_Y11_N40
--register power-up is low

ND1_E_src1[9] = DFFEAS(ND1L733, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~5 at LABCELL_X12_Y11_N48
ND1L359 = ( ND1_R_logic_op[1] & ( (!ND1_E_src2[9] & (ND1_E_src1[9])) # (ND1_E_src2[9] & ((!ND1_E_src1[9]) # (!ND1_R_logic_op[0]))) ) ) # ( !ND1_R_logic_op[1] & ( (!ND1_E_src2[9] & (!ND1_E_src1[9] & !ND1_R_logic_op[0])) # (ND1_E_src2[9] & (ND1_E_src1[9] & ND1_R_logic_op[0])) ) );


--ND1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~6 at LABCELL_X12_Y11_N24
ND1L316 = ( ND1L359 & ( (!ND1_R_ctrl_shift_rot & (((ND1L78)) # (ND1_R_ctrl_logic))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[9])))) ) ) # ( !ND1L359 & ( (!ND1_R_ctrl_shift_rot & (!ND1_R_ctrl_logic & (ND1L78))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[9])))) ) );


--ND1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X4_Y11_N34
--register power-up is low

ND1_E_src1[10] = DFFEAS(ND1L734, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~6 at LABCELL_X12_Y11_N39
ND1L360 = (!ND1_E_src2[10] & ((!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[10])) # (ND1_R_logic_op[1] & ((ND1_E_src1[10]))))) # (ND1_E_src2[10] & (!ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[10])))));


--ND1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~7 at LABCELL_X12_Y11_N27
ND1L317 = ( ND1L360 & ( (!ND1_R_ctrl_shift_rot & (((ND1L82)) # (ND1_R_ctrl_logic))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[10])))) ) ) # ( !ND1L360 & ( (!ND1_R_ctrl_shift_rot & (!ND1_R_ctrl_logic & (ND1L82))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[10])))) ) );


--ND1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X9_Y11_N19
--register power-up is low

ND1_E_src1[13] = DFFEAS(ND1L737, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~7 at LABCELL_X11_Y11_N36
ND1L363 = ( ND1_E_src2[13] & ( !ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[13]))) ) ) # ( !ND1_E_src2[13] & ( (!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[13])) # (ND1_R_logic_op[1] & ((ND1_E_src1[13]))) ) );


--ND1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~8 at LABCELL_X11_Y11_N15
ND1L320 = ( ND1_R_ctrl_shift_rot & ( ND1_E_shift_rot_result[13] ) ) # ( !ND1_R_ctrl_shift_rot & ( ND1_E_shift_rot_result[13] & ( (!ND1_R_ctrl_logic & ((ND1L86))) # (ND1_R_ctrl_logic & (ND1L363)) ) ) ) # ( !ND1_R_ctrl_shift_rot & ( !ND1_E_shift_rot_result[13] & ( (!ND1_R_ctrl_logic & ((ND1L86))) # (ND1_R_ctrl_logic & (ND1L363)) ) ) );


--ND1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X9_Y11_N52
--register power-up is low

ND1_E_src1[6] = DFFEAS(ND1L730, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~8 at MLABCELL_X15_Y11_N30
ND1L356 = ( ND1_E_src2[6] & ( !ND1_R_logic_op[1] $ (((!ND1_E_src1[6]) # (!ND1_R_logic_op[0]))) ) ) # ( !ND1_E_src2[6] & ( (!ND1_R_logic_op[1] & (!ND1_E_src1[6] & !ND1_R_logic_op[0])) # (ND1_R_logic_op[1] & (ND1_E_src1[6])) ) );


--ND1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~9 at MLABCELL_X15_Y11_N51
ND1L313 = ( ND1L356 & ( (!ND1_R_ctrl_shift_rot & (((ND1L90)) # (ND1_R_ctrl_logic))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[6])))) ) ) # ( !ND1L356 & ( (!ND1_R_ctrl_shift_rot & (!ND1_R_ctrl_logic & (ND1L90))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[6])))) ) );


--ND1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X9_Y11_N31
--register power-up is low

ND1_E_src1[12] = DFFEAS(ND1L736, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~9 at LABCELL_X12_Y11_N33
ND1L362 = ( ND1_E_src2[12] & ( !ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[12]))) ) ) # ( !ND1_E_src2[12] & ( (!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[12])) # (ND1_R_logic_op[1] & ((ND1_E_src1[12]))) ) );


--ND1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~10 at LABCELL_X12_Y11_N21
ND1L319 = ( ND1L362 & ( (!ND1_R_ctrl_shift_rot & (((ND1L94)) # (ND1_R_ctrl_logic))) # (ND1_R_ctrl_shift_rot & (((ND1L415Q)))) ) ) # ( !ND1L362 & ( (!ND1_R_ctrl_shift_rot & (!ND1_R_ctrl_logic & (ND1L94))) # (ND1_R_ctrl_shift_rot & (((ND1L415Q)))) ) );


--ND1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X9_Y11_N16
--register power-up is low

ND1_E_src1[11] = DFFEAS(ND1L735, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~10 at LABCELL_X11_Y11_N39
ND1L361 = ( ND1_E_src2[11] & ( !ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[11]))) ) ) # ( !ND1_E_src2[11] & ( (!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[11])) # (ND1_R_logic_op[1] & ((ND1_E_src1[11]))) ) );


--ND1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~11 at LABCELL_X11_Y11_N54
ND1L318 = ( ND1_R_ctrl_logic & ( ND1L413Q & ( (ND1L361) # (ND1_R_ctrl_shift_rot) ) ) ) # ( !ND1_R_ctrl_logic & ( ND1L413Q & ( (ND1L98) # (ND1_R_ctrl_shift_rot) ) ) ) # ( ND1_R_ctrl_logic & ( !ND1L413Q & ( (!ND1_R_ctrl_shift_rot & ND1L361) ) ) ) # ( !ND1_R_ctrl_logic & ( !ND1L413Q & ( (!ND1_R_ctrl_shift_rot & ND1L98) ) ) );


--ND1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X11_Y11_N7
--register power-up is low

ND1_E_src1[14] = DFFEAS(ND1L738, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~11 at LABCELL_X11_Y11_N24
ND1L364 = ( ND1_E_src2[14] & ( !ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[14]))) ) ) # ( !ND1_E_src2[14] & ( (!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[14])) # (ND1_R_logic_op[1] & ((ND1_E_src1[14]))) ) );


--ND1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~12 at LABCELL_X11_Y11_N3
ND1L321 = ( ND1L364 & ( (!ND1_R_ctrl_shift_rot & (((ND1L102)) # (ND1_R_ctrl_logic))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[14])))) ) ) # ( !ND1L364 & ( (!ND1_R_ctrl_shift_rot & (!ND1_R_ctrl_logic & ((ND1L102)))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[14])))) ) );


--ND1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X9_Y11_N58
--register power-up is low

ND1_E_src1[15] = DFFEAS(ND1L739, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~12 at LABCELL_X11_Y11_N27
ND1L365 = (!ND1_E_src1[15] & ((!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src2[15])) # (ND1_R_logic_op[1] & ((ND1_E_src2[15]))))) # (ND1_E_src1[15] & (!ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src2[15])))));


--ND1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~13 at LABCELL_X11_Y11_N0
ND1L322 = ( ND1_E_shift_rot_result[15] & ( ((!ND1_R_ctrl_logic & ((ND1L106))) # (ND1_R_ctrl_logic & (ND1L365))) # (ND1_R_ctrl_shift_rot) ) ) # ( !ND1_E_shift_rot_result[15] & ( (!ND1_R_ctrl_shift_rot & ((!ND1_R_ctrl_logic & ((ND1L106))) # (ND1_R_ctrl_logic & (ND1L365)))) ) );


--EC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X17_Y9_N57
EC1L8 = ( TC1_WideOr1 & ( ND1_d_read ) );


--ND1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at LABCELL_X17_Y9_N54
ND1_d_read_nxt = ( ND1_E_new_inst & ( (ND1_R_ctrl_ld) # (EC1L8) ) ) # ( !ND1_E_new_inst & ( EC1L8 ) );


--EC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~1 at LABCELL_X17_Y7_N12
EC1L9 = ( EC1_read_accepted & ( TC1_WideOr1 ) );


--EC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~2 at LABCELL_X17_Y7_N24
EC1L10 = ( ZB1L2 & ( WB3L13 & ( ((EB1_rst1 & (EC1L8 & ZB1L3))) # (EC1L9) ) ) ) # ( !ZB1L2 & ( WB3L13 & ( ((EB1_rst1 & EC1L8)) # (EC1L9) ) ) ) # ( ZB1L2 & ( !WB3L13 & ( EC1L9 ) ) ) # ( !ZB1L2 & ( !WB3L13 & ( ((EB1_rst1 & EC1L8)) # (EC1L9) ) ) );


--V1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at LABCELL_X13_Y6_N15
V1L70 = ( !V1_av_waitrequest & ( V1L69 & ( (FC1L5 & !TB1_mem_used[1]) ) ) );


--ND1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X9_Y11_N55
--register power-up is low

ND1_E_src1[2] = DFFEAS(ND1L726, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X6_Y11_N49
--register power-up is low

ND1_E_src2[2] = DFFEAS(ND1L761, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~13 at MLABCELL_X15_Y11_N33
ND1L352 = (!ND1_E_src1[2] & ((!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src2[2])) # (ND1_R_logic_op[1] & ((ND1_E_src2[2]))))) # (ND1_E_src1[2] & (!ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src2[2])))));


--ND1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~14 at MLABCELL_X15_Y11_N48
ND1L309 = ( ND1L352 & ( (!ND1_R_ctrl_shift_rot & (((ND1L110)) # (ND1_R_ctrl_logic))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[2])))) ) ) # ( !ND1L352 & ( (!ND1_R_ctrl_shift_rot & (!ND1_R_ctrl_logic & (ND1L110))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[2])))) ) );


--NB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X12_Y6_N24
NB2L3 = ( TB1_mem_used[1] & ( NB2L10Q & ( V1_wr_rfifo ) ) ) # ( !TB1_mem_used[1] & ( NB2L10Q & ( !V1_wr_rfifo $ (((!FC1L5) # ((!V1L73) # (!WB1L35)))) ) ) ) # ( TB1_mem_used[1] & ( !NB2L10Q & ( V1_wr_rfifo ) ) ) # ( !TB1_mem_used[1] & ( !NB2L10Q & ( V1_wr_rfifo ) ) );


--EB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X9_Y2_N41
--register power-up is low

EB1_write1 = AMPP_FUNCTION(A1L23, EB1_write, !WF1_r_sync_rst, GND);


--EB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X9_Y2_N55
--register power-up is low

EB1_write2 = AMPP_FUNCTION(A1L23, EB1_write1, !WF1_r_sync_rst, GND);


--EB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at LABCELL_X9_Y2_N54
EB1L3 = AMPP_FUNCTION(!EB1_write2, !EB1_write1);


--EB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X9_Y2_N1
--register power-up is low

EB1_write_valid = AMPP_FUNCTION(A1L5, EB1L109, !P1_clr_reg, EB1L106);


--EB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at LABCELL_X9_Y2_N36
EB1L54 = AMPP_FUNCTION(!EB1_write_stalled, !V1_t_dav, !EB1L3, !EB1_write_valid, !EB1L55Q, !EB1_rst2);


--EB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X6_Y2_N56
--register power-up is low

EB1_td_shift[5] = AMPP_FUNCTION(A1L5, EB1L82, !P1_clr_reg, EB1L62);


--EB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at LABCELL_X4_Y2_N54
EB1L81 = AMPP_FUNCTION(!EB1_td_shift[5], !EB1_count[9], !EB1_rdata[2], !R1_state[4], !EB1L77);


--WF1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X7_Y4_N5
--register power-up is low

WF1_altera_reset_synchronizer_int_chain[1] = DFFEAS(WF1L8, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WF1_r_sync_rst_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X7_Y4_N58
--register power-up is low

WF1_r_sync_rst_chain[3] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , WF1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--WF1L22 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at LABCELL_X7_Y4_N36
WF1L22 = (WF1_altera_reset_synchronizer_int_chain[2] & WF1_r_sync_rst_chain[3]);


--NB3_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X22_Y2_N37
--register power-up is low

NB3_b_full = DFFEAS(NB3L4, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--V2L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|fifo_wr~0 at LABCELL_X27_Y2_N54
V2L75 = ( V2L68 & ( (!UE1_W_alu_result[2] & (V2L63 & !NB3_b_full)) ) );


--RB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X22_Y2_N10
--register power-up is low

RB3_counter_reg_bit[3] = DFFEAS(RB3_counter_comb_bita3, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB3L1,  ,  ,  ,  );


--RB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X22_Y2_N1
--register power-up is low

RB3_counter_reg_bit[0] = DFFEAS(RB3_counter_comb_bita0, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB3L1,  ,  ,  ,  );


--RB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X22_Y2_N8
--register power-up is low

RB3_counter_reg_bit[2] = DFFEAS(RB3_counter_comb_bita2, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB3L1,  ,  ,  ,  );


--RB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X22_Y2_N5
--register power-up is low

RB3_counter_reg_bit[1] = DFFEAS(RB3_counter_comb_bita1, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB3L1,  ,  ,  ,  );


--RB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X22_Y2_N16
--register power-up is low

RB3_counter_reg_bit[5] = DFFEAS(RB3_counter_comb_bita5, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB3L1,  ,  ,  ,  );


--RB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X22_Y2_N14
--register power-up is low

RB3_counter_reg_bit[4] = DFFEAS(RB3_counter_comb_bita4, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB3L1,  ,  ,  ,  );


--NB3L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X22_Y2_N48
NB3L6 = ( !RB3_counter_reg_bit[4] & ( (!RB3_counter_reg_bit[2] & (!RB3_counter_reg_bit[1] & !RB3_counter_reg_bit[5])) ) );


--NB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X22_Y2_N51
NB3L7 = ( NB3L6 & ( (RB3_counter_reg_bit[0] & (V2L83 & !RB3_counter_reg_bit[3])) ) );


--NB3L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at LABCELL_X22_Y2_N57
NB3L8 = ( NB3L7 & ( (NB3_b_full) # (V2_fifo_wr) ) ) # ( !NB3L7 & ( ((NB3_b_non_empty) # (NB3_b_full)) # (V2_fifo_wr) ) );


--V2_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|wr_rfifo at LABCELL_X23_Y2_N48
V2_wr_rfifo = ( !NB4_b_full & ( EB2L56Q ) );


--NB4L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X24_Y2_N57
NB4L1 = ( !RB4_counter_reg_bit[3] & ( (!V2_wr_rfifo & (!RB4_counter_reg_bit[5] & !RB4_counter_reg_bit[4])) ) );


--NB4L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at MLABCELL_X25_Y2_N27
NB4L2 = ( RB4_counter_reg_bit[0] & ( (!RB4_counter_reg_bit[2] & (!RB4_counter_reg_bit[1] & NB4L1)) ) );


--NB4L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X24_Y2_N24
NB4L8 = ( EB2L56Q & ( (!V2L72) # ((!NB4L2) # ((!NB4_b_non_empty) # (NB4_b_full))) ) ) # ( !EB2L56Q & ( ((NB4_b_non_empty & ((!V2L72) # (!NB4L2)))) # (NB4_b_full) ) );


--UE1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_logic at FF_X34_Y7_N7
--register power-up is low

UE1_R_ctrl_logic = DFFEAS(UE1L230, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[2] at FF_X35_Y6_N34
--register power-up is low

UE1_E_src1[2] = DFFEAS(UE1L731, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[2] at FF_X33_Y5_N37
--register power-up is low

UE1_E_src2[2] = DFFEAS(UE1L766, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_logic_op[1] at FF_X36_Y6_N40
--register power-up is low

UE1_R_logic_op[1] = DFFEAS(UE1L299, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_logic_op[0] at FF_X36_Y6_N35
--register power-up is low

UE1_R_logic_op[0] = DFFEAS(UE1L298, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L353 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[2]~0 at MLABCELL_X39_Y7_N3
UE1L353 = ( UE1_E_src2[2] & ( UE1L729Q & ( !UE1_E_src1[2] $ (!UE1_R_logic_op[1]) ) ) ) # ( !UE1_E_src2[2] & ( UE1L729Q & ( (UE1_E_src1[2] & UE1_R_logic_op[1]) ) ) ) # ( UE1_E_src2[2] & ( !UE1L729Q & ( UE1_R_logic_op[1] ) ) ) # ( !UE1_E_src2[2] & ( !UE1L729Q & ( !UE1_E_src1[2] $ (UE1_R_logic_op[1]) ) ) );


--UE1L310 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[2]~0 at MLABCELL_X39_Y6_N0
UE1L310 = ( UE1L58 & ( (!UE1L715Q & ((!UE1_R_ctrl_logic) # ((UE1L353)))) # (UE1L715Q & (((UE1_E_shift_rot_result[2])))) ) ) # ( !UE1L58 & ( (!UE1L715Q & (UE1_R_ctrl_logic & (UE1L353))) # (UE1L715Q & (((UE1_E_shift_rot_result[2])))) ) );


--UE1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X34_Y7_N13
--register power-up is low

UE1_R_ctrl_rd_ctl_reg = DFFEAS(UE1_D_op_rdctl, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_br_cmp at FF_X30_Y7_N49
--register power-up is low

UE1_R_ctrl_br_cmp = DFFEAS(UE1L207, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L340 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result~1 at LABCELL_X35_Y5_N12
UE1L340 = ( UE1_R_ctrl_rd_ctl_reg & ( UE1_R_ctrl_br_cmp ) ) # ( !UE1_R_ctrl_rd_ctl_reg & ( UE1_R_ctrl_br_cmp ) ) # ( UE1_R_ctrl_rd_ctl_reg & ( !UE1_R_ctrl_br_cmp ) );


--UE1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_read_nxt at MLABCELL_X28_Y6_N30
UE1_d_read_nxt = ( UE1_d_read & ( UE1_E_new_inst & ( (TC2_WideOr1) # (UE1_R_ctrl_ld) ) ) ) # ( !UE1_d_read & ( UE1_E_new_inst & ( UE1_R_ctrl_ld ) ) ) # ( UE1_d_read & ( !UE1_E_new_inst & ( TC2_WideOr1 ) ) );


--HC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|src_channel[2]~0 at LABCELL_X23_Y6_N0
HC1L10 = ( !HC1L2 & ( HC1L9 & ( (HC1L1 & ((!HC1L3) # (!HC1L4))) ) ) ) # ( !HC1L2 & ( !HC1L9 & ( (HC1L1 & ((!HC1L3) # ((!HC1L4) # (!HC1L5)))) ) ) );


--WB7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge1_avalon_slave_translator|av_begintransfer~0 at LABCELL_X22_Y6_N42
WB7L1 = ( EB2_rst1 & ( EC3L8 & ( (HC1L10 & (!T2_WideOr0 & !TB7_mem_used[1])) ) ) ) # ( EB2_rst1 & ( !EC3L8 & ( (V2L63 & (HC1L10 & (!T2_WideOr0 & !TB7_mem_used[1]))) ) ) );


--T2L72 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_waitrequest~1 at LABCELL_X22_Y7_N18
T2L72 = ( T2_time_out_counter[5] & ( T2_time_out_counter[4] & ( (!T2_WideOr0 & (!T2L33 & ((!YF1_bridge_acknowledge) # (E1_current_state.CPU_0)))) ) ) ) # ( !T2_time_out_counter[5] & ( T2_time_out_counter[4] & ( (!T2_WideOr0 & ((!YF1_bridge_acknowledge) # (E1_current_state.CPU_0))) ) ) ) # ( T2_time_out_counter[5] & ( !T2_time_out_counter[4] & ( (!T2_WideOr0 & ((!YF1_bridge_acknowledge) # (E1_current_state.CPU_0))) ) ) ) # ( !T2_time_out_counter[5] & ( !T2_time_out_counter[4] & ( (!T2_WideOr0 & ((!YF1_bridge_acknowledge) # (E1_current_state.CPU_0))) ) ) );


--ZB2L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|sink_ready~5 at LABCELL_X24_Y6_N3
ZB2L9 = ( !TB7_mem_used[1] & ( (ZB2L4 & ((!WB7L1) # (!T2L72))) ) );


--CC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_valid~0 at LABCELL_X16_Y7_N42
CC1L12 = ( FC1L4 & ( FC1L3 & ( (EC1L11 & (CC1L8Q & (!ND1_W_alu_result[3] & V1L69))) ) ) );


--CC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_valid~1 at LABCELL_X23_Y6_N36
CC1L13 = ( HC1L9 & ( (HC1L3 & (HC1L4 & (CC1_saved_grant[1] & ZB2L10))) ) );


--WB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 at LABCELL_X19_Y6_N0
WB3L9 = ( !WB3_wait_latency_counter[1] & ( SB3L2 & ( !WB3_wait_latency_counter[0] $ ((((!CC1L13 & !CC1L12)) # (TB3L11Q))) ) ) ) # ( !WB3_wait_latency_counter[1] & ( !SB3L2 & ( WB3_wait_latency_counter[0] ) ) );


--ZB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|WideOr0~1 at LABCELL_X17_Y6_N9
ZB2L3 = ( ZB2L2 & ( ((!WB3_av_readdata_pre[1]) # ((!ZB2L5) # (!WB3L9))) # (TB3_mem_used[1]) ) );


--EC3L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|read_accepted~0 at MLABCELL_X21_Y6_N0
EC3L7 = ( EC3_read_accepted & ( UE1_d_read & ( TC2_WideOr1 ) ) ) # ( !EC3_read_accepted & ( UE1_d_read & ( (EB2_rst1 & (TC2_WideOr1 & ((!ZB2L3) # (ZB2L9)))) ) ) ) # ( EC3_read_accepted & ( !UE1_d_read & ( TC2_WideOr1 ) ) );


--WB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_begintransfer~0 at MLABCELL_X21_Y6_N30
WB3L1 = ( UE1_d_read & ( (!EC3_read_accepted) # ((UE1_d_write & !EC3_write_accepted)) ) ) # ( !UE1_d_read & ( (UE1_d_write & !EC3_write_accepted) ) );


--V2L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|av_waitrequest~1 at MLABCELL_X21_Y6_N24
V2L69 = ( WB3L1 & ( V2L68 ) );


--HC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|Equal3~3 at LABCELL_X23_Y6_N42
HC1L6 = (HC1L3 & (HC1L4 & HC1L5));


--TB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X21_Y6_N49
--register power-up is low

TB6_mem_used[0] = DFFEAS(TB6L3, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X21_Y6_N51
TB6L5 = ( V2_av_waitrequest & ( EC3L8 ) );


--TB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 at MLABCELL_X21_Y6_N18
TB6L6 = ( TB6_mem_used[1] & ( TB6L5 & ( (!WB6_read_latency_shift_reg[0]) # (!TB6_mem_used[0]) ) ) ) # ( !TB6_mem_used[1] & ( TB6L5 & ( (EB2_rst1 & (HC1L6 & (!WB6_read_latency_shift_reg[0] & TB6_mem_used[0]))) ) ) ) # ( TB6_mem_used[1] & ( !TB6L5 & ( (!WB6_read_latency_shift_reg[0]) # (!TB6_mem_used[0]) ) ) );


--UE1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[10] at FF_X36_Y6_N4
--register power-up is low

UE1_E_src1[10] = DFFEAS(UE1L739, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L361 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[10]~1 at MLABCELL_X39_Y6_N12
UE1L361 = (!UE1_E_src2[10] & ((!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[10])) # (UE1_R_logic_op[1] & ((UE1_E_src1[10]))))) # (UE1_E_src2[10] & (!UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[10])))));


--UE1L318 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[10]~2 at MLABCELL_X39_Y6_N30
UE1L318 = ( UE1L715Q & ( UE1_E_shift_rot_result[10] ) ) # ( !UE1L715Q & ( (!UE1_R_ctrl_logic & (UE1L62)) # (UE1_R_ctrl_logic & ((UE1L361))) ) );


--UE1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[9] at FF_X36_Y6_N2
--register power-up is low

UE1_E_src1[9] = DFFEAS(UE1L738, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L360 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[9]~2 at LABCELL_X36_Y6_N30
UE1L360 = ( UE1_E_src2[9] & ( !UE1_R_logic_op[1] $ (((!UE1_E_src1[9]) # (!UE1_R_logic_op[0]))) ) ) # ( !UE1_E_src2[9] & ( (!UE1_E_src1[9] & (!UE1_R_logic_op[0] & !UE1_R_logic_op[1])) # (UE1_E_src1[9] & ((UE1_R_logic_op[1]))) ) );


--UE1L317 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[9]~3 at MLABCELL_X39_Y6_N39
UE1L317 = ( UE1L66 & ( UE1_E_shift_rot_result[9] & ( ((!UE1_R_ctrl_logic) # (UE1L360)) # (UE1L715Q) ) ) ) # ( !UE1L66 & ( UE1_E_shift_rot_result[9] & ( ((UE1_R_ctrl_logic & UE1L360)) # (UE1L715Q) ) ) ) # ( UE1L66 & ( !UE1_E_shift_rot_result[9] & ( (!UE1L715Q & ((!UE1_R_ctrl_logic) # (UE1L360))) ) ) ) # ( !UE1L66 & ( !UE1_E_shift_rot_result[9] & ( (!UE1L715Q & (UE1_R_ctrl_logic & UE1L360)) ) ) );


--UE1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[8] at FF_X35_Y6_N25
--register power-up is low

UE1_E_src1[8] = DFFEAS(UE1L737, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L359 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[8]~3 at LABCELL_X37_Y7_N39
UE1L359 = ( UE1L729Q & ( UE1_R_logic_op[1] & ( !UE1_E_src1[8] $ (!UE1_E_src2[8]) ) ) ) # ( !UE1L729Q & ( UE1_R_logic_op[1] & ( (UE1_E_src2[8]) # (UE1_E_src1[8]) ) ) ) # ( UE1L729Q & ( !UE1_R_logic_op[1] & ( (UE1_E_src1[8] & UE1_E_src2[8]) ) ) ) # ( !UE1L729Q & ( !UE1_R_logic_op[1] & ( (!UE1_E_src1[8] & !UE1_E_src2[8]) ) ) );


--UE1L316 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[8]~4 at MLABCELL_X34_Y6_N27
UE1L316 = ( UE1_E_shift_rot_result[8] & ( UE1L359 & ( ((UE1_R_ctrl_logic) # (UE1L70)) # (UE1_R_ctrl_shift_rot) ) ) ) # ( !UE1_E_shift_rot_result[8] & ( UE1L359 & ( (!UE1_R_ctrl_shift_rot & ((UE1_R_ctrl_logic) # (UE1L70))) ) ) ) # ( UE1_E_shift_rot_result[8] & ( !UE1L359 & ( ((UE1L70 & !UE1_R_ctrl_logic)) # (UE1_R_ctrl_shift_rot) ) ) ) # ( !UE1_E_shift_rot_result[8] & ( !UE1L359 & ( (!UE1_R_ctrl_shift_rot & (UE1L70 & !UE1_R_ctrl_logic)) ) ) );


--UE1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[7] at FF_X35_Y6_N19
--register power-up is low

UE1_E_src1[7] = DFFEAS(UE1L736, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L358 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[7]~4 at LABCELL_X37_Y7_N6
UE1L358 = ( UE1L729Q & ( UE1_R_logic_op[1] & ( !UE1_E_src1[7] $ (!UE1_E_src2[7]) ) ) ) # ( !UE1L729Q & ( UE1_R_logic_op[1] & ( (UE1_E_src2[7]) # (UE1_E_src1[7]) ) ) ) # ( UE1L729Q & ( !UE1_R_logic_op[1] & ( (UE1_E_src1[7] & UE1_E_src2[7]) ) ) ) # ( !UE1L729Q & ( !UE1_R_logic_op[1] & ( (!UE1_E_src1[7] & !UE1_E_src2[7]) ) ) );


--UE1L315 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[7]~5 at MLABCELL_X39_Y6_N57
UE1L315 = ( UE1L715Q & ( UE1_E_shift_rot_result[7] ) ) # ( !UE1L715Q & ( UE1_E_shift_rot_result[7] & ( (!UE1_R_ctrl_logic & (UE1L74)) # (UE1_R_ctrl_logic & ((UE1L358))) ) ) ) # ( !UE1L715Q & ( !UE1_E_shift_rot_result[7] & ( (!UE1_R_ctrl_logic & (UE1L74)) # (UE1_R_ctrl_logic & ((UE1L358))) ) ) );


--UE1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[6] at FF_X36_Y6_N38
--register power-up is low

UE1_E_src1[6] = DFFEAS(UE1L735, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L357 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[6]~5 at LABCELL_X40_Y6_N27
UE1L357 = (!UE1_E_src1[6] & ((!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src2[6])) # (UE1_R_logic_op[1] & ((UE1_E_src2[6]))))) # (UE1_E_src1[6] & (!UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src2[6])))));


--UE1L314 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[6]~6 at MLABCELL_X39_Y6_N48
UE1L314 = ( UE1L715Q & ( UE1_E_shift_rot_result[6] ) ) # ( !UE1L715Q & ( (!UE1_R_ctrl_logic & (UE1L78)) # (UE1_R_ctrl_logic & ((UE1L357))) ) );


--UE1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[5] at FF_X35_Y6_N40
--register power-up is low

UE1_E_src1[5] = DFFEAS(UE1L734, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L356 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[5]~6 at LABCELL_X40_Y6_N24
UE1L356 = ( UE1_E_src2[5] & ( !UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[5]))) ) ) # ( !UE1_E_src2[5] & ( (!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[5])) # (UE1_R_logic_op[1] & ((UE1_E_src1[5]))) ) );


--UE1L313 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[5]~7 at MLABCELL_X34_Y6_N6
UE1L313 = ( UE1_R_ctrl_logic & ( UE1_R_ctrl_shift_rot & ( UE1_E_shift_rot_result[5] ) ) ) # ( !UE1_R_ctrl_logic & ( UE1_R_ctrl_shift_rot & ( UE1_E_shift_rot_result[5] ) ) ) # ( UE1_R_ctrl_logic & ( !UE1_R_ctrl_shift_rot & ( UE1L356 ) ) ) # ( !UE1_R_ctrl_logic & ( !UE1_R_ctrl_shift_rot & ( UE1L82 ) ) );


--UE1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[4] at FF_X33_Y5_N40
--register power-up is low

UE1_E_src2[4] = DFFEAS(UE1L768, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[4] at FF_X35_Y6_N7
--register power-up is low

UE1_E_src1[4] = DFFEAS(UE1L733, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L355 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[4]~7 at LABCELL_X40_Y6_N45
UE1L355 = (!UE1_E_src1[4] & ((!UE1_E_src2[4] & (!UE1_R_logic_op[1] & !UE1L729Q)) # (UE1_E_src2[4] & (UE1_R_logic_op[1])))) # (UE1_E_src1[4] & (!UE1_R_logic_op[1] $ (((!UE1_E_src2[4]) # (!UE1L729Q)))));


--UE1L312 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[4]~8 at MLABCELL_X34_Y6_N12
UE1L312 = ( UE1L86 & ( UE1L355 & ( (!UE1_R_ctrl_shift_rot) # (UE1_E_shift_rot_result[4]) ) ) ) # ( !UE1L86 & ( UE1L355 & ( (!UE1_R_ctrl_shift_rot & ((UE1_R_ctrl_logic))) # (UE1_R_ctrl_shift_rot & (UE1_E_shift_rot_result[4])) ) ) ) # ( UE1L86 & ( !UE1L355 & ( (!UE1_R_ctrl_shift_rot & ((!UE1_R_ctrl_logic))) # (UE1_R_ctrl_shift_rot & (UE1_E_shift_rot_result[4])) ) ) ) # ( !UE1L86 & ( !UE1L355 & ( (UE1_E_shift_rot_result[4] & UE1_R_ctrl_shift_rot) ) ) );


--UE1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[3] at FF_X33_Y5_N22
--register power-up is low

UE1_E_src2[3] = DFFEAS(UE1L767, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[3] at FF_X35_Y6_N1
--register power-up is low

UE1_E_src1[3] = DFFEAS(UE1L732, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L354 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[3]~8 at MLABCELL_X39_Y7_N18
UE1L354 = ( UE1_E_src2[3] & ( UE1L729Q & ( !UE1_R_logic_op[1] $ (!UE1_E_src1[3]) ) ) ) # ( !UE1_E_src2[3] & ( UE1L729Q & ( (UE1_R_logic_op[1] & UE1_E_src1[3]) ) ) ) # ( UE1_E_src2[3] & ( !UE1L729Q & ( UE1_R_logic_op[1] ) ) ) # ( !UE1_E_src2[3] & ( !UE1L729Q & ( !UE1_R_logic_op[1] $ (UE1_E_src1[3]) ) ) );


--UE1L311 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[3]~9 at MLABCELL_X39_Y7_N15
UE1L311 = ( UE1L354 & ( (!UE1L715Q & (((UE1_R_ctrl_logic) # (UE1L90)))) # (UE1L715Q & (UE1L404Q)) ) ) # ( !UE1L354 & ( (!UE1L715Q & (((UE1L90 & !UE1_R_ctrl_logic)))) # (UE1L715Q & (UE1L404Q)) ) );


--UE1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[15] at FF_X35_Y6_N13
--register power-up is low

UE1_E_src1[15] = DFFEAS(UE1L744, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L366 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[15]~9 at LABCELL_X36_Y6_N42
UE1L366 = ( UE1_E_src2[15] & ( !UE1_R_logic_op[1] $ (((!UE1_R_logic_op[0]) # (!UE1_E_src1[15]))) ) ) # ( !UE1_E_src2[15] & ( (!UE1_R_logic_op[1] & (!UE1_R_logic_op[0] & !UE1_E_src1[15])) # (UE1_R_logic_op[1] & ((UE1_E_src1[15]))) ) );


--UE1L323 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[15]~10 at MLABCELL_X34_Y6_N21
UE1L323 = ( UE1_E_shift_rot_result[15] & ( ((!UE1_R_ctrl_logic & ((UE1L94))) # (UE1_R_ctrl_logic & (UE1L366))) # (UE1_R_ctrl_shift_rot) ) ) # ( !UE1_E_shift_rot_result[15] & ( (!UE1_R_ctrl_shift_rot & ((!UE1_R_ctrl_logic & ((UE1L94))) # (UE1_R_ctrl_logic & (UE1L366)))) ) );


--UE1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[14] at FF_X36_Y6_N17
--register power-up is low

UE1_E_src1[14] = DFFEAS(UE1L743, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L365 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[14]~10 at LABCELL_X36_Y6_N57
UE1L365 = ( UE1_E_src1[14] & ( !UE1_R_logic_op[1] $ (((!UE1_R_logic_op[0]) # (!UE1_E_src2[14]))) ) ) # ( !UE1_E_src1[14] & ( (!UE1_R_logic_op[1] & (!UE1_R_logic_op[0] & !UE1_E_src2[14])) # (UE1_R_logic_op[1] & ((UE1_E_src2[14]))) ) );


--UE1L322 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[14]~11 at MLABCELL_X39_Y6_N9
UE1L322 = ( UE1_E_shift_rot_result[14] & ( ((!UE1_R_ctrl_logic & ((UE1L98))) # (UE1_R_ctrl_logic & (UE1L365))) # (UE1L715Q) ) ) # ( !UE1_E_shift_rot_result[14] & ( (!UE1L715Q & ((!UE1_R_ctrl_logic & ((UE1L98))) # (UE1_R_ctrl_logic & (UE1L365)))) ) );


--UE1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[13] at FF_X36_Y4_N46
--register power-up is low

UE1_E_src1[13] = DFFEAS(UE1L742, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L364 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[13]~11 at LABCELL_X36_Y6_N54
UE1L364 = ( UE1_E_src2[13] & ( !UE1_R_logic_op[1] $ (((!UE1_R_logic_op[0]) # (!UE1_E_src1[13]))) ) ) # ( !UE1_E_src2[13] & ( (!UE1_R_logic_op[1] & (!UE1_R_logic_op[0] & !UE1_E_src1[13])) # (UE1_R_logic_op[1] & ((UE1_E_src1[13]))) ) );


--UE1L321 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[13]~12 at MLABCELL_X39_Y6_N6
UE1L321 = ( UE1L364 & ( (!UE1L715Q & (((UE1L102)) # (UE1_R_ctrl_logic))) # (UE1L715Q & (((UE1L416Q)))) ) ) # ( !UE1L364 & ( (!UE1L715Q & (!UE1_R_ctrl_logic & (UE1L102))) # (UE1L715Q & (((UE1L416Q)))) ) );


--UE1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[12] at FF_X36_Y6_N25
--register power-up is low

UE1_E_src1[12] = DFFEAS(UE1L741, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L363 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[12]~12 at LABCELL_X36_Y6_N45
UE1L363 = ( UE1_E_src1[12] & ( !UE1_R_logic_op[1] $ (((!UE1_R_logic_op[0]) # (!UE1_E_src2[12]))) ) ) # ( !UE1_E_src1[12] & ( (!UE1_R_logic_op[1] & (!UE1_R_logic_op[0] & !UE1_E_src2[12])) # (UE1_R_logic_op[1] & ((UE1_E_src2[12]))) ) );


--UE1L320 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[12]~13 at MLABCELL_X39_Y6_N24
UE1L320 = ( UE1_E_shift_rot_result[12] & ( ((!UE1_R_ctrl_logic & ((UE1L106))) # (UE1_R_ctrl_logic & (UE1L363))) # (UE1L715Q) ) ) # ( !UE1_E_shift_rot_result[12] & ( (!UE1L715Q & ((!UE1_R_ctrl_logic & ((UE1L106))) # (UE1_R_ctrl_logic & (UE1L363)))) ) );


--UE1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[11] at FF_X35_Y6_N59
--register power-up is low

UE1_E_src1[11] = DFFEAS(UE1L740, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L362 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[11]~13 at MLABCELL_X39_Y6_N15
UE1L362 = (!UE1_E_src1[11] & ((!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src2[11])) # (UE1_R_logic_op[1] & ((UE1_E_src2[11]))))) # (UE1_E_src1[11] & (!UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src2[11])))));


--UE1L319 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[11]~14 at MLABCELL_X39_Y6_N21
UE1L319 = ( UE1_E_shift_rot_result[11] & ( UE1L362 & ( ((UE1L110) # (UE1_R_ctrl_logic)) # (UE1L715Q) ) ) ) # ( !UE1_E_shift_rot_result[11] & ( UE1L362 & ( (!UE1L715Q & ((UE1L110) # (UE1_R_ctrl_logic))) ) ) ) # ( UE1_E_shift_rot_result[11] & ( !UE1L362 & ( ((!UE1_R_ctrl_logic & UE1L110)) # (UE1L715Q) ) ) ) # ( !UE1_E_shift_rot_result[11] & ( !UE1L362 & ( (!UE1L715Q & (!UE1_R_ctrl_logic & UE1L110)) ) ) );


--NB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X24_Y2_N48
NB4L3 = ( EC3L8 & ( !V2_wr_rfifo $ (((!V2L68) # ((!NB4_b_non_empty) # (UE1_W_alu_result[2])))) ) ) # ( !EC3L8 & ( V2_wr_rfifo ) );


--EB2_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X23_Y2_N23
--register power-up is low

EB2_write1 = AMPP_FUNCTION(A1L23, EB2_write, !WF2_r_sync_rst, GND);


--EB2_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X23_Y2_N40
--register power-up is low

EB2_write2 = AMPP_FUNCTION(A1L23, EB2_write1, !WF2_r_sync_rst, GND);


--EB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at LABCELL_X23_Y2_N39
EB2L2 = AMPP_FUNCTION(!EB2_write2, !EB2_write1);


--EB2_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X1_Y2_N47
--register power-up is low

EB2_write_valid = AMPP_FUNCTION(A1L5, EB2_td_shift[10], !P1_clr_reg, GND, EB2L106);


--EB2L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at LABCELL_X23_Y2_N30
EB2L55 = AMPP_FUNCTION(!V2_t_dav, !EB2_write_stalled, !EB2_rst2, !EB2_write_valid, !EB2L56Q, !EB2L2);


--EB2_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X8_Y2_N59
--register power-up is low

EB2_td_shift[5] = AMPP_FUNCTION(A1L5, EB2L82, !P1_clr_reg, EB2L63);


--EB2L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at LABCELL_X7_Y2_N9
EB2L81 = AMPP_FUNCTION(!EB2L77, !R1_state[4], !EB2_rdata[2], !EB2_td_shift[5], !EB2_count[9]);


--WF2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X21_Y2_N29
--register power-up is low

WF2_altera_reset_synchronizer_int_chain[1] = DFFEAS(WF2L7, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WF2_r_sync_rst_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X21_Y2_N47
--register power-up is low

WF2_r_sync_rst_chain[3] = DFFEAS(WF2L20, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WF2L22 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at MLABCELL_X21_Y2_N48
WF2L22 = (WF2_altera_reset_synchronizer_int_chain[2] & WF2_r_sync_rst_chain[3]);


--KE1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X1_Y3_N0
KE1L5 = (!P1_irf_reg[3][0] & !P1_irf_reg[3][1]);


--ZD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X4_Y6_N58
--register power-up is low

ZD1_monitor_error = DFFEAS(ZD1L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--KE1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at MLABCELL_X3_Y5_N54
KE1L66 = ( ZD1_monitor_error & ( (!HE1L3 & (KE1L5)) # (HE1L3 & ((KE1_sr[35]))) ) ) # ( !ZD1_monitor_error & ( (KE1_sr[35] & HE1L3) ) );


--KE1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19 at LABCELL_X1_Y3_N21
KE1L48 = ( J1_splitter_nodes_receive_2[3] & ( P1_irf_reg[3][0] & ( (!P1_virtual_ir_scan_reg & (((!P1_irf_reg[3][1] & R1_state[3])) # (R1_state[4]))) ) ) ) # ( J1_splitter_nodes_receive_2[3] & ( !P1_irf_reg[3][0] & ( (!P1_virtual_ir_scan_reg & ((R1_state[4]) # (R1_state[3]))) ) ) );


--KE1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 at LABCELL_X1_Y6_N12
KE1L67 = ( KE1_sr[26] & ( ((!P1_irf_reg[3][1] & ((GE1_MonDReg[24]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[24]))) # (HE1L3) ) ) # ( !KE1_sr[26] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & ((GE1_MonDReg[24]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[24])))) ) );


--KE1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21 at MLABCELL_X3_Y5_N12
KE1L40 = ( P1_virtual_ir_scan_reg & ( (P1_irf_reg[3][0] & !P1_irf_reg[3][1]) ) ) # ( !P1_virtual_ir_scan_reg & ( (P1_irf_reg[3][0] & (!P1_irf_reg[3][1] & ((!J1_splitter_nodes_receive_2[3]) # (!R1_state[4])))) ) );


--ZB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0 at LABCELL_X17_Y7_N30
ZB1L10 = ( ND1_d_read & ( EC1L14Q & ( (EB1_rst1 & (FC1L2 & !EC1_read_accepted)) ) ) ) # ( ND1_d_read & ( !EC1L14Q & ( (EB1_rst1 & (FC1L2 & ((!EC1_read_accepted) # (ND1L1045Q)))) ) ) ) # ( !ND1_d_read & ( !EC1L14Q & ( (EB1_rst1 & (FC1L2 & ND1L1045Q)) ) ) );


--AC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X7_Y11_N6
AC1L1 = ( ND1_F_pc[13] & ( DC2L1 & ( (ND1_F_pc[10] & (!ND1_F_pc[11] & (ND1_F_pc[9] & ND1_F_pc[12]))) ) ) );


--ZC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X15_Y7_N41
--register power-up is low

ZC2_top_priority_reg[0] = DFFEAS(ZC2L7, GLOBAL(A1L23), !WF1_r_sync_rst,  , ZC2L6,  ,  ,  ,  );


--ZC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X15_Y7_N37
--register power-up is low

ZC2_top_priority_reg[1] = DFFEAS(ZC2L2, GLOBAL(A1L23), !WF1_r_sync_rst,  , ZC2L6,  ,  ,  ,  );


--ZC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0 at MLABCELL_X15_Y7_N36
ZC2L2 = ( ZC2_top_priority_reg[0] & ( (!AC1L1 & (ZB1L10 & ZC2_top_priority_reg[1])) ) ) # ( !ZC2_top_priority_reg[0] & ( ZB1L10 ) );


--TB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at MLABCELL_X15_Y7_N15
TB4L16 = ( !TB4_mem_used[1] & ( !GE1_waitrequest ) );


--CC2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress at FF_X15_Y7_N44
--register power-up is low

CC2_packet_in_progress = DFFEAS(CC2L4, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~0 at MLABCELL_X15_Y7_N45
CC2L55 = ( CC2_packet_in_progress & ( (CC2_WideOr1 & (TB4L16 & ((CC2_saved_grant[1]) # (CC2_saved_grant[0])))) ) ) # ( !CC2_packet_in_progress & ( (!CC2_WideOr1) # ((TB4L16 & ((CC2_saved_grant[1]) # (CC2_saved_grant[0])))) ) );


--ZC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1 at MLABCELL_X15_Y7_N12
ZC2L3 = ( AC1L1 & ( ((!ZC2_top_priority_reg[0] & !ZB1L10)) # (ZC2_top_priority_reg[1]) ) );


--ND1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X8_Y10_N29
--register power-up is low

ND1_R_ctrl_exception = DFFEAS(ND1L209, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L685 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at LABCELL_X9_Y10_N3
ND1L685 = ( ND1_R_ctrl_break & ( !ND1_R_ctrl_exception ) );


--ND1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X12_Y10_N43
--register power-up is low

ND1_W_cmp_result = DFFEAS(ND1L342, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X11_Y9_N37
--register power-up is low

ND1_R_ctrl_br = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1L695,  ,  , VCC);


--ND1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X10_Y9_N38
--register power-up is low

ND1_R_ctrl_uncond_cti_non_br = DFFEAS(ND1L250, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X7_Y9_N55
--register power-up is low

ND1_R_ctrl_br_uncond = DFFEAS(ND1L579, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L687 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at LABCELL_X10_Y9_N18
ND1L687 = ( !ND1_W_cmp_result & ( ND1_R_ctrl_br & ( (!ND1_R_ctrl_uncond_cti_non_br & !ND1_R_ctrl_br_uncond) ) ) ) # ( ND1_W_cmp_result & ( !ND1_R_ctrl_br & ( (!ND1_R_ctrl_uncond_cti_non_br & !ND1_R_ctrl_br_uncond) ) ) ) # ( !ND1_W_cmp_result & ( !ND1_R_ctrl_br & ( (!ND1_R_ctrl_uncond_cti_non_br & !ND1_R_ctrl_br_uncond) ) ) );


--ND1L686 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at LABCELL_X11_Y11_N21
ND1L686 = ( !ND1L687 & ( (!ND1_R_ctrl_exception & !ND1_R_ctrl_break) ) );


--ND1L671 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~0 at MLABCELL_X8_Y11_N57
ND1L671 = ( !ND1L685 & ( (!ND1L686 & ((ND1L2))) # (ND1L686 & (ND1L110)) ) );


--ND1L684 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~1 at LABCELL_X9_Y11_N24
ND1L684 = ( ND1L686 & ( ND1L685 ) ) # ( !ND1L686 & ( ND1L685 ) ) # ( ND1L686 & ( !ND1L685 & ( ND1L66 ) ) ) # ( !ND1L686 & ( !ND1L685 & ( ND1L6 ) ) );


--ND1L673 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~2 at LABCELL_X7_Y11_N0
ND1L673 = ( ND1L62 & ( !ND1L685 & ( (ND1L686) # (ND1L10) ) ) ) # ( !ND1L62 & ( !ND1L685 & ( (ND1L10 & !ND1L686) ) ) );


--ND1L672 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~3 at MLABCELL_X8_Y11_N54
ND1L672 = ( !ND1L685 & ( (!ND1L686 & ((ND1L14))) # (ND1L686 & (ND1L58)) ) );


--ND1L678 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~4 at LABCELL_X7_Y11_N45
ND1L678 = ( ND1L686 & ( !ND1L685 & ( ND1L82 ) ) ) # ( !ND1L686 & ( !ND1L685 & ( ND1L18 ) ) );


--ND1L677 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~5 at MLABCELL_X8_Y11_N48
ND1L677 = ( ND1L78 & ( (!ND1L685 & ((ND1L686) # (ND1L22))) ) ) # ( !ND1L78 & ( (!ND1L685 & (ND1L22 & !ND1L686)) ) );


--ND1L676 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~6 at LABCELL_X7_Y11_N15
ND1L676 = ( ND1L686 & ( !ND1L685 & ( ND1L74 ) ) ) # ( !ND1L686 & ( !ND1L685 & ( ND1L26 ) ) );


--ND1L675 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~7 at MLABCELL_X8_Y11_N42
ND1L675 = ( ND1L70 & ( (!ND1L685 & ((ND1L686) # (ND1L30))) ) ) # ( !ND1L70 & ( (!ND1L685 & (ND1L30 & !ND1L686)) ) );


--ND1L674 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~8 at LABCELL_X7_Y11_N33
ND1L674 = ( ND1L686 & ( !ND1L685 & ( ND1L90 ) ) ) # ( !ND1L686 & ( !ND1L685 & ( ND1L34 ) ) );


--GE1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at LABCELL_X7_Y6_N57
GE1L190 = ( GE1_jtag_ram_access & ( !RD1_address[8] ) );


--RD1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X15_Y7_N8
--register power-up is low

RD1_read = DFFEAS(RD1L86, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X15_Y7_N25
--register power-up is low

GE1_avalon_ociram_readdata_ready = DFFEAS(GE1L130, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at MLABCELL_X15_Y7_N9
GE1L191 = ( RD1_read & ( (!GE1_waitrequest) # ((!RD1_write & (!GE1_avalon_ociram_readdata_ready)) # (RD1_write & ((GE1L190)))) ) ) # ( !RD1_read & ( (!RD1_write) # ((!GE1_waitrequest) # (GE1L190)) ) );


--TB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X12_Y7_N24
TB4L13 = ( CC2_saved_grant[0] & ( CC2_saved_grant[1] & ( ((!ND1_i_read & !EC2_read_accepted)) # (EC1L11) ) ) ) # ( !CC2_saved_grant[0] & ( CC2_saved_grant[1] & ( (!ND1_i_read & !EC2_read_accepted) ) ) ) # ( CC2_saved_grant[0] & ( !CC2_saved_grant[1] & ( EC1L11 ) ) );


--SB4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|local_read~0 at MLABCELL_X15_Y7_N33
SB4L1 = ( CC2_WideOr1 & ( TB4L13 ) );


--TB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X15_Y7_N19
--register power-up is low

TB4_mem_used[0] = DFFEAS(TB4L9, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X15_Y7_N3
TB4L11 = ( TB4_mem_used[0] & ( (!WB4_read_latency_shift_reg[0] & (((SB4L1 & !GE1_waitrequest)) # (TB4_mem_used[1]))) ) ) # ( !TB4_mem_used[0] & ( TB4_mem_used[1] ) );


--ZB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5 at LABCELL_X19_Y6_N33
ZB1L8 = ( WB3_av_readdata_pre[1] & ( (ZB1L3 & (!TB3L11Q & WB3L9)) ) );


--ND1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X19_Y6_N42
ND1_E_st_stall = ( ND1_d_write & ( EC1L3 & ( ((ZB1L2 & (EC1L1 & !ZB1L8))) # (ND1L991) ) ) ) # ( !ND1_d_write & ( EC1L3 & ( ND1L991 ) ) ) # ( ND1_d_write & ( !EC1L3 ) ) # ( !ND1_d_write & ( !EC1L3 & ( ND1L991 ) ) );


--EC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X19_Y6_N48
EC1L13 = ( EC1_write_accepted & ( EB1_rst1 & ( !EC1L4 ) ) ) # ( !EC1_write_accepted & ( EB1_rst1 & ( (ND1_d_write & (!EC1L4 & ((!ZB1L2) # (ZB1L8)))) ) ) ) # ( EC1_write_accepted & ( !EB1_rst1 & ( !EC1L4 ) ) );


--ND1L1052 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X12_Y8_N45
ND1L1052 = ( AC4L2 & ( !ND1_W_valid ) ) # ( !AC4L2 & ( (!ND1_W_valid & ((ND1_i_read) # (AC5L2))) ) );


--CC3_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[1] at FF_X13_Y7_N11
--register power-up is low

CC3_saved_grant[1] = DFFEAS(ZC3L3, GLOBAL(A1L23), !WF1_r_sync_rst,  , CC3L58,  ,  ,  ,  );


--EC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at LABCELL_X13_Y7_N30
EC2L2 = ( CC3_saved_grant[1] & ( (!GC1L1 & (((!TB5_mem_used[1])))) # (GC1L1 & (TB4L16 & (CC2_saved_grant[1]))) ) ) # ( !CC3_saved_grant[1] & ( (TB4L16 & (CC2_saved_grant[1] & GC1L1)) ) );


--EC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X12_Y7_N42
EC2L3 = ( EC2_read_accepted & ( ND1_i_read & ( (!AC5L2 & !AC4L2) ) ) ) # ( EC2_read_accepted & ( !ND1_i_read & ( (!AC5L2 & !AC4L2) ) ) ) # ( !EC2_read_accepted & ( !ND1_i_read & ( (!AC5L2 & (!AC4L2 & (EB1_rst1 & EC2L2))) ) ) );


--ND1L682 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~9 at LABCELL_X11_Y11_N30
ND1L682 = ( ND1L102 & ( ND1_R_ctrl_break & ( !ND1_R_ctrl_exception ) ) ) # ( !ND1L102 & ( ND1_R_ctrl_break & ( !ND1_R_ctrl_exception ) ) ) # ( ND1L102 & ( !ND1_R_ctrl_break & ( (!ND1L38 & (ND1L687 & !ND1_R_ctrl_exception)) ) ) ) # ( !ND1L102 & ( !ND1_R_ctrl_break & ( (!ND1_R_ctrl_exception & ((!ND1L38) # (!ND1L687))) ) ) );


--ND1L683 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~10 at LABCELL_X7_Y11_N51
ND1L683 = ( ND1L106 & ( ND1L685 ) ) # ( !ND1L106 & ( ND1L685 ) ) # ( ND1L106 & ( !ND1L685 & ( (ND1L42) # (ND1L686) ) ) ) # ( !ND1L106 & ( !ND1L685 & ( (!ND1L686 & ND1L42) ) ) );


--ND1L679 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~11 at LABCELL_X7_Y11_N18
ND1L679 = ( ND1L46 & ( ((!ND1L686) # (ND1L98)) # (ND1L685) ) ) # ( !ND1L46 & ( ((ND1L686 & ND1L98)) # (ND1L685) ) );


--ND1L680 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~12 at LABCELL_X7_Y11_N21
ND1L680 = ( ND1L50 & ( ((!ND1L686) # (ND1L94)) # (ND1L685) ) ) # ( !ND1L50 & ( ((ND1L94 & ND1L686)) # (ND1L685) ) );


--ND1L681 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~13 at LABCELL_X7_Y11_N36
ND1L681 = ( ND1L86 & ( !ND1L685 & ( (ND1L54) # (ND1L686) ) ) ) # ( !ND1L86 & ( !ND1L685 & ( (!ND1L686 & ND1L54) ) ) );


--GE1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X2_Y5_N20
--register power-up is low

GE1_MonDReg[4] = DFFEAS(GE1L118, GLOBAL(A1L23),  ,  , GE1L53,  ,  ,  ,  );


--KE1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at LABCELL_X1_Y5_N15
KE1L68 = ( KE1_sr[6] & ( ((!P1_irf_reg[3][1] & (GE1_MonDReg[4])) # (P1_irf_reg[3][1] & ((XD1_break_readreg[4])))) # (HE1L3) ) ) # ( !KE1_sr[6] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & (GE1_MonDReg[4])) # (P1_irf_reg[3][1] & ((XD1_break_readreg[4]))))) ) );


--JE1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X1_Y5_N58
--register power-up is low

JE1_jdo[6] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[6],  ,  , VCC);


--RD1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X9_Y5_N16
--register power-up is low

RD1_writedata[2] = DFFEAS(CC2L25, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 at LABCELL_X4_Y6_N15
GE1L157 = ( GE1_MonDReg[2] & ( (RD1_writedata[2]) # (GE1_jtag_ram_access) ) ) # ( !GE1_MonDReg[2] & ( (!GE1_jtag_ram_access & RD1_writedata[2]) ) );


--ND1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X4_Y9_N55
--register power-up is low

ND1_d_writedata[1] = DFFEAS(ND1L996, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~2 at LABCELL_X10_Y6_N45
CC2L24 = ( ND1_d_writedata[1] & ( CC2_saved_grant[0] ) );


--ME4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X3_Y3_N32
--register power-up is low

ME4_din_s1 = DFFEAS(HE1L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ME5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X6_Y4_N44
--register power-up is low

ME5_din_s1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , HE1_virtual_state_uir,  ,  , VCC);


--XF2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X7_Y4_N23
--register power-up is low

XF2_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , XF2_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--KE1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X1_Y3_N38
--register power-up is low

KE1_sr[31] = DFFEAS( , A1L5,  ,  ,  , KE1L78,  ,  , VCC);


--KE1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X3_Y5_N59
--register power-up is low

KE1_sr[33] = DFFEAS(KE1L80, A1L5,  ,  , KE1L48,  ,  ,  ,  );


--ND1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X7_Y10_N3
ND1L235 = ( ND1L234 & ( !ND1_D_iw[4] ) );


--ND1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X7_Y10_N6
ND1L232 = ( !ND1_D_iw[3] & ( ND1_D_iw[0] & ( (ND1_D_iw[1]) # (ND1_D_iw[2]) ) ) );


--ND1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X7_Y10_N48
ND1L233 = (!ND1L232) # (ND1_D_iw[4]);


--ND1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at LABCELL_X10_Y7_N3
ND1L385 = ( ND1L118 & ( !ND1L235 $ (!ND1L233) ) ) # ( !ND1L118 & ( ((!ND1L114) # (ND1L233)) # (ND1L235) ) );


--ND1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at MLABCELL_X6_Y9_N0
ND1L591 = ( !ND1_D_iw[16] & ( !ND1_D_iw[14] & ( (ND1_D_iw[11] & (!ND1_D_iw[13] & (!ND1_D_iw[15] & !ND1_D_iw[12]))) ) ) );


--ND1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X6_Y11_N37
--register power-up is low

ND1_W_bstatus_reg = DFFEAS(ND1L808, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_E_valid_from_R,  ,  ,  ,  );


--ND1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at MLABCELL_X6_Y11_N45
ND1L619 = ( !ND1_D_iw[8] & ( !ND1_D_iw[10] & ( (!ND1_D_iw[9] & (!ND1_D_iw[7] & !ND1_D_iw[6])) ) ) );


--ND1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X10_Y9_N52
--register power-up is low

ND1_R_ctrl_wrctl_inst = DFFEAS(ND1_D_op_wrctl, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X10_Y9_N45
ND1L862 = ( ND1L619 & ( (!ND1_R_ctrl_wrctl_inst & ((ND1_W_status_reg_pie))) # (ND1_R_ctrl_wrctl_inst & (ND1_E_src1[0])) ) ) # ( !ND1L619 & ( ND1_W_status_reg_pie ) );


--ND1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X10_Y9_N30
ND1L863 = ( ND1L591 & ( ND1_W_bstatus_reg & ( (!ND1L575 & ((ND1L862))) # (ND1L575 & (ND1_W_estatus_reg)) ) ) ) # ( !ND1L591 & ( ND1_W_bstatus_reg & ( ((ND1L590 & ND1L575)) # (ND1L862) ) ) ) # ( ND1L591 & ( !ND1_W_bstatus_reg & ( (!ND1L575 & ((ND1L862))) # (ND1L575 & (ND1_W_estatus_reg)) ) ) ) # ( !ND1L591 & ( !ND1_W_bstatus_reg & ( (ND1L862 & ((!ND1L590) # (!ND1L575))) ) ) );


--ND1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2 at LABCELL_X10_Y9_N42
ND1L864 = ( ND1L863 & ( (!ND1_R_ctrl_exception & !ND1_R_ctrl_break) ) );


--ND1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X6_Y11_N1
--register power-up is low

ND1_W_ienable_reg[0] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L821, ND1_E_src1[0],  ,  , VCC);


--WD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X10_Y6_N7
--register power-up is low

WD1_oci_ienable[0] = DFFEAS(WD1L5, GLOBAL(A1L23), !WF1_r_sync_rst,  , WD1L13,  ,  ,  ,  );


--V1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X11_Y5_N55
--register power-up is low

V1_fifo_AE = DFFEAS(V1L58, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X12_Y6_N28
--register power-up is low

V1_ien_AE = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , V1L79, ND1_d_writedata[1],  ,  , VCC);


--V1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X10_Y6_N24
V1_av_readdata[9] = ( V1_ien_AE & ( V1_fifo_AE ) );


--V1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X12_Y6_N2
--register power-up is low

V1_ien_AF = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , V1L79, ND1_d_writedata[0],  ,  , VCC);


--V1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X11_Y6_N34
--register power-up is low

V1_pause_irq = DFFEAS(V1L83, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X12_Y6_N50
--register power-up is low

V1_fifo_AF = DFFEAS(V1L60, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L66 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X12_Y6_N51
V1L66 = ( V1_fifo_AF & ( V1_ien_AF ) ) # ( !V1_fifo_AF & ( (V1_pause_irq & V1_ien_AF) ) );


--ND1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0 at LABCELL_X10_Y6_N51
ND1L824 = ( !WD1_oci_ienable[0] & ( V1_av_readdata[9] & ( ND1_W_ienable_reg[0] ) ) ) # ( !WD1_oci_ienable[0] & ( !V1_av_readdata[9] & ( (V1L66 & ND1_W_ienable_reg[0]) ) ) );


--RD1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X10_Y6_N31
--register power-up is low

RD1_readdata[0] = DFFEAS(RD1L82, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WB4L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at MLABCELL_X15_Y7_N0
WB4L39 = ( TB4L16 & ( (SB4L1 & EB1_rst1) ) );


--TB4_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73] at FF_X17_Y6_N44
--register power-up is low

TB4_mem[1][73] = DFFEAS(TB4L14, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X17_Y6_N42
TB4L14 = ( TB4_mem[1][73] & ( TB4_mem_used[1] ) ) # ( TB4_mem[1][73] & ( !TB4_mem_used[1] & ( CC2_saved_grant[1] ) ) ) # ( !TB4_mem[1][73] & ( !TB4_mem_used[1] & ( CC2_saved_grant[1] ) ) );


--TB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at MLABCELL_X15_Y7_N27
TB4L12 = ( WB4_read_latency_shift_reg[0] ) # ( !WB4_read_latency_shift_reg[0] & ( !TB4_mem_used[0] ) );


--TB4_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55] at FF_X15_Y7_N23
--register power-up is low

TB4_mem[1][55] = DFFEAS(TB4L15, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 at MLABCELL_X15_Y7_N21
TB4L15 = (!TB4_mem_used[1] & (TB4L13)) # (TB4_mem_used[1] & ((TB4_mem[1][55])));


--ZB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~1 at LABCELL_X16_Y7_N0
ZB1L12 = ( !FC1L1 & ( FC1L3 & ( (!FC1L2 & ((!FC1L4) # ((!EC1L11 & !ND1_W_alu_result[3])))) ) ) ) # ( !FC1L1 & ( !FC1L3 & ( !FC1L2 ) ) );


--CC3L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_valid~0 at LABCELL_X13_Y7_N39
CC3L56 = ( !GC1L1 & ( DC2L1 & ( CC3_saved_grant[1] ) ) );


--Z1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0 at LABCELL_X13_Y7_N54
Z1L2 = ( TB5_mem_used[1] & ( CC3L56 ) ) # ( !TB5_mem_used[1] & ( CC3L56 & ( (!CC3_saved_grant[0]) # (!V1L63) ) ) ) # ( TB5_mem_used[1] & ( !CC3L56 ) ) # ( !TB5_mem_used[1] & ( !CC3L56 & ( (!ZB1L12) # ((!CC3_saved_grant[0]) # ((!V1L63) # (!V1L69))) ) ) );


--CC3L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~0 at LABCELL_X4_Y9_N36
CC3L24 = ( CC3_saved_grant[0] & ( ND1_d_writedata[0] ) );


--CC3_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[38] at LABCELL_X9_Y8_N30
CC3_src_data[38] = ( ND1_F_pc[0] & ( ((CC3_saved_grant[0] & ND1_W_alu_result[2])) # (CC3_saved_grant[1]) ) ) # ( !ND1_F_pc[0] & ( (CC3_saved_grant[0] & ND1_W_alu_result[2]) ) );


--CC3_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[39] at LABCELL_X9_Y8_N0
CC3_src_data[39] = ( CC3_saved_grant[0] & ( ((CC3_saved_grant[1] & ND1_F_pc[1])) # (ND1_W_alu_result[3]) ) ) # ( !CC3_saved_grant[0] & ( (CC3_saved_grant[1] & ND1_F_pc[1]) ) );


--CC3_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[40] at LABCELL_X9_Y8_N48
CC3_src_data[40] = ( ND1_W_alu_result[4] & ( ((ND1_F_pc[2] & CC3_saved_grant[1])) # (CC3_saved_grant[0]) ) ) # ( !ND1_W_alu_result[4] & ( (ND1_F_pc[2] & CC3_saved_grant[1]) ) );


--CC3_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[41] at LABCELL_X9_Y8_N24
CC3_src_data[41] = ( CC3_saved_grant[0] & ( ((ND1_F_pc[3] & CC3_saved_grant[1])) # (ND1_W_alu_result[5]) ) ) # ( !CC3_saved_grant[0] & ( (ND1_F_pc[3] & CC3_saved_grant[1]) ) );


--CC3_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[42] at LABCELL_X9_Y10_N54
CC3_src_data[42] = ( CC3_saved_grant[0] & ( ((CC3_saved_grant[1] & ND1_F_pc[4])) # (ND1_W_alu_result[6]) ) ) # ( !CC3_saved_grant[0] & ( (CC3_saved_grant[1] & ND1_F_pc[4]) ) );


--CC3_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[43] at LABCELL_X13_Y9_N21
CC3_src_data[43] = (!ND1_F_pc[5] & (ND1_W_alu_result[7] & ((CC3_saved_grant[0])))) # (ND1_F_pc[5] & (((ND1_W_alu_result[7] & CC3_saved_grant[0])) # (CC3_saved_grant[1])));


--CC3_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[44] at LABCELL_X13_Y9_N57
CC3_src_data[44] = ( CC3_saved_grant[1] & ( ((ND1_W_alu_result[8] & CC3_saved_grant[0])) # (ND1L662Q) ) ) # ( !CC3_saved_grant[1] & ( (ND1_W_alu_result[8] & CC3_saved_grant[0]) ) );


--CC3_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[45] at LABCELL_X13_Y9_N12
CC3_src_data[45] = ( ND1_W_alu_result[9] & ( ((CC3_saved_grant[1] & ND1_F_pc[7])) # (CC3_saved_grant[0]) ) ) # ( !ND1_W_alu_result[9] & ( (CC3_saved_grant[1] & ND1_F_pc[7]) ) );


--CC3_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[46] at LABCELL_X9_Y10_N51
CC3_src_data[46] = ( CC3_saved_grant[1] & ( ND1L665Q ) ) # ( !CC3_saved_grant[1] & ( ND1L665Q & ( (CC3_saved_grant[0] & ND1_W_alu_result[10]) ) ) ) # ( CC3_saved_grant[1] & ( !ND1L665Q & ( (CC3_saved_grant[0] & ND1_W_alu_result[10]) ) ) ) # ( !CC3_saved_grant[1] & ( !ND1L665Q & ( (CC3_saved_grant[0] & ND1_W_alu_result[10]) ) ) );


--CC3_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[47] at LABCELL_X7_Y11_N27
CC3_src_data[47] = ( CC3_saved_grant[1] & ( ((ND1_W_alu_result[11] & CC3_saved_grant[0])) # (ND1_F_pc[9]) ) ) # ( !CC3_saved_grant[1] & ( (ND1_W_alu_result[11] & CC3_saved_grant[0]) ) );


--CC3_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[48] at LABCELL_X9_Y10_N45
CC3_src_data[48] = ( CC3_saved_grant[1] & ( ND1_W_alu_result[12] & ( (CC3_saved_grant[0]) # (ND1_F_pc[10]) ) ) ) # ( !CC3_saved_grant[1] & ( ND1_W_alu_result[12] & ( CC3_saved_grant[0] ) ) ) # ( CC3_saved_grant[1] & ( !ND1_W_alu_result[12] & ( ND1_F_pc[10] ) ) );


--CC3_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[49] at LABCELL_X9_Y10_N36
CC3_src_data[49] = ( CC3_saved_grant[0] & ( ((CC3_saved_grant[1] & ND1_F_pc[11])) # (ND1_W_alu_result[13]) ) ) # ( !CC3_saved_grant[0] & ( (CC3_saved_grant[1] & ND1_F_pc[11]) ) );


--CC3_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[32] at LABCELL_X10_Y7_N33
CC3_src_data[32] = ( CC3_saved_grant[1] ) # ( !CC3_saved_grant[1] & ( (CC3_saved_grant[0] & ND1_d_byteenable[0]) ) );


--TB5L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at LABCELL_X12_Y7_N57
TB5L13 = ( ND1_i_read & ( (EC1L11 & CC3_saved_grant[0]) ) ) # ( !ND1_i_read & ( (!EC1L11 & (!EC2_read_accepted & ((CC3_saved_grant[1])))) # (EC1L11 & (((!EC2_read_accepted & CC3_saved_grant[1])) # (CC3_saved_grant[0]))) ) );


--SB5L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|local_read~0 at LABCELL_X13_Y7_N24
SB5L1 = ( CC3L56 & ( TB5L13 ) ) # ( !CC3L56 & ( (V1L69 & (CC3_saved_grant[0] & (ZB1L12 & TB5L13))) ) );


--WB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X12_Y7_N33
WB5L3 = ( ZB1L6 & ( SB5L1 ) );


--TB5_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73] at FF_X12_Y7_N2
--register power-up is low

TB5_mem[1][73] = DFFEAS(TB5L14, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at LABCELL_X12_Y7_N0
TB5L14 = ( TB5_mem_used[1] & ( TB5_mem[1][73] ) ) # ( !TB5_mem_used[1] & ( CC3_saved_grant[1] ) );


--TB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X12_Y7_N8
--register power-up is low

TB5_mem_used[0] = DFFEAS(TB5L9, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB5L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X12_Y7_N3
TB5L11 = ( WB5_read_latency_shift_reg[0] ) # ( !WB5_read_latency_shift_reg[0] & ( !TB5_mem_used[0] ) );


--TB5_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55] at FF_X12_Y7_N56
--register power-up is low

TB5_mem[1][55] = DFFEAS(TB5L15, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2 at LABCELL_X12_Y7_N54
TB5L15 = ( TB5_mem_used[1] & ( TB5_mem[1][55] ) ) # ( !TB5_mem_used[1] & ( TB5L13 ) );


--ND1L1049 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X12_Y8_N51
ND1L1049 = ( ND1L1050 & ( (!ND1_hbreak_enabled) # (!ND1_hbreak_pending) ) ) # ( !ND1L1050 & ( (!ND1_hbreak_enabled & ND1_hbreak_pending) ) );


--JE1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X1_Y6_N25
--register power-up is low

JE1_jdo[21] = DFFEAS(JE1L35, GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe,  ,  ,  ,  );


--JE1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X1_Y5_N43
--register power-up is low

JE1_jdo[20] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[20],  ,  , VCC);


--ZD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X4_Y6_N14
--register power-up is low

ZD1_break_on_reset = DFFEAS(ZD1L2, GLOBAL(A1L23),  ,  , JE1_take_action_ocimem_a,  ,  ,  ,  );


--ME1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X9_Y6_N11
--register power-up is low

ME1_dreg[0] = DFFEAS(ME1L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ZD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at LABCELL_X4_Y6_N36
ZD1L4 = ( ZD1_jtag_break & ( JE1_jdo[20] & ( (!JE1_take_action_ocimem_a & (((!ME1_dreg[0]) # (ZD1_break_on_reset)))) # (JE1_take_action_ocimem_a & (JE1_jdo[21])) ) ) ) # ( !ZD1_jtag_break & ( JE1_jdo[20] & ( (!JE1_take_action_ocimem_a & (((ZD1_break_on_reset & ME1_dreg[0])))) # (JE1_take_action_ocimem_a & (JE1_jdo[21])) ) ) ) # ( ZD1_jtag_break & ( !JE1_jdo[20] & ( ((!ME1_dreg[0]) # (JE1_take_action_ocimem_a)) # (ZD1_break_on_reset) ) ) ) # ( !ZD1_jtag_break & ( !JE1_jdo[20] & ( (!JE1_take_action_ocimem_a & (((ZD1_break_on_reset & ME1_dreg[0])))) # (JE1_take_action_ocimem_a & (JE1_jdo[21])) ) ) );


--WD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X4_Y8_N40
--register power-up is low

WD1_oci_single_step_mode = DFFEAS(WD1L12, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L1059 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X12_Y8_N42
ND1L1059 = ( ND1_hbreak_enabled & ( WD1_oci_single_step_mode ) ) # ( !ND1_hbreak_enabled & ( (WD1_oci_single_step_mode & (!ND1L688 & ND1_wait_for_one_post_bret_inst)) ) );


--ND1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X17_Y9_N36
ND1L867 = ( ND1L1045Q & ( !ND1L572 & ( (ND1_E_valid_from_R & (!ND1L570 & (EC1L4 & !ND1L991))) ) ) ) # ( !ND1L1045Q & ( !ND1L572 & ( (ND1_E_valid_from_R & (!ND1L570 & !ND1L991)) ) ) );


--RD1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X10_Y6_N37
--register power-up is low

RD1_readdata[1] = DFFEAS(RD1L83, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--CC3L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~1 at LABCELL_X4_Y9_N45
CC3L25 = ( ND1_d_writedata[1] & ( CC3_saved_grant[0] ) );


--ND1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X9_Y5_N56
--register power-up is low

ND1_d_writedata[2] = DFFEAS(ND1L998, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC3L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~2 at LABCELL_X9_Y5_N24
CC3L26 = ( ND1_d_writedata[2] & ( CC3_saved_grant[0] ) );


--ND1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X4_Y8_N10
--register power-up is low

ND1_d_writedata[3] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[3],  ,  , VCC);


--CC3L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~3 at LABCELL_X4_Y8_N30
CC3L27 = (CC3_saved_grant[0] & ND1_d_writedata[3]);


--ND1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X4_Y7_N7
--register power-up is low

ND1_d_writedata[4] = DFFEAS(ND1L1001, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC3L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~4 at LABCELL_X4_Y7_N12
CC3L28 = ( CC3_saved_grant[0] & ( ND1_d_writedata[4] ) );


--ND1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X6_Y7_N58
--register power-up is low

ND1_d_writedata[5] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[5],  ,  , VCC);


--CC3L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~5 at MLABCELL_X6_Y7_N12
CC3L29 = ( ND1_d_writedata[5] & ( CC3_saved_grant[0] ) );


--CC3L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~6 at LABCELL_X4_Y7_N21
CC3L30 = ( CC3_saved_grant[0] & ( ND1_d_writedata[11] ) );


--CC3_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[33] at LABCELL_X10_Y7_N27
CC3_src_data[33] = ( CC3_saved_grant[0] & ( (ND1_d_byteenable[1]) # (CC3_saved_grant[1]) ) ) # ( !CC3_saved_grant[0] & ( CC3_saved_grant[1] ) );


--CC3L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~7 at LABCELL_X4_Y7_N51
CC3L31 = ( CC3_saved_grant[0] & ( ND1_d_writedata[12] ) );


--CC3L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~8 at MLABCELL_X8_Y7_N21
CC3L32 = ( CC3_saved_grant[0] & ( ND1_d_writedata[13] ) );


--CC3L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~9 at LABCELL_X4_Y7_N33
CC3L33 = ( CC3_saved_grant[0] & ( ND1_d_writedata[14] ) );


--CC3L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~10 at LABCELL_X4_Y8_N24
CC3L34 = ( ND1_d_writedata[15] & ( CC3_saved_grant[0] ) );


--CC3L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~11 at MLABCELL_X6_Y11_N18
CC3L35 = ( CC3_saved_grant[0] & ( ND1_d_writedata[16] ) );


--ND1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X10_Y7_N56
--register power-up is low

ND1_d_byteenable[2] = DFFEAS(ND1L383, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC3_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[34] at LABCELL_X10_Y7_N39
CC3_src_data[34] = ( ND1_d_byteenable[2] & ( (CC3_saved_grant[0]) # (CC3_saved_grant[1]) ) ) # ( !ND1_d_byteenable[2] & ( CC3_saved_grant[1] ) );


--ND1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X12_Y8_N55
--register power-up is low

ND1_D_valid = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1L688,  ,  , VCC);


--ND1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X12_Y9_N12
ND1L249 = ( ND1_D_iw[3] & ( (!ND1_D_iw[4] & (ND1_D_iw[0] & !ND1_D_iw[1])) ) ) # ( !ND1_D_iw[3] & ( (ND1_D_iw[0] & !ND1_D_iw[1]) ) );


--ZB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~0 at LABCELL_X16_Y7_N18
ZB1L9 = ( FC1L3 & ( (EC1L11 & (!ND1_W_alu_result[3] & (FC1L4 & V1L69))) ) );


--ZB2L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|src0_valid~1 at LABCELL_X23_Y6_N39
ZB2L11 = ( HC1L9 & ( (HC1L3 & (HC1L4 & ZB2L10)) ) );


--SB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|local_read~0 at LABCELL_X18_Y6_N24
SB3L1 = ( EC1L11 & ( ZB2L11 & ( (!CC1_saved_grant[1] & (CC1_saved_grant[0] & ((ZB1L9)))) # (CC1_saved_grant[1] & (((EC3L8)) # (CC1_saved_grant[0]))) ) ) ) # ( !EC1L11 & ( ZB2L11 & ( (CC1_saved_grant[1] & EC3L8) ) ) ) # ( EC1L11 & ( !ZB2L11 & ( (CC1_saved_grant[0] & ZB1L9) ) ) ) # ( !EC1L11 & ( !ZB2L11 & ( (CC1_saved_grant[1] & (CC1_saved_grant[0] & (EC3L8 & ZB1L9))) ) ) );


--TB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X17_Y6_N2
--register power-up is low

TB3_mem_used[0] = DFFEAS(TB3L8, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--TB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X17_Y6_N18
TB3L10 = ( TB3_mem_used[1] & ( SB3L1 & ( (!WB3_read_latency_shift_reg[0]) # (!TB3_mem_used[0]) ) ) ) # ( !TB3_mem_used[1] & ( SB3L1 & ( (WB3L9 & (!WB3_read_latency_shift_reg[0] & (TB3_mem_used[0] & WB3_av_readdata_pre[1]))) ) ) ) # ( TB3_mem_used[1] & ( !SB3L1 & ( (!WB3_read_latency_shift_reg[0]) # (!TB3_mem_used[0]) ) ) );


--XF5_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X22_Y7_N29
--register power-up is low

XF5_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , XF5_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--WB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_begintransfer~1 at LABCELL_X17_Y7_N9
WB3L2 = ( EC1_read_accepted & ( (ND1L1045Q & !EC1L14Q) ) ) # ( !EC1_read_accepted & ( ((ND1L1045Q & !EC1L14Q)) # (ND1_d_read) ) );


--WB3L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0 at LABCELL_X18_Y6_N45
WB3L17 = ( CC1_saved_grant[1] & ( (WB3_av_readdata_pre[1] & (((CC1_saved_grant[0] & WB3L2)) # (WB3L1))) ) ) # ( !CC1_saved_grant[1] & ( (WB3_av_readdata_pre[1] & (CC1_saved_grant[0] & WB3L2)) ) );


--WB3L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1 at LABCELL_X18_Y6_N12
WB3L18 = ( WB3_wait_latency_counter[1] & ( SB3L2 & ( (CC1_WideOr1 & (!TB3L11Q & (!WB3_wait_latency_counter[0] & WB3L17))) ) ) ) # ( !WB3_wait_latency_counter[1] & ( SB3L2 & ( (CC1_WideOr1 & (!TB3L11Q & (WB3_wait_latency_counter[0] & WB3L17))) ) ) ) # ( WB3_wait_latency_counter[1] & ( !SB3L2 & ( (CC1_WideOr1 & (!TB3L11Q & (!WB3_wait_latency_counter[0] & WB3L17))) ) ) );


--WB3L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2 at LABCELL_X18_Y6_N57
WB3L19 = ( CC1_WideOr1 & ( (!WB3L9 & (!TB3L11Q & (WB3L17 & !WB3_wait_latency_counter[0]))) ) );


--ZC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X18_Y6_N5
--register power-up is low

ZC1_top_priority_reg[0] = DFFEAS(ZC1L8, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  , ZC1L7,  ,  ,  ,  );


--ZC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X18_Y6_N1
--register power-up is low

ZC1_top_priority_reg[1] = DFFEAS(ZC1L2, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  , ZC1L7,  ,  ,  ,  );


--ZC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X18_Y6_N0
ZC1L2 = ( ZB2L11 & ( (ZB1L9 & !ZC1_top_priority_reg[0]) ) ) # ( !ZB2L11 & ( (ZB1L9 & ((!ZC1_top_priority_reg[0]) # (ZC1_top_priority_reg[1]))) ) );


--CC1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress at FF_X18_Y6_N43
--register power-up is low

CC1_packet_in_progress = DFFEAS(CC1L5, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|always6~0 at LABCELL_X19_Y6_N54
CC1L2 = ( !CC1_packet_in_progress & ( !CC1L12 & ( !CC1L13 ) ) );


--CC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0 at LABCELL_X18_Y6_N54
CC1L14 = ( CC1_WideOr1 & ( ((WB3L9 & (!TB3L11Q & WB3_av_readdata_pre[1]))) # (CC1L2) ) ) # ( !CC1_WideOr1 & ( CC1L2 ) );


--ZC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X18_Y6_N18
ZC1L3 = ( ZB1L9 & ( (ZC1_top_priority_reg[1] & ZB2L11) ) ) # ( !ZB1L9 & ( (ZB2L11 & ((!ZC1_top_priority_reg[0]) # (ZC1_top_priority_reg[1]))) ) );


--UE1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_stall at MLABCELL_X21_Y6_N36
UE1_E_st_stall = ( UE1_d_write & ( UE1L995 ) ) # ( !UE1_d_write & ( UE1L995 ) ) # ( UE1_d_write & ( !UE1L995 & ( (!EC3L3) # ((!ZB2L9 & (EC3L1 & ZB2L3))) ) ) );


--ZB2_WideOr0 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|WideOr0 at LABCELL_X22_Y6_N24
ZB2_WideOr0 = ( ZB2L5 & ( (!WB3L13 & (ZB2L2 & ((!ZB2L4) # (!SB7_cp_ready)))) ) ) # ( !ZB2L5 & ( (ZB2L2 & ((!ZB2L4) # (!SB7_cp_ready))) ) );


--EC3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|write_accepted~0 at MLABCELL_X21_Y6_N33
EC3L10 = ( !EC3L3 & ( ((EB2_rst1 & (UE1_d_write & !ZB2_WideOr0))) # (EC3_write_accepted) ) );


--FC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~0 at LABCELL_X16_Y7_N6
FC1L7 = ( FC1L1 & ( FC1L3 & ( (!FC1L2 & ((!FC1L4) # ((!EC1L11 & !ND1_W_alu_result[3])))) ) ) ) # ( FC1L1 & ( !FC1L3 & ( !FC1L2 ) ) );


--T1_avalon_waitrequest is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_waitrequest at LABCELL_X18_Y7_N42
T1_avalon_waitrequest = ( !T1L77 & ( !T1_WideOr0 & ( (WB2L4 & (FC1L7 & ((V1L63) # (EC1L11)))) ) ) );


--SB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|comb~1 at LABCELL_X19_Y7_N54
SB2L2 = ( WB2_read_latency_shift_reg[0] ) # ( !WB2_read_latency_shift_reg[0] & ( TB2_mem[0][76] ) );


--TB2L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X19_Y7_N6
TB2L17 = ( TB2_mem_used[1] & ( TB2_mem_used[0] & ( !SB2L2 ) ) ) # ( !TB2_mem_used[1] & ( TB2_mem_used[0] & ( (FC1L7 & (!T1_avalon_waitrequest & (!SB2L2 & WB1L35))) ) ) ) # ( TB2_mem_used[1] & ( !TB2_mem_used[0] ) );


--VB3L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|count~0 at LABCELL_X16_Y7_N51
VB3L19 = (FC1L7 & V1L69);


--VB3L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|use_reg~0 at LABCELL_X17_Y7_N18
VB3L55 = ( TB2_mem_used[1] & ( VB3_use_reg ) ) # ( !TB2_mem_used[1] & ( (!T1_avalon_waitrequest & ((!VB3_use_reg & (VB3L19)) # (VB3_use_reg & ((!VB3_count[0]))))) # (T1_avalon_waitrequest & (((VB3_use_reg)))) ) );


--ND1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X10_Y7_N59
--register power-up is low

ND1_d_byteenable[3] = DFFEAS(ND1L384, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[15]~0 at LABCELL_X18_Y7_N51
VB3L40 = ( VB3_use_reg & ( (!TB2_mem_used[1] & ((!WB2L1) # ((T1L77) # (T1_WideOr0)))) ) ) # ( !VB3_use_reg );


--ND1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~1 at LABCELL_X10_Y7_N0
ND1L382 = ( ND1L118 & ( !ND1L235 $ (!ND1L233) ) ) # ( !ND1L118 & ( ((ND1L233) # (ND1L114)) # (ND1L235) ) );


--T1L89 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[4]~0 at LABCELL_X18_Y7_N48
T1L89 = ( T1L77 ) # ( !T1L77 & ( ((!WB2L1) # (WF1_r_sync_rst)) # (T1_WideOr0) ) );


--YF1_bus_enable_d1 is Bus_Arbiter:u1|RAM_controller:u1|bus_enable_d1 at FF_X21_Y5_N7
--register power-up is low

YF1_bus_enable_d1 = DFFEAS(E1L11, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--YF1_bus_enable_d2 is Bus_Arbiter:u1|RAM_controller:u1|bus_enable_d2 at FF_X22_Y7_N17
--register power-up is low

YF1_bus_enable_d2 = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , YF1_bus_enable_d1,  ,  , VCC);


--YF1L1 is Bus_Arbiter:u1|RAM_controller:u1|ack_process~0 at LABCELL_X22_Y7_N12
YF1L1 = ( YF1_bus_enable_d1 & ( !YF1_bus_enable_d2 ) );


--E1_current_state.IDLE is Bus_Arbiter:u1|current_state.IDLE at FF_X21_Y5_N29
--register power-up is low

E1_current_state.IDLE = DFFEAS(E1L15, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--E1L16 is Bus_Arbiter:u1|Selector1~0 at MLABCELL_X21_Y5_N24
E1L16 = ( T1_bus_enable & ( ((!T2_bus_enable & !E1_current_state.IDLE)) # (E1_current_state.CPU_0) ) );


--VB3L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|count[0]~1 at LABCELL_X17_Y7_N21
VB3L18 = ( VB3_use_reg & ( !VB3_count[0] $ (((TB2_mem_used[1]) # (T1_avalon_waitrequest))) ) ) # ( !VB3_use_reg & ( ((VB3L19 & (!T1_avalon_waitrequest & !TB2_mem_used[1]))) # (VB3_count[0]) ) );


--ZB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~2 at LABCELL_X17_Y7_N48
ZB1L13 = ( V1L69 & ( (!FC1L1 & ZB1L11) ) );


--AC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at LABCELL_X7_Y11_N54
AC1L2 = ( ND1_F_pc[13] & ( DC2L1 & ( (!ND1_F_pc[10]) # (((!ND1_F_pc[9]) # (!ND1_F_pc[12])) # (ND1_F_pc[11])) ) ) ) # ( !ND1_F_pc[13] & ( DC2L1 ) );


--ZC3_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X13_Y7_N14
--register power-up is low

ZC3_top_priority_reg[0] = DFFEAS(ZC3L7, GLOBAL(A1L23), !WF1_r_sync_rst,  , ZC3L6,  ,  ,  ,  );


--ZC3_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X13_Y7_N16
--register power-up is low

ZC3_top_priority_reg[1] = DFFEAS(ZC3L2, GLOBAL(A1L23), !WF1_r_sync_rst,  , ZC3L6,  ,  ,  ,  );


--ZC3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X13_Y7_N15
ZC3L2 = ( AC1L2 & ( (ZB1L13 & !ZC3_top_priority_reg[0]) ) ) # ( !AC1L2 & ( (ZB1L13 & ((!ZC3_top_priority_reg[0]) # (ZC3_top_priority_reg[1]))) ) );


--CC3_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|packet_in_progress at FF_X13_Y7_N35
--register power-up is low

CC3_packet_in_progress = DFFEAS(CC3L3, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC3L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|update_grant~0 at LABCELL_X13_Y7_N6
CC3L57 = ( CC3_saved_grant[1] & ( (EB1_rst1 & !TB5_mem_used[1]) ) ) # ( !CC3_saved_grant[1] & ( (EB1_rst1 & (!TB5_mem_used[1] & CC3_saved_grant[0])) ) );


--CC3L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|update_grant~1 at LABCELL_X13_Y7_N42
CC3L58 = ( ZB1L12 & ( CC3L57 & ( (!CC3_packet_in_progress) # (((CC3_saved_grant[0] & V1L69)) # (CC3L56)) ) ) ) # ( !ZB1L12 & ( CC3L57 & ( (!CC3_packet_in_progress) # (CC3L56) ) ) ) # ( ZB1L12 & ( !CC3L57 & ( (!CC3_packet_in_progress & (!CC3L56 & ((!CC3_saved_grant[0]) # (!V1L69)))) ) ) ) # ( !ZB1L12 & ( !CC3L57 & ( (!CC3_packet_in_progress & !CC3L56) ) ) );


--TB5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X12_Y7_N21
TB5L12 = ( TB5_mem_used[1] & ( WB5_read_latency_shift_reg[0] & ( !TB5_mem_used[0] ) ) ) # ( TB5_mem_used[1] & ( !WB5_read_latency_shift_reg[0] ) ) # ( !TB5_mem_used[1] & ( !WB5_read_latency_shift_reg[0] & ( (EB1_rst1 & (SB5L1 & TB5_mem_used[0])) ) ) );


--WB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge0_avalon_slave_translator|read_latency_shift_reg~1 at LABCELL_X18_Y7_N3
WB2L5 = ( FC1L1 & ( (WB2L4 & ZB1L11) ) );


--WB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge0_avalon_slave_translator|read_latency_shift_reg~2 at LABCELL_X19_Y7_N24
WB2L6 = ( !T1_WideOr0 & ( (WB2L5 & (EC1L11 & !T1_avalon_waitrequest)) ) );


--TB2_mem[1][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[1][76] at FF_X18_Y7_N59
--register power-up is low

TB2_mem[1][76] = DFFEAS(TB2L19, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem~0 at LABCELL_X18_Y7_N57
TB2L19 = ( TB2_mem[1][76] & ( TB2_mem_used[1] ) ) # ( !TB2_mem[1][76] & ( TB2_mem_used[1] & ( (WB2L5 & (T1_WideOr0 & EC1L11)) ) ) ) # ( TB2_mem[1][76] & ( !TB2_mem_used[1] & ( (WB2L5 & (T1_WideOr0 & EC1L11)) ) ) ) # ( !TB2_mem[1][76] & ( !TB2_mem_used[1] & ( (WB2L5 & (T1_WideOr0 & EC1L11)) ) ) );


--TB2L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X19_Y7_N57
TB2L18 = ( TB2_mem_used[0] & ( SB2L2 ) ) # ( !TB2_mem_used[0] );


--TB2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X19_Y7_N12
TB2L15 = ( TB2_mem_used[0] & ( EC1L11 & ( (!SB2L2) # (((!T1_avalon_waitrequest & WB2L5)) # (TB2_mem_used[1])) ) ) ) # ( !TB2_mem_used[0] & ( EC1L11 & ( (!T1_avalon_waitrequest & WB2L5) ) ) ) # ( TB2_mem_used[0] & ( !EC1L11 & ( (!SB2L2) # (TB2_mem_used[1]) ) ) );


--TB2_mem[1][77] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[1][77] at FF_X17_Y7_N56
--register power-up is low

TB2_mem[1][77] = DFFEAS(TB2L20, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3_endofpacket_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|endofpacket_reg at FF_X17_Y7_N58
--register power-up is low

VB3_endofpacket_reg = DFFEAS(VB3L42, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem~1 at LABCELL_X17_Y7_N54
TB2L20 = ( VB3_endofpacket_reg & ( (!TB2_mem_used[1] & (VB3_use_reg & (VB3_count[0]))) # (TB2_mem_used[1] & (((TB2_mem[1][77])))) ) ) # ( !VB3_endofpacket_reg & ( (TB2_mem_used[1] & TB2_mem[1][77]) ) );


--TB2_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[1][74] at FF_X18_Y9_N32
--register power-up is low

TB2_mem[1][74] = DFFEAS(TB2L21, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem~2 at LABCELL_X18_Y9_N30
TB2L21 = ( TB2_mem[1][74] ) # ( !TB2_mem[1][74] & ( !TB2_mem_used[1] ) );


--TB2_mem[1][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[1][19] at FF_X18_Y9_N38
--register power-up is low

TB2_mem[1][19] = DFFEAS(TB2L22, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[19]~0 at LABCELL_X18_Y9_N48
VB3L44 = ( VB3_use_reg & ( VB3_address_reg[1] ) );


--TB2L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem~3 at LABCELL_X18_Y9_N36
TB2L22 = ( TB2_mem[1][19] & ( VB3L44 ) ) # ( !TB2_mem[1][19] & ( VB3L44 & ( !TB2_mem_used[1] ) ) ) # ( TB2_mem[1][19] & ( !VB3L44 & ( TB2_mem_used[1] ) ) );


--WB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 at LABCELL_X13_Y6_N51
WB1L36 = ( FC1L5 & ( !TB1_mem_used[1] & ( (V1_av_waitrequest & WB1L35) ) ) );


--TB3L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|write~0 at LABCELL_X17_Y6_N6
TB3L13 = ( SB3L1 & ( (!TB3_mem_used[1] & (WB3_av_readdata_pre[1] & WB3L9)) ) );


--TB3_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74] at FF_X17_Y6_N26
--register power-up is low

TB3_mem[1][74] = DFFEAS(TB3L12, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--TB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 at LABCELL_X17_Y6_N24
TB3L12 = ( TB3_mem_used[1] & ( TB3_mem[1][74] ) ) # ( !TB3_mem_used[1] & ( CC1_saved_grant[1] ) );


--TB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]~1 at LABCELL_X17_Y6_N27
TB3L3 = ( TB3L12 & ( (!TB3_mem_used[0]) # ((TB3_mem[0][74]) # (WB3_read_latency_shift_reg[0])) ) ) # ( !TB3L12 & ( (TB3_mem_used[0] & (!WB3_read_latency_shift_reg[0] & TB3_mem[0][74])) ) );


--EC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X17_Y7_N36
EC1L6 = ( EC1_end_begintransfer & ( WB3L13 & ( (!EB1_rst1) # ((ZB1L2 & !ZB1L3)) ) ) ) # ( !EC1_end_begintransfer & ( WB3L13 & ( (WB3L2 & ((!EB1_rst1) # ((ZB1L2 & !ZB1L3)))) ) ) ) # ( EC1_end_begintransfer & ( !WB3L13 & ( (!EB1_rst1) # (ZB1L2) ) ) ) # ( !EC1_end_begintransfer & ( !WB3L13 & ( (WB3L2 & ((!EB1_rst1) # (ZB1L2))) ) ) );


--ND1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X7_Y10_N18
ND1L227 = ( ND1_D_iw[4] & ( ND1_D_iw[0] & ( (ND1_D_iw[1] & (!ND1_D_iw[3] & ND1_D_iw[2])) ) ) ) # ( !ND1_D_iw[4] & ( ND1_D_iw[0] & ( (ND1_D_iw[1] & ND1_D_iw[2]) ) ) );


--ND1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X17_Y9_N51
ND1L874 = ( TC1_WideOr1 & ( !ND1_av_ld_align_cycle[0] $ (!ND1_av_ld_align_cycle[1]) ) ) # ( !TC1_WideOr1 & ( (!ND1_d_read & (!ND1_av_ld_align_cycle[0] $ (!ND1_av_ld_align_cycle[1]))) ) );


--ND1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X17_Y9_N9
ND1L873 = ( !ND1_av_ld_align_cycle[0] & ( (!ND1_d_read) # (TC1_WideOr1) ) );


--ND1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at MLABCELL_X8_Y9_N12
ND1L592 = ( !ND1_D_iw[11] & ( ND1_D_iw[15] & ( (!ND1_D_iw[16] & (!ND1_D_iw[13] & (ND1_D_iw[12] & ND1_D_iw[14]))) ) ) );


--ND1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at MLABCELL_X8_Y9_N15
ND1L593 = ( !ND1_D_iw[15] & ( ND1_D_iw[11] & ( (!ND1_D_iw[16] & (!ND1_D_iw[13] & (ND1_D_iw[14] & ND1_D_iw[12]))) ) ) );


--ND1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at LABCELL_X9_Y9_N36
ND1L244 = ( !ND1_D_iw[16] & ( ND1_D_iw[12] & ( (ND1_D_iw[15] & (!ND1_D_iw[13] & ((!ND1_D_iw[14]) # (ND1_D_iw[11])))) ) ) );


--ND1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X13_Y11_N48
ND1L193 = ( !ND1_E_shift_rot_cnt[4] & ( ND1L571 ) ) # ( ND1_E_shift_rot_cnt[4] & ( !ND1L571 ) );


--ND1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X13_Y11_N21
ND1L194 = ( ND1_E_shift_rot_cnt[3] & ( ND1_E_shift_rot_cnt[0] ) ) # ( ND1_E_shift_rot_cnt[3] & ( !ND1_E_shift_rot_cnt[0] & ( (ND1_E_shift_rot_cnt[2]) # (ND1_E_shift_rot_cnt[1]) ) ) ) # ( !ND1_E_shift_rot_cnt[3] & ( !ND1_E_shift_rot_cnt[0] & ( (!ND1_E_shift_rot_cnt[1] & !ND1_E_shift_rot_cnt[2]) ) ) );


--ND1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X13_Y11_N12
ND1L195 = ( ND1_E_shift_rot_cnt[1] & ( ND1_E_shift_rot_cnt[2] ) ) # ( !ND1_E_shift_rot_cnt[1] & ( !ND1_E_shift_rot_cnt[0] $ (ND1_E_shift_rot_cnt[2]) ) );


--ND1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X13_Y11_N15
ND1L196 = !ND1_E_shift_rot_cnt[0] $ (ND1_E_shift_rot_cnt[1]);


--ND1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X6_Y11_N31
--register power-up is low

ND1_E_src2[1] = DFFEAS(ND1L760, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X6_Y11_N26
--register power-up is low

ND1_E_src2[0] = DFFEAS(ND1L759, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NF1L5 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|Mux37~0 at MLABCELL_X6_Y3_N33
NF1L5 = (!P1_irf_reg[4][0] & !P1_irf_reg[4][1]);


--DF1_monitor_error is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|monitor_error at FF_X22_Y3_N14
--register power-up is low

DF1_monitor_error = DFFEAS(DF1L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--NF1L65 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~18 at LABCELL_X4_Y3_N36
NF1L65 = ( DF1_monitor_error & ( (!HE2L3 & ((NF1L5))) # (HE2L3 & (NF1_sr[35])) ) ) # ( !DF1_monitor_error & ( (HE2L3 & NF1_sr[35]) ) );


--NF1L47 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[33]~19 at LABCELL_X4_Y3_N42
NF1L47 = ( !P1_virtual_ir_scan_reg & ( J1_splitter_nodes_receive_3[3] & ( ((R1_state[3] & ((!P1_irf_reg[4][0]) # (!P1_irf_reg[4][1])))) # (R1_state[4]) ) ) );


--NF1L66 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~20 at LABCELL_X13_Y3_N12
NF1L66 = ( NF1_sr[26] & ( ((!P1_irf_reg[4][1] & (LF1_MonDReg[24])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[24])))) # (HE2L3) ) ) # ( !NF1_sr[26] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & (LF1_MonDReg[24])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[24]))))) ) );


--NF1L43 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[30]~21 at LABCELL_X4_Y3_N54
NF1L43 = ( !P1_irf_reg[4][1] & ( (P1_irf_reg[4][0] & ((!J1_splitter_nodes_receive_3[3]) # ((!R1_state[4]) # (P1_virtual_ir_scan_reg)))) ) );


--ZB2L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|src3_valid~0 at MLABCELL_X21_Y6_N54
ZB2L12 = ( HC1L2 & ( UE1_d_read & ( (EB2_rst1 & ((!EC3_read_accepted) # ((UE1_d_write & !EC3_write_accepted)))) ) ) ) # ( HC1L2 & ( !UE1_d_read & ( (UE1_d_write & (!EC3_write_accepted & EB2_rst1)) ) ) );


--AC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_003|src0_valid~0 at LABCELL_X27_Y6_N6
AC2L1 = ( UE1_F_pc[13] & ( DC4L1 & ( (!UE1L667Q & (UE1_F_pc[10] & (UE1_F_pc[12] & !UE1_F_pc[11]))) ) ) );


--ZC4_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X30_Y3_N47
--register power-up is low

ZC4_top_priority_reg[0] = DFFEAS(ZC4L7, GLOBAL(A1L23), !WF2_r_sync_rst,  , ZC4L6,  ,  ,  ,  );


--ZC4_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X30_Y3_N43
--register power-up is low

ZC4_top_priority_reg[1] = DFFEAS(ZC4L2, GLOBAL(A1L23), !WF2_r_sync_rst,  , ZC4L6,  ,  ,  ,  );


--ZC4L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X30_Y3_N42
ZC4L2 = ( ZB2L12 & ( (!ZC4_top_priority_reg[0]) # ((!AC2L1 & ZC4_top_priority_reg[1])) ) );


--TB8L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|write~0 at MLABCELL_X25_Y4_N21
TB8L20 = (!TB8_mem_used[1] & !LF1L185Q);


--CC4_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|packet_in_progress at FF_X25_Y4_N5
--register power-up is low

CC4_packet_in_progress = DFFEAS(CC4L4, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC4L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|update_grant~0 at MLABCELL_X25_Y4_N0
CC4L56 = ( CC4_WideOr1 & ( (TB8L20 & ((CC4_saved_grant[1]) # (CC4_saved_grant[0]))) ) ) # ( !CC4_WideOr1 & ( !CC4_packet_in_progress ) );


--ZC4L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X30_Y3_N0
ZC4L3 = ( ZB2L12 & ( (ZC4_top_priority_reg[1] & AC2L1) ) ) # ( !ZB2L12 & ( (AC2L1 & ((!ZC4_top_priority_reg[0]) # (ZC4_top_priority_reg[1]))) ) );


--UE1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_exception at FF_X35_Y7_N50
--register power-up is low

UE1_R_ctrl_exception = DFFEAS(UE1L209, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L687 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_sel_nxt.01~0 at LABCELL_X30_Y6_N57
UE1L687 = (UE1_R_ctrl_break & !UE1_R_ctrl_exception);


--UE1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_cmp_result at FF_X34_Y6_N1
--register power-up is low

UE1_W_cmp_result = DFFEAS(UE1L343, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_br at FF_X30_Y7_N31
--register power-up is low

UE1_R_ctrl_br = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1L697,  ,  , VCC);


--UE1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X30_Y6_N32
--register power-up is low

UE1_R_ctrl_uncond_cti_non_br = DFFEAS(UE1L250, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_br_uncond at FF_X29_Y7_N49
--register power-up is low

UE1_R_ctrl_br_uncond = DFFEAS(UE1L579, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L689 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_sel_nxt~0 at LABCELL_X30_Y6_N36
UE1L689 = ( !UE1_R_ctrl_uncond_cti_non_br & ( (!UE1_R_ctrl_br_uncond & ((!UE1_R_ctrl_br) # (!UE1_W_cmp_result))) ) );


--UE1L688 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_sel_nxt.10~0 at LABCELL_X30_Y6_N39
UE1L688 = ( !UE1_R_ctrl_exception & ( (!UE1_R_ctrl_break & !UE1L689) ) );


--UE1L673 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[0]~0 at LABCELL_X33_Y6_N57
UE1L673 = ( UE1L58 & ( (!UE1L687 & ((UE1L2) # (UE1L688))) ) ) # ( !UE1L58 & ( (!UE1L688 & (!UE1L687 & UE1L2)) ) );


--UE1L686 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt~1 at LABCELL_X31_Y6_N0
UE1L686 = ( UE1L6 & ( UE1L688 & ( (UE1L82) # (UE1L687) ) ) ) # ( !UE1L6 & ( UE1L688 & ( (UE1L82) # (UE1L687) ) ) ) # ( UE1L6 & ( !UE1L688 ) ) # ( !UE1L6 & ( !UE1L688 & ( UE1L687 ) ) );


--UE1L675 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[2]~2 at MLABCELL_X34_Y6_N33
UE1L675 = ( UE1L688 & ( (UE1L86 & !UE1L687) ) ) # ( !UE1L688 & ( (UE1L10 & !UE1L687) ) );


--UE1L674 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[1]~3 at LABCELL_X31_Y6_N33
UE1L674 = ( UE1L14 & ( UE1L688 & ( (!UE1L687 & UE1L90) ) ) ) # ( !UE1L14 & ( UE1L688 & ( (!UE1L687 & UE1L90) ) ) ) # ( UE1L14 & ( !UE1L688 & ( !UE1L687 ) ) );


--UE1L680 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[8]~4 at LABCELL_X33_Y6_N54
UE1L680 = ( UE1L18 & ( (!UE1L687 & ((!UE1L688) # (UE1L62))) ) ) # ( !UE1L18 & ( (UE1L688 & (!UE1L687 & UE1L62)) ) );


--UE1L679 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[7]~5 at LABCELL_X31_Y6_N12
UE1L679 = ( UE1L66 & ( UE1L688 & ( !UE1L687 ) ) ) # ( UE1L66 & ( !UE1L688 & ( (!UE1L687 & UE1L22) ) ) ) # ( !UE1L66 & ( !UE1L688 & ( (!UE1L687 & UE1L22) ) ) );


--UE1L678 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[6]~6 at LABCELL_X31_Y6_N18
UE1L678 = ( !UE1L687 & ( UE1L688 & ( UE1L70 ) ) ) # ( !UE1L687 & ( !UE1L688 & ( UE1L26 ) ) );


--UE1L677 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[5]~7 at LABCELL_X33_Y6_N51
UE1L677 = ( UE1L74 & ( (!UE1L687 & ((UE1L30) # (UE1L688))) ) ) # ( !UE1L74 & ( (!UE1L688 & (!UE1L687 & UE1L30)) ) );


--UE1L676 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[4]~8 at LABCELL_X31_Y6_N24
UE1L676 = ( UE1L78 & ( UE1L688 & ( !UE1L687 ) ) ) # ( UE1L78 & ( !UE1L688 & ( (UE1L34 & !UE1L687) ) ) ) # ( !UE1L78 & ( !UE1L688 & ( (UE1L34 & !UE1L687) ) ) );


--LF1L183 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|waitrequest~0 at LABCELL_X24_Y3_N12
LF1L183 = ( LF1_jtag_ram_access & ( !XE1_address[8] ) );


--XE1_read is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|read at FF_X25_Y4_N8
--register power-up is low

XE1_read = DFFEAS(XE1L83, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X25_Y4_N44
--register power-up is low

LF1_avalon_ociram_readdata_ready = DFFEAS(LF1L124, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L184 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|waitrequest~1 at MLABCELL_X25_Y4_N45
LF1L184 = ( LF1_avalon_ociram_readdata_ready & ( (!LF1_waitrequest) # ((!XE1_write & ((!XE1_read))) # (XE1_write & (LF1L183))) ) ) # ( !LF1_avalon_ociram_readdata_ready & ( ((!XE1_write) # (!LF1_waitrequest)) # (LF1L183) ) );


--TB8L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem~0 at MLABCELL_X25_Y6_N45
TB8L16 = ( CC4_saved_grant[1] & ( (!EC4_read_accepted & ((!UE1_i_read) # ((CC4_saved_grant[0] & EC3L8)))) # (EC4_read_accepted & (CC4_saved_grant[0] & ((EC3L8)))) ) ) # ( !CC4_saved_grant[1] & ( (CC4_saved_grant[0] & EC3L8) ) );


--SB8L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|local_read~0 at MLABCELL_X25_Y4_N36
SB8L1 = ( CC4_WideOr1 & ( TB8L16 ) );


--TB8_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X25_Y4_N28
--register power-up is low

TB8_mem_used[0] = DFFEAS(TB8L12, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB8L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X25_Y4_N24
TB8L14 = ( TB8_mem_used[0] & ( (!WB8_read_latency_shift_reg[0] & (((SB8L1 & !LF1L185Q)) # (TB8_mem_used[1]))) ) ) # ( !TB8_mem_used[0] & ( TB8_mem_used[1] ) );


--UE1L1054 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|i_read_nxt~0 at LABCELL_X30_Y6_N48
UE1L1054 = ( AC6L2 & ( !UE1_W_valid ) ) # ( !AC6L2 & ( (!UE1_W_valid & ((UE1_i_read) # (AC7L2))) ) );


--CC5_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|saved_grant[1] at FF_X27_Y6_N17
--register power-up is low

CC5_saved_grant[1] = DFFEAS(ZC5L3, GLOBAL(A1L23), !WF2_r_sync_rst,  , CC5L59,  ,  ,  ,  );


--EC4L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator|read_accepted~0 at MLABCELL_X25_Y6_N0
EC4L2 = ( CC4_saved_grant[1] & ( (!JC1L1 & (!TB9_mem_used[1] & (CC5_saved_grant[1]))) # (JC1L1 & (((TB8L20)))) ) ) # ( !CC4_saved_grant[1] & ( (!TB9_mem_used[1] & (CC5_saved_grant[1] & !JC1L1)) ) );


--EC4L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator|read_accepted~1 at MLABCELL_X25_Y6_N24
EC4L3 = ( EC4_read_accepted & ( !AC6L2 & ( !AC7L2 ) ) ) # ( !EC4_read_accepted & ( !AC6L2 & ( (EC4L2 & (!AC7L2 & (EB2_rst1 & !UE1_i_read))) ) ) );


--UE1L684 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[12]~9 at LABCELL_X30_Y6_N54
UE1L684 = ( UE1L38 & ( (!UE1_R_ctrl_exception & (((!UE1L689 & !UE1L98)) # (UE1_R_ctrl_break))) ) ) # ( !UE1L38 & ( (!UE1_R_ctrl_exception & (((!UE1L98) # (UE1L689)) # (UE1_R_ctrl_break))) ) );


--UE1L681 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[9]~10 at LABCELL_X33_Y6_N48
UE1L681 = ( UE1L110 & ( (!UE1L687 & ((UE1L42) # (UE1L688))) ) ) # ( !UE1L110 & ( (!UE1L688 & (!UE1L687 & UE1L42)) ) );


--UE1L682 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[10]~11 at LABCELL_X33_Y6_N42
UE1L682 = ( UE1L46 & ( (!UE1L688) # ((UE1L106) # (UE1L687)) ) ) # ( !UE1L46 & ( ((UE1L688 & UE1L106)) # (UE1L687) ) );


--UE1L683 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[11]~12 at LABCELL_X33_Y6_N45
UE1L683 = ( UE1L50 & ( (!UE1L687 & ((!UE1L688) # (UE1L102))) ) ) # ( !UE1L50 & ( (UE1L688 & (!UE1L687 & UE1L102)) ) );


--UE1L685 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[13]~13 at LABCELL_X31_Y6_N57
UE1L685 = ( UE1L688 & ( (UE1L94) # (UE1L687) ) ) # ( !UE1L688 & ( (UE1L687) # (UE1L54) ) );


--LF1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[4] at FF_X23_Y3_N52
--register power-up is low

LF1_MonDReg[4] = DFFEAS(LF1L112, GLOBAL(A1L23),  ,  , LF1L51,  ,  ,  ,  );


--NF1L67 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~22 at LABCELL_X7_Y3_N12
NF1L67 = ( NF1_sr[6] & ( ((!P1_irf_reg[4][1] & (LF1_MonDReg[4])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[4])))) # (HE2L3) ) ) # ( !NF1_sr[6] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & (LF1_MonDReg[4])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[4]))))) ) );


--MF1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[6] at FF_X10_Y3_N2
--register power-up is low

MF1_jdo[6] = DFFEAS(MF1L16, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--XE1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[2] at FF_X24_Y3_N20
--register power-up is low

XE1_writedata[2] = DFFEAS(CC4L26, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L150 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[2]~2 at LABCELL_X24_Y3_N21
LF1L150 = ( LF1_MonDReg[2] & ( (LF1_jtag_ram_access) # (XE1_writedata[2]) ) ) # ( !LF1_MonDReg[2] & ( (XE1_writedata[2] & !LF1_jtag_ram_access) ) );


--UE1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[1] at FF_X36_Y3_N13
--register power-up is low

UE1_d_writedata[1] = DFFEAS(UE1L999, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC4L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~2 at LABCELL_X22_Y3_N15
CC4L25 = ( CC4_saved_grant[0] & ( UE1_d_writedata[1] ) );


--ME9_din_s1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X6_Y1_N56
--register power-up is low

ME9_din_s1 = DFFEAS(HE2L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ME10_din_s1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X6_Y1_N20
--register power-up is low

ME10_din_s1 = DFFEAS(ME10L2, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XF4_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X21_Y2_N16
--register power-up is low

XF4_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , XF4_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--NF1_sr[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[31] at FF_X4_Y3_N47
--register power-up is low

NF1_sr[31] = DFFEAS( , A1L5,  ,  ,  , NF1L77,  ,  , VCC);


--NF1_sr[33] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[33] at FF_X4_Y3_N41
--register power-up is low

NF1_sr[33] = DFFEAS(NF1L79, A1L5,  ,  , NF1L47,  ,  ,  ,  );


--UE1L235 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X24_Y4_N39
UE1L235 = ( !UE1_D_iw[4] & ( UE1L234 ) );


--UE1L232 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X30_Y6_N51
UE1L232 = ( !UE1_D_iw[3] & ( (UE1_D_iw[0] & ((UE1_D_iw[1]) # (UE1_D_iw[2]))) ) );


--UE1L233 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X29_Y7_N54
UE1L233 = ( UE1L232 & ( UE1_D_iw[4] ) ) # ( !UE1L232 );


--UE1L386 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_mem_byte_en~0 at LABCELL_X31_Y3_N57
UE1L386 = ( UE1L114 & ( UE1L118 & ( !UE1L233 $ (!UE1L235) ) ) ) # ( !UE1L114 & ( UE1L118 & ( !UE1L233 $ (!UE1L235) ) ) ) # ( UE1L114 & ( !UE1L118 & ( (UE1L235) # (UE1L233) ) ) ) # ( !UE1L114 & ( !UE1L118 ) );


--UE1L591 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~1 at MLABCELL_X34_Y7_N54
UE1L591 = ( !UE1_D_iw[14] & ( !UE1_D_iw[12] & ( (!UE1_D_iw[16] & (!UE1_D_iw[15] & (UE1_D_iw[11] & !UE1_D_iw[13]))) ) ) );


--UE1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_bstatus_reg at FF_X30_Y6_N43
--register power-up is low

UE1_W_bstatus_reg = DFFEAS(UE1L812, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_E_valid_from_R,  ,  ,  ,  );


--UE1L619 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal132~0 at LABCELL_X31_Y4_N30
UE1L619 = ( !UE1_D_iw[10] & ( (!UE1_D_iw[8] & (!UE1_D_iw[6] & (!UE1_D_iw[7] & !UE1_D_iw[9]))) ) );


--UE1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_wrctl_inst at FF_X30_Y6_N11
--register power-up is low

UE1_R_ctrl_wrctl_inst = DFFEAS(UE1_D_op_wrctl, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L866 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X30_Y6_N12
UE1L866 = ( UE1L619 & ( (!UE1_R_ctrl_wrctl_inst & ((UE1_W_status_reg_pie))) # (UE1_R_ctrl_wrctl_inst & (UE1L476Q)) ) ) # ( !UE1L619 & ( UE1_W_status_reg_pie ) );


--UE1L867 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X30_Y6_N24
UE1L867 = ( UE1_W_bstatus_reg & ( UE1_W_estatus_reg & ( ((UE1L575 & ((UE1L591) # (UE1L590)))) # (UE1L866) ) ) ) # ( !UE1_W_bstatus_reg & ( UE1_W_estatus_reg & ( (!UE1L575 & (((UE1L866)))) # (UE1L575 & (((!UE1L590 & UE1L866)) # (UE1L591))) ) ) ) # ( UE1_W_bstatus_reg & ( !UE1_W_estatus_reg & ( (!UE1L575 & (((UE1L866)))) # (UE1L575 & (!UE1L591 & ((UE1L866) # (UE1L590)))) ) ) ) # ( !UE1_W_bstatus_reg & ( !UE1_W_estatus_reg & ( (UE1L866 & ((!UE1L575) # ((!UE1L590 & !UE1L591)))) ) ) );


--UE1L868 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_status_reg_pie_inst_nxt~2 at LABCELL_X30_Y6_N0
UE1L868 = ( UE1L867 & ( (!UE1_R_ctrl_exception & !UE1_R_ctrl_break) ) );


--UE1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_ienable_reg[0] at FF_X31_Y4_N26
--register power-up is low

UE1_W_ienable_reg[0] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L825, UE1L476Q,  ,  , VCC);


--AF1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X22_Y3_N44
--register power-up is low

AF1_oci_ienable[0] = DFFEAS(AF1L5, GLOBAL(A1L23), !WF2_r_sync_rst,  , AF1L14,  ,  ,  ,  );


--V2_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|fifo_AE at FF_X25_Y2_N55
--register power-up is low

V2_fifo_AE = DFFEAS(V2L58, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--V2_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|ien_AE at FF_X27_Y2_N8
--register power-up is low

V2_ien_AE = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , V2L77, UE1_d_writedata[1],  ,  , VCC);


--V2_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|av_readdata[9] at LABCELL_X27_Y2_N3
V2_av_readdata[9] = (V2_ien_AE & V2_fifo_AE);


--V2_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|ien_AF at FF_X24_Y2_N22
--register power-up is low

V2_ien_AF = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , V2L77, UE1_d_writedata[0],  ,  , VCC);


--V2_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|pause_irq at FF_X23_Y2_N58
--register power-up is low

V2_pause_irq = DFFEAS(V2L81, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--V2_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|fifo_AF at FF_X23_Y2_N25
--register power-up is low

V2_fifo_AF = DFFEAS(V2L60, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--V2L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|av_readdata[8]~0 at LABCELL_X24_Y2_N27
V2L65 = ( V2_ien_AF & ( (V2_pause_irq) # (V2_fifo_AF) ) );


--UE1L828 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_ipending_reg_nxt[0]~0 at LABCELL_X31_Y4_N18
UE1L828 = ( UE1_W_ienable_reg[0] & ( (!AF1L6Q & ((V2_av_readdata[9]) # (V2L65))) ) );


--XE1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[0] at FF_X22_Y3_N49
--register power-up is low

XE1_readdata[0] = DFFEAS(XE1L79, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WB8L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|read_latency_shift_reg~0 at MLABCELL_X25_Y4_N33
WB8L42 = ( TB8L20 & ( (SB8L1 & EB2_rst1) ) );


--TB8_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][73] at FF_X27_Y4_N5
--register power-up is low

TB8_mem[1][73] = DFFEAS(TB8L17, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB8L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X27_Y4_N3
TB8L17 = ( TB8_mem[1][73] & ( TB8_mem_used[1] ) ) # ( TB8_mem[1][73] & ( !TB8_mem_used[1] & ( CC4_saved_grant[1] ) ) ) # ( !TB8_mem[1][73] & ( !TB8_mem_used[1] & ( CC4_saved_grant[1] ) ) );


--TB8L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at MLABCELL_X25_Y4_N57
TB8L15 = ( WB8_read_latency_shift_reg[0] ) # ( !WB8_read_latency_shift_reg[0] & ( !TB8_mem_used[0] ) );


--TB8_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][74] at FF_X25_Y4_N41
--register power-up is low

TB8_mem[1][74] = DFFEAS(TB8L18, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB8L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem~2 at MLABCELL_X25_Y4_N39
TB8L18 = ( TB8_mem_used[1] & ( TB8_mem[1][74] ) ) # ( !TB8_mem_used[1] & ( (CC4_saved_grant[0]) # (CC4_saved_grant[1]) ) );


--TB8_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][55] at FF_X25_Y4_N56
--register power-up is low

TB8_mem[1][55] = DFFEAS(TB8L19, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB8L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem~3 at MLABCELL_X25_Y4_N54
TB8L19 = ( TB8_mem_used[1] & ( TB8_mem[1][55] ) ) # ( !TB8_mem_used[1] & ( TB8L16 ) );


--ZB2L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|src4_valid~1 at LABCELL_X23_Y6_N30
ZB2L14 = ( !HC1L2 & ( HC1L3 & ( (!HC1L1 & ((!HC1L4) # ((!HC1L9 & !HC1L5)))) ) ) ) # ( !HC1L2 & ( !HC1L3 & ( !HC1L1 ) ) );


--CC5L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_valid~0 at LABCELL_X27_Y6_N0
CC5L57 = (CC5_saved_grant[1] & (DC4L1 & !JC1L1));


--AB1L2 is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|wren~0 at MLABCELL_X25_Y6_N48
AB1L2 = ( TB9L15Q & ( ZB2L10 ) ) # ( !TB9L15Q & ( ZB2L10 & ( (!CC5_saved_grant[0]) # ((!V2L63) # ((!CC5L57 & !ZB2L14))) ) ) ) # ( TB9L15Q & ( !ZB2L10 ) ) # ( !TB9L15Q & ( !ZB2L10 & ( (!CC5_saved_grant[0]) # ((!CC5L57) # (!V2L63)) ) ) );


--CC5L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~0 at LABCELL_X36_Y3_N30
CC5L25 = ( UE1_d_writedata[0] & ( CC5_saved_grant[0] ) );


--CC5_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[38] at MLABCELL_X28_Y4_N54
CC5_src_data[38] = ( UE1_W_alu_result[2] & ( CC5_saved_grant[0] ) ) # ( !UE1_W_alu_result[2] & ( CC5_saved_grant[0] & ( (CC5_saved_grant[1] & UE1L656Q) ) ) ) # ( UE1_W_alu_result[2] & ( !CC5_saved_grant[0] & ( (CC5_saved_grant[1] & UE1L656Q) ) ) ) # ( !UE1_W_alu_result[2] & ( !CC5_saved_grant[0] & ( (CC5_saved_grant[1] & UE1L656Q) ) ) );


--CC5_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[39] at MLABCELL_X28_Y4_N15
CC5_src_data[39] = ( UE1_F_pc[1] & ( CC5_saved_grant[0] & ( (CC5_saved_grant[1]) # (UE1_W_alu_result[3]) ) ) ) # ( !UE1_F_pc[1] & ( CC5_saved_grant[0] & ( UE1_W_alu_result[3] ) ) ) # ( UE1_F_pc[1] & ( !CC5_saved_grant[0] & ( CC5_saved_grant[1] ) ) );


--CC5_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[40] at MLABCELL_X28_Y4_N30
CC5_src_data[40] = ( UE1_F_pc[2] & ( ((UE1_W_alu_result[4] & CC5_saved_grant[0])) # (CC5_saved_grant[1]) ) ) # ( !UE1_F_pc[2] & ( (UE1_W_alu_result[4] & CC5_saved_grant[0]) ) );


--CC5_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[41] at MLABCELL_X28_Y4_N42
CC5_src_data[41] = ( UE1_W_alu_result[5] & ( CC5_saved_grant[1] & ( (CC5_saved_grant[0]) # (UE1_F_pc[3]) ) ) ) # ( !UE1_W_alu_result[5] & ( CC5_saved_grant[1] & ( UE1_F_pc[3] ) ) ) # ( UE1_W_alu_result[5] & ( !CC5_saved_grant[1] & ( CC5_saved_grant[0] ) ) );


--CC5_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[42] at LABCELL_X29_Y3_N9
CC5_src_data[42] = ( CC5_saved_grant[1] & ( ((UE1_W_alu_result[6] & CC5_saved_grant[0])) # (UE1_F_pc[4]) ) ) # ( !CC5_saved_grant[1] & ( (UE1_W_alu_result[6] & CC5_saved_grant[0]) ) );


--CC5_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[43] at LABCELL_X30_Y3_N27
CC5_src_data[43] = ( UE1_F_pc[5] & ( CC5_saved_grant[1] ) ) # ( !UE1_F_pc[5] & ( CC5_saved_grant[1] & ( (UE1_W_alu_result[7] & CC5_saved_grant[0]) ) ) ) # ( UE1_F_pc[5] & ( !CC5_saved_grant[1] & ( (UE1_W_alu_result[7] & CC5_saved_grant[0]) ) ) ) # ( !UE1_F_pc[5] & ( !CC5_saved_grant[1] & ( (UE1_W_alu_result[7] & CC5_saved_grant[0]) ) ) );


--CC5_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[44] at MLABCELL_X28_Y4_N0
CC5_src_data[44] = ( UE1_F_pc[6] & ( CC5_saved_grant[1] ) ) # ( !UE1_F_pc[6] & ( CC5_saved_grant[1] & ( (CC5_saved_grant[0] & UE1_W_alu_result[8]) ) ) ) # ( UE1_F_pc[6] & ( !CC5_saved_grant[1] & ( (CC5_saved_grant[0] & UE1_W_alu_result[8]) ) ) ) # ( !UE1_F_pc[6] & ( !CC5_saved_grant[1] & ( (CC5_saved_grant[0] & UE1_W_alu_result[8]) ) ) );


--CC5_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[45] at MLABCELL_X28_Y4_N24
CC5_src_data[45] = ( CC5_saved_grant[1] & ( ((UE1_W_alu_result[9] & CC5_saved_grant[0])) # (UE1_F_pc[7]) ) ) # ( !CC5_saved_grant[1] & ( (UE1_W_alu_result[9] & CC5_saved_grant[0]) ) );


--CC5_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[46] at LABCELL_X30_Y3_N3
CC5_src_data[46] = ( CC5_saved_grant[1] & ( ((UE1_W_alu_result[10] & CC5_saved_grant[0])) # (UE1_F_pc[8]) ) ) # ( !CC5_saved_grant[1] & ( (UE1_W_alu_result[10] & CC5_saved_grant[0]) ) );


--CC5_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[47] at LABCELL_X30_Y3_N9
CC5_src_data[47] = ( CC5_saved_grant[1] & ( ((UE1_W_alu_result[11] & CC5_saved_grant[0])) # (UE1L667Q) ) ) # ( !CC5_saved_grant[1] & ( (UE1_W_alu_result[11] & CC5_saved_grant[0]) ) );


--CC5_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[48] at MLABCELL_X28_Y4_N21
CC5_src_data[48] = ( UE1L669Q & ( ((CC5_saved_grant[0] & UE1_W_alu_result[12])) # (CC5_saved_grant[1]) ) ) # ( !UE1L669Q & ( (CC5_saved_grant[0] & UE1_W_alu_result[12]) ) );


--CC5_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[49] at MLABCELL_X28_Y2_N51
CC5_src_data[49] = ( UE1_W_alu_result[13] & ( UE1_F_pc[11] & ( (CC5_saved_grant[0]) # (CC5_saved_grant[1]) ) ) ) # ( !UE1_W_alu_result[13] & ( UE1_F_pc[11] & ( CC5_saved_grant[1] ) ) ) # ( UE1_W_alu_result[13] & ( !UE1_F_pc[11] & ( CC5_saved_grant[0] ) ) );


--CC5_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[32] at LABCELL_X31_Y3_N30
CC5_src_data[32] = ( CC5_saved_grant[1] ) # ( !CC5_saved_grant[1] & ( (CC5_saved_grant[0] & UE1_d_byteenable[0]) ) );


--CC5_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|WideOr1 at MLABCELL_X25_Y6_N54
CC5_WideOr1 = ( ZB2L10 & ( (!CC5L57 & ((!CC5_saved_grant[0]) # (!ZB2L14))) ) ) # ( !ZB2L10 & ( !CC5L57 ) );


--TB9L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~0 at MLABCELL_X25_Y6_N15
TB9L16 = ( UE1_i_read & ( (CC5_saved_grant[0] & EC3L8) ) ) # ( !UE1_i_read & ( (!EC4_read_accepted & (((CC5_saved_grant[0] & EC3L8)) # (CC5_saved_grant[1]))) # (EC4_read_accepted & (CC5_saved_grant[0] & ((EC3L8)))) ) );


--WB9L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~0 at LABCELL_X27_Y6_N45
WB9L4 = (EB2_rst1 & !TB9L15Q);


--WB9L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~1 at MLABCELL_X25_Y6_N21
WB9L5 = ( WB9L4 & ( (!CC5_WideOr1 & TB9L16) ) );


--TB9_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][73] at FF_X24_Y5_N50
--register power-up is low

TB9_mem[1][73] = DFFEAS(TB9L17, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB9L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~1 at LABCELL_X24_Y5_N48
TB9L17 = ( TB9L15Q & ( TB9_mem[1][73] ) ) # ( !TB9L15Q & ( CC5_saved_grant[1] ) );


--TB9_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0] at FF_X25_Y6_N32
--register power-up is low

TB9_mem_used[0] = DFFEAS(TB9L11, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB9L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X25_Y6_N57
TB9L13 = (!TB9_mem_used[0]) # (WB9L3Q);


--TB9_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][74] at FF_X25_Y6_N5
--register power-up is low

TB9_mem[1][74] = DFFEAS(TB9L18, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB9L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~2 at MLABCELL_X25_Y6_N3
TB9L18 = ( CC5_saved_grant[0] & ( (!TB9_mem_used[1]) # (TB9_mem[1][74]) ) ) # ( !CC5_saved_grant[0] & ( (!TB9_mem_used[1] & (CC5_saved_grant[1])) # (TB9_mem_used[1] & ((TB9_mem[1][74]))) ) );


--TB9_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][55] at FF_X25_Y6_N14
--register power-up is low

TB9_mem[1][55] = DFFEAS(TB9L19, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB9L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~3 at MLABCELL_X25_Y6_N12
TB9L19 = ( TB9L16 & ( (!TB9_mem_used[1]) # (TB9_mem[1][55]) ) ) # ( !TB9L16 & ( (TB9_mem_used[1] & TB9_mem[1][55]) ) );


--UE1L1051 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X22_Y3_N9
UE1L1051 = ( UE1L1052 & ( (!UE1L1049Q) # (!UE1_hbreak_pending) ) ) # ( !UE1L1052 & ( (!UE1L1049Q & UE1_hbreak_pending) ) );


--MF1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[21] at FF_X13_Y3_N35
--register power-up is low

MF1_jdo[21] = DFFEAS(MF1L41, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--MF1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[20] at FF_X13_Y3_N38
--register power-up is low

MF1_jdo[20] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[20],  ,  , VCC);


--DF1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|break_on_reset at FF_X18_Y4_N35
--register power-up is low

DF1_break_on_reset = DFFEAS(DF1L2, GLOBAL(A1L23),  ,  , MF1_take_action_ocimem_a,  ,  ,  ,  );


--ME6_dreg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X18_Y5_N50
--register power-up is low

ME6_dreg[0] = DFFEAS(ME6L5, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--DF1L4 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|jtag_break~0 at LABCELL_X18_Y4_N39
DF1L4 = ( DF1_jtag_break & ( DF1_break_on_reset & ( ((!MF1_take_action_ocimem_a) # (!MF1_jdo[20])) # (MF1_jdo[21]) ) ) ) # ( !DF1_jtag_break & ( DF1_break_on_reset & ( (!MF1_take_action_ocimem_a & ((ME6_dreg[0]))) # (MF1_take_action_ocimem_a & (MF1_jdo[21])) ) ) ) # ( DF1_jtag_break & ( !DF1_break_on_reset & ( (!MF1_take_action_ocimem_a & (((!ME6_dreg[0])))) # (MF1_take_action_ocimem_a & (((!MF1_jdo[20])) # (MF1_jdo[21]))) ) ) ) # ( !DF1_jtag_break & ( !DF1_break_on_reset & ( (MF1_jdo[21] & MF1_take_action_ocimem_a) ) ) );


--AF1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X22_Y3_N19
--register power-up is low

AF1_oci_single_step_mode = DFFEAS(AF1L13, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L1061 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X22_Y3_N6
UE1L1061 = ( UE1L690 & ( (UE1L1049Q & AF1_oci_single_step_mode) ) ) # ( !UE1L690 & ( (AF1_oci_single_step_mode & ((UE1_wait_for_one_post_bret_inst) # (UE1L1049Q))) ) );


--UE1L870 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_valid~0 at MLABCELL_X28_Y6_N48
UE1L870 = ( !UE1L995 & ( UE1L572 & ( (UE1_E_valid_from_R & ((!UE1_d_write) # ((!EC3L2 & EC3L3)))) ) ) );


--XE1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[1] at FF_X22_Y3_N37
--register power-up is low

XE1_readdata[1] = DFFEAS(XE1L80, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--CC5L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~1 at LABCELL_X36_Y3_N42
CC5L26 = ( CC5_saved_grant[0] & ( UE1_d_writedata[1] ) );


--UE1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[2] at FF_X27_Y3_N16
--register power-up is low

UE1_d_writedata[2] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[2],  ,  , VCC);


--CC5L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~2 at LABCELL_X27_Y2_N27
CC5L27 = ( UE1_d_writedata[2] & ( CC5_saved_grant[0] ) );


--UE1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[3] at FF_X34_Y3_N13
--register power-up is low

UE1_d_writedata[3] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[3],  ,  , VCC);


--CC5L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~3 at MLABCELL_X34_Y3_N24
CC5L28 = (UE1_d_writedata[3] & CC5_saved_grant[0]);


--UE1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[4] at FF_X28_Y4_N46
--register power-up is low

UE1_d_writedata[4] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[4],  ,  , VCC);


--CC5L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~4 at LABCELL_X27_Y4_N54
CC5L29 = ( CC5_saved_grant[0] & ( UE1_d_writedata[4] ) );


--UE1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[5] at FF_X27_Y3_N23
--register power-up is low

UE1_d_writedata[5] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[5],  ,  , VCC);


--CC5L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~5 at LABCELL_X27_Y4_N27
CC5L30 = ( UE1_d_writedata[5] & ( CC5_saved_grant[0] ) );


--CC5L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~6 at MLABCELL_X28_Y3_N15
CC5L31 = ( CC5_saved_grant[0] & ( UE1_d_writedata[11] ) );


--CC5_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[33] at LABCELL_X31_Y3_N39
CC5_src_data[33] = ( CC5_saved_grant[1] & ( UE1_d_byteenable[1] ) ) # ( !CC5_saved_grant[1] & ( UE1_d_byteenable[1] & ( CC5_saved_grant[0] ) ) ) # ( CC5_saved_grant[1] & ( !UE1_d_byteenable[1] ) );


--CC5L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~7 at LABCELL_X30_Y3_N39
CC5L32 = ( UE1_d_writedata[12] & ( CC5_saved_grant[0] ) );


--CC5L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~8 at MLABCELL_X28_Y3_N18
CC5L33 = ( UE1_d_writedata[13] & ( CC5_saved_grant[0] ) );


--CC5L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~9 at MLABCELL_X28_Y4_N18
CC5L34 = ( UE1_d_writedata[14] & ( CC5_saved_grant[0] ) );


--CC5L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~10 at MLABCELL_X28_Y3_N21
CC5L35 = (CC5_saved_grant[0] & UE1_d_writedata[15]);


--CC5L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~11 at LABCELL_X36_Y3_N24
CC5L36 = ( UE1_d_writedata[16] & ( CC5_saved_grant[0] ) );


--UE1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_byteenable[2] at FF_X31_Y3_N19
--register power-up is low

UE1_d_byteenable[2] = DFFEAS(UE1L384, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC5_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[34] at LABCELL_X29_Y3_N33
CC5_src_data[34] = ( UE1_d_byteenable[2] & ( CC5_saved_grant[1] ) ) # ( !UE1_d_byteenable[2] & ( CC5_saved_grant[1] ) ) # ( UE1_d_byteenable[2] & ( !CC5_saved_grant[1] & ( CC5_saved_grant[0] ) ) );


--UE1_D_valid is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_valid at FF_X30_Y5_N16
--register power-up is low

UE1_D_valid = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1L690,  ,  , VCC);


--UE1L249 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_st~0 at MLABCELL_X28_Y6_N24
UE1L249 = ( UE1_D_iw[0] & ( (!UE1_D_iw[1] & ((!UE1_D_iw[4]) # (!UE1_D_iw[3]))) ) );


--SB7L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|comb~1 at LABCELL_X22_Y5_N18
SB7L2 = (TB7_mem[0][76]) # (WB7_read_latency_shift_reg[0]);


--TB7L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X22_Y5_N6
TB7L17 = ( TB7_mem_used[0] & ( SB7L2 ) ) # ( !TB7_mem_used[0] );


--TB7L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X22_Y5_N0
TB7L18 = ( EB2_rst1 & ( (HC1L10 & !TB7L17) ) );


--TB7L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X22_Y5_N42
TB7L19 = ( TB7_mem_used[1] & ( WB7L1 & ( (!SB7L1) # ((EC3L8 & (TB7L18 & !T2L72))) ) ) ) # ( !TB7_mem_used[1] & ( WB7L1 & ( (EC3L8 & (TB7L18 & !T2L72)) ) ) ) # ( TB7_mem_used[1] & ( !WB7L1 & ( (!SB7L1) # ((EC3L8 & TB7L18)) ) ) ) # ( !TB7_mem_used[1] & ( !WB7L1 & ( (EC3L8 & TB7L18) ) ) );


--VB4L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|count~0 at LABCELL_X24_Y6_N0
VB4L20 = (HC1L10 & ZB2L10);


--VB4L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|use_reg~0 at LABCELL_X24_Y6_N21
VB4L54 = ( VB4L20 & ( T2L72 & ( (!WB7L1 & ((!VB4_use_reg & ((!TB7_mem_used[1]))) # (VB4_use_reg & ((!VB4_count[0]) # (TB7_mem_used[1]))))) # (WB7L1 & (VB4_use_reg)) ) ) ) # ( !VB4L20 & ( T2L72 & ( (VB4_use_reg & (((!VB4_count[0]) # (TB7_mem_used[1])) # (WB7L1))) ) ) ) # ( VB4L20 & ( !T2L72 & ( (!VB4_use_reg & ((!TB7_mem_used[1]))) # (VB4_use_reg & ((!VB4_count[0]) # (TB7_mem_used[1]))) ) ) ) # ( !VB4L20 & ( !T2L72 & ( (VB4_use_reg & ((!VB4_count[0]) # (TB7_mem_used[1]))) ) ) );


--UE1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_byteenable[3] at FF_X31_Y3_N22
--register power-up is low

UE1_d_byteenable[3] = DFFEAS(UE1L385, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|byteen_reg[0]~0 at LABCELL_X24_Y6_N27
VB4L15 = ( TB7_mem_used[1] & ( !VB4_use_reg ) ) # ( !TB7_mem_used[1] & ( (!T2L72) # ((!VB4_use_reg) # (!WB7L1)) ) );


--UE1L383 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_mem_byte_en[1]~1 at LABCELL_X31_Y3_N12
UE1L383 = ( UE1L233 & ( UE1L118 & ( !UE1L235 ) ) ) # ( !UE1L233 & ( UE1L118 & ( UE1L235 ) ) ) # ( UE1L233 & ( !UE1L118 ) ) # ( !UE1L233 & ( !UE1L118 & ( (UE1L235) # (UE1L114) ) ) );


--T2L86 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[6]~0 at LABCELL_X22_Y7_N24
T2L86 = ( V2L63 & ( EC3L8 & ( (((!WB7L4) # (T2L71)) # (WF2_r_sync_rst)) # (T2_WideOr0) ) ) ) # ( !V2L63 & ( EC3L8 & ( (((!WB7L4) # (T2L71)) # (WF2_r_sync_rst)) # (T2_WideOr0) ) ) ) # ( V2L63 & ( !EC3L8 & ( (((!WB7L4) # (T2L71)) # (WF2_r_sync_rst)) # (T2_WideOr0) ) ) ) # ( !V2L63 & ( !EC3L8 ) );


--VB4L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|count[0]~1 at LABCELL_X24_Y6_N6
VB4L19 = ( VB4_count[0] & ( TB7_mem_used[1] ) ) # ( VB4_count[0] & ( !TB7_mem_used[1] & ( (!VB4_use_reg) # ((T2L72 & WB7L1)) ) ) ) # ( !VB4_count[0] & ( !TB7_mem_used[1] & ( (!VB4L20 & (VB4_use_reg & ((!T2L72) # (!WB7L1)))) # (VB4L20 & ((!T2L72) # ((!WB7L1)))) ) ) );


--TB9L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~1 at MLABCELL_X25_Y6_N36
TB9L14 = ( TB9_mem_used[1] & ( TB9_mem_used[0] & ( !WB9_read_latency_shift_reg[0] ) ) ) # ( !TB9_mem_used[1] & ( TB9_mem_used[0] & ( (EB2_rst1 & (TB9L16 & (!CC5_WideOr1 & !WB9_read_latency_shift_reg[0]))) ) ) ) # ( TB9_mem_used[1] & ( !TB9_mem_used[0] ) );


--ZB2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|src4_valid~2 at LABCELL_X24_Y6_N15
ZB2L15 = ( !ZB2L13 & ( (!HC1L1 & (ZB2L10 & !HC1L2)) ) );


--AC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_003|src1_valid~0 at LABCELL_X27_Y6_N48
AC2L2 = ( UE1_F_pc[13] & ( DC4L1 & ( ((!UE1_F_pc[10]) # ((!UE1_F_pc[12]) # (UE1_F_pc[11]))) # (UE1L667Q) ) ) ) # ( !UE1_F_pc[13] & ( DC4L1 ) );


--ZC5_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X27_Y6_N23
--register power-up is low

ZC5_top_priority_reg[0] = DFFEAS(ZC5L7, GLOBAL(A1L23), !WF2_r_sync_rst,  , ZC5L6,  ,  ,  ,  );


--ZC5_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X27_Y6_N19
--register power-up is low

ZC5_top_priority_reg[1] = DFFEAS(ZC5L2, GLOBAL(A1L23), !WF2_r_sync_rst,  , ZC5L6,  ,  ,  ,  );


--ZC5L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X27_Y6_N18
ZC5L2 = ( AC2L2 & ( (!ZC5_top_priority_reg[0] & ZB2L15) ) ) # ( !AC2L2 & ( (ZB2L15 & ((!ZC5_top_priority_reg[0]) # (ZC5_top_priority_reg[1]))) ) );


--CC5_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|packet_in_progress at FF_X27_Y6_N44
--register power-up is low

CC5_packet_in_progress = DFFEAS(CC5L4, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC5L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|update_grant~0 at LABCELL_X27_Y6_N3
CC5L58 = ( CC5_saved_grant[0] & ( (!TB9L15Q & EB2_rst1) ) ) # ( !CC5_saved_grant[0] & ( (CC5_saved_grant[1] & (!TB9L15Q & EB2_rst1)) ) );


--CC5L59 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|update_grant~1 at LABCELL_X27_Y6_N36
CC5L59 = ( CC5L57 & ( CC5_packet_in_progress & ( CC5L58 ) ) ) # ( !CC5L57 & ( CC5_packet_in_progress & ( (CC5L58 & (ZB2L14 & (ZB2L10 & CC5_saved_grant[0]))) ) ) ) # ( CC5L57 & ( !CC5_packet_in_progress & ( CC5L58 ) ) ) # ( !CC5L57 & ( !CC5_packet_in_progress & ( ((!ZB2L14) # ((!ZB2L10) # (!CC5_saved_grant[0]))) # (CC5L58) ) ) );


--EC3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|end_begintransfer~0 at MLABCELL_X21_Y6_N12
EC3L5 = ( EC3_end_begintransfer & ( WB3L1 & ( (!EB2_rst1) # ((!ZB2L9 & ZB2L3)) ) ) ) # ( !EC3_end_begintransfer & ( WB3L1 & ( (!EB2_rst1) # ((!ZB2L9 & ZB2L3)) ) ) ) # ( EC3_end_begintransfer & ( !WB3L1 & ( (!EB2_rst1) # ((!ZB2L9 & ZB2L3)) ) ) );


--WB7L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge1_avalon_slave_translator|read_latency_shift_reg~1 at LABCELL_X22_Y5_N15
WB7L5 = ( T2L71 & ( (EC3L8 & (WB7L4 & !T2_WideOr0)) ) );


--TB7_mem[1][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[1][76] at FF_X22_Y5_N5
--register power-up is low

TB7_mem[1][76] = DFFEAS(TB7L20, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB7L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem~0 at LABCELL_X22_Y5_N3
TB7L20 = ( EC3L8 & ( (!T2_WideOr0 & (TB7_mem_used[1] & ((TB7_mem[1][76])))) # (T2_WideOr0 & (((TB7_mem_used[1] & TB7_mem[1][76])) # (WB7L4))) ) ) # ( !EC3L8 & ( (TB7_mem_used[1] & TB7_mem[1][76]) ) );


--TB7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X22_Y5_N9
TB7L14 = (TB7_mem_used[0] & ((!SB7L2) # (TB7_mem_used[1])));


--TB7L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X22_Y5_N12
TB7L15 = ( WB7L1 & ( ((EC3L8 & (WB7L4 & !T2L72))) # (TB7L14) ) ) # ( !WB7L1 & ( ((EC3L8 & WB7L4)) # (TB7L14) ) );


--TB7_mem[1][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[1][19] at FF_X22_Y5_N56
--register power-up is low

TB7_mem[1][19] = DFFEAS(TB7L21, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[19]~0 at LABCELL_X23_Y7_N0
VB4L43 = ( VB4_address_reg[1] & ( VB4_use_reg ) );


--TB7L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem~1 at LABCELL_X22_Y5_N54
TB7L21 = (!TB7_mem_used[1] & (VB4L43)) # (TB7_mem_used[1] & ((TB7_mem[1][19])));


--TB7_mem[1][77] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[1][77] at FF_X24_Y6_N44
--register power-up is low

TB7_mem[1][77] = DFFEAS(TB7L22, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4_endofpacket_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|endofpacket_reg at FF_X24_Y6_N46
--register power-up is low

VB4_endofpacket_reg = DFFEAS(VB4L41, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB7L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem~2 at LABCELL_X24_Y6_N42
TB7L22 = ( VB4_count[0] & ( (!TB7_mem_used[1] & (VB4_use_reg & (VB4_endofpacket_reg))) # (TB7_mem_used[1] & (((TB7_mem[1][77])))) ) ) # ( !VB4_count[0] & ( (TB7_mem_used[1] & TB7_mem[1][77]) ) );


--TB7_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[1][74] at FF_X22_Y5_N59
--register power-up is low

TB7_mem[1][74] = DFFEAS(TB7L23, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB7L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem~3 at LABCELL_X22_Y5_N57
TB7L23 = (!TB7_mem_used[1]) # (TB7_mem[1][74]);


--WB6L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg~0 at MLABCELL_X21_Y6_N27
WB6L35 = ( TB6L5 & ( (EB2_rst1 & (!TB6_mem_used[1] & HC1L6)) ) );


--UE1L227 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X31_Y7_N45
UE1L227 = ( UE1_D_iw[4] & ( (UE1_D_iw[1] & (UE1_D_iw[2] & (UE1_D_iw[0] & !UE1_D_iw[3]))) ) ) # ( !UE1_D_iw[4] & ( (UE1_D_iw[1] & (UE1_D_iw[2] & UE1_D_iw[0])) ) );


--UE1L880 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_aligning_data_nxt~1 at MLABCELL_X28_Y6_N3
UE1L880 = ( UE1_d_read & ( (!UE1_av_ld_aligning_data & (!UE1L236 & ((!TC2_WideOr1)))) # (UE1_av_ld_aligning_data & (((!UE1L879)))) ) ) # ( !UE1_d_read & ( (!UE1L879 & UE1_av_ld_aligning_data) ) );


--UE1L877 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at MLABCELL_X28_Y6_N6
UE1L877 = ( UE1_d_read & ( (TC2_WideOr1 & (!UE1_av_ld_align_cycle[0] $ (!UE1_av_ld_align_cycle[1]))) ) ) # ( !UE1_d_read & ( !UE1_av_ld_align_cycle[0] $ (!UE1_av_ld_align_cycle[1]) ) );


--UE1L876 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at MLABCELL_X28_Y6_N9
UE1L876 = ( UE1_d_read & ( (TC2_WideOr1 & !UE1_av_ld_align_cycle[0]) ) ) # ( !UE1_d_read & ( !UE1_av_ld_align_cycle[0] ) );


--UE1L592 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~2 at MLABCELL_X34_Y4_N18
UE1L592 = ( !UE1_D_iw[13] & ( UE1_D_iw[14] & ( (!UE1_D_iw[11] & (!UE1_D_iw[16] & (UE1_D_iw[12] & UE1_D_iw[15]))) ) ) );


--UE1L593 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~3 at LABCELL_X33_Y7_N39
UE1L593 = ( !UE1_D_iw[13] & ( UE1_D_iw[12] & ( (!UE1_D_iw[15] & (UE1_D_iw[11] & (!UE1_D_iw[16] & UE1_D_iw[14]))) ) ) );


--UE1L244 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_shift_rot~0 at MLABCELL_X34_Y4_N48
UE1L244 = ( !UE1_D_iw[13] & ( UE1_D_iw[14] & ( (UE1_D_iw[11] & (!UE1_D_iw[16] & (UE1_D_iw[12] & UE1_D_iw[15]))) ) ) ) # ( !UE1_D_iw[13] & ( !UE1_D_iw[14] & ( (!UE1_D_iw[16] & (UE1_D_iw[12] & UE1_D_iw[15])) ) ) );


--UE1L193 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add3~0 at LABCELL_X36_Y7_N39
UE1L193 = !UE1L570 $ (!UE1_E_shift_rot_cnt[4]);


--UE1L194 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add3~1 at LABCELL_X36_Y7_N33
UE1L194 = ( UE1_E_shift_rot_cnt[3] & ( UE1_E_shift_rot_cnt[0] ) ) # ( UE1_E_shift_rot_cnt[3] & ( !UE1_E_shift_rot_cnt[0] & ( (UE1_E_shift_rot_cnt[1]) # (UE1_E_shift_rot_cnt[2]) ) ) ) # ( !UE1_E_shift_rot_cnt[3] & ( !UE1_E_shift_rot_cnt[0] & ( (!UE1_E_shift_rot_cnt[2] & !UE1_E_shift_rot_cnt[1]) ) ) );


--UE1L195 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add3~2 at LABCELL_X36_Y7_N27
UE1L195 = ( UE1_E_shift_rot_cnt[2] & ( UE1_E_shift_rot_cnt[0] ) ) # ( UE1_E_shift_rot_cnt[2] & ( !UE1_E_shift_rot_cnt[0] & ( UE1_E_shift_rot_cnt[1] ) ) ) # ( !UE1_E_shift_rot_cnt[2] & ( !UE1_E_shift_rot_cnt[0] & ( !UE1_E_shift_rot_cnt[1] ) ) );


--UE1L196 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add3~3 at LABCELL_X36_Y7_N42
UE1L196 = ( UE1_E_shift_rot_cnt[1] & ( UE1_E_shift_rot_cnt[0] ) ) # ( !UE1_E_shift_rot_cnt[1] & ( !UE1_E_shift_rot_cnt[0] ) );


--UE1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[1] at FF_X33_Y5_N28
--register power-up is low

UE1_E_src2[1] = DFFEAS(UE1L765, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[0] at FF_X33_Y5_N19
--register power-up is low

UE1_E_src2[0] = DFFEAS(UE1L764, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--NB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X11_Y5_N12
NB1L3 = ( RB1_counter_reg_bit[5] & ( RB1_counter_reg_bit[3] & ( (V1_fifo_wr & (RB1_counter_reg_bit[4] & NB1_b_non_empty)) ) ) );


--NB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X11_Y5_N21
NB1L4 = ( NB1_b_full & ( NB1L3 & ( !V1L85 ) ) ) # ( !NB1_b_full & ( NB1L3 & ( (RB1_counter_reg_bit[1] & (RB1_counter_reg_bit[2] & (!V1L85 & RB1_counter_reg_bit[0]))) ) ) ) # ( NB1_b_full & ( !NB1L3 & ( !V1L85 ) ) );


--NB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X11_Y5_N27
NB1L1 = ( V1_fifo_wr & ( !V1L85 ) ) # ( !V1_fifo_wr & ( V1L85 ) );


--ND1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X8_Y10_N8
--register power-up is low

ND1_R_wr_dst_reg = DFFEAS(ND1_D_wr_dst_reg, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at MLABCELL_X8_Y10_N15
ND1_W_rf_wren = ( ND1_W_valid & ( (WF1_r_sync_rst) # (ND1_R_wr_dst_reg) ) ) # ( !ND1_W_valid & ( WF1_r_sync_rst ) );


--ND1L835 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~0 at LABCELL_X13_Y9_N30
ND1L835 = ( ND1_R_ctrl_br_cmp & ( (ND1_R_ctrl_ld & ND1_av_ld_byte0_data[7]) ) ) # ( !ND1_R_ctrl_br_cmp & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_rd_ctl_reg & (ND1_W_alu_result[7]))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte0_data[7])))) ) );


--ND1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X8_Y10_N23
--register power-up is low

ND1_R_dst_regnum[0] = DFFEAS(ND1L254, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X8_Y10_N2
--register power-up is low

ND1_R_dst_regnum[1] = DFFEAS(ND1L256, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X8_Y10_N20
--register power-up is low

ND1_R_dst_regnum[2] = DFFEAS(ND1L258, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X8_Y10_N32
--register power-up is low

ND1_R_dst_regnum[3] = DFFEAS(ND1L260, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X8_Y10_N35
--register power-up is low

ND1_R_dst_regnum[4] = DFFEAS(ND1L262, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X13_Y6_N24
TB1L3 = ( TB1_mem_used[0] & ( V1_av_waitrequest & ( ((!WB1_read_latency_shift_reg[0]) # ((WB1L35 & FC1L5))) # (TB1_mem_used[1]) ) ) ) # ( !TB1_mem_used[0] & ( V1_av_waitrequest & ( (WB1L35 & (!TB1_mem_used[1] & FC1L5)) ) ) ) # ( TB1_mem_used[0] & ( !V1_av_waitrequest & ( (!WB1_read_latency_shift_reg[0]) # (TB1_mem_used[1]) ) ) );


--ND1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at MLABCELL_X8_Y10_N39
ND1L229 = ( !ND1_D_iw[16] & ( (ND1L575 & (ND1_D_iw[13] & (!ND1_D_iw[11] & ND1_D_iw[12]))) ) );


--ND1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X6_Y9_N55
--register power-up is low

ND1_R_ctrl_shift_rot_right = DFFEAS(ND1L243, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~0 at LABCELL_X13_Y11_N45
ND1L446 = (!ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[2]))) # (ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[4]));


--ND1L300 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X12_Y10_N6
ND1L300 = ( ND1_D_iw[4] & ( (!ND1L575) # (ND1_D_iw[15]) ) ) # ( !ND1_D_iw[4] & ( (ND1_D_iw[15] & ND1L575) ) );


--ND1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at MLABCELL_X8_Y9_N30
ND1L594 = ( ND1_D_iw[14] & ( !ND1_D_iw[15] & ( (!ND1_D_iw[11] & (!ND1_D_iw[13] & (!ND1_D_iw[12] & !ND1_D_iw[16]))) ) ) );


--ND1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at LABCELL_X12_Y9_N42
ND1L576 = ( !ND1_D_iw[2] & ( ND1_D_iw[3] & ( (!ND1_D_iw[1] & (!ND1_D_iw[0] & (!ND1_D_iw[4] & ND1_D_iw[5]))) ) ) );


--ND1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at LABCELL_X7_Y9_N27
ND1L577 = ( ND1_D_iw[3] & ( !ND1_D_iw[0] & ( (!ND1_D_iw[5] & (!ND1_D_iw[1] & (!ND1_D_iw[2] & !ND1_D_iw[4]))) ) ) );


--ND1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at LABCELL_X7_Y9_N33
ND1L578 = ( !ND1_D_iw[4] & ( ND1_D_iw[3] & ( (!ND1_D_iw[5] & (ND1_D_iw[1] & (ND1_D_iw[2] & !ND1_D_iw[0]))) ) ) );


--ND1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X7_Y9_N54
ND1L579 = ( !ND1_D_iw[3] & ( !ND1_D_iw[0] & ( (!ND1_D_iw[5] & (ND1_D_iw[2] & (!ND1_D_iw[4] & ND1_D_iw[1]))) ) ) );


--ND1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at LABCELL_X7_Y9_N0
ND1L580 = ( ND1_D_iw[3] & ( !ND1_D_iw[5] & ( (ND1_D_iw[4] & (!ND1_D_iw[2] & (!ND1_D_iw[0] & !ND1_D_iw[1]))) ) ) );


--ND1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at LABCELL_X7_Y9_N18
ND1L581 = ( !ND1_D_iw[4] & ( ND1_D_iw[5] & ( (!ND1_D_iw[0] & (!ND1_D_iw[3] & (!ND1_D_iw[2] & !ND1_D_iw[1]))) ) ) );


--ND1L298 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X12_Y10_N24
ND1L298 = ( ND1L300 ) # ( !ND1L300 & ( ND1L199 ) );


--ND1L299 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X12_Y10_N15
ND1L299 = ( ND1_D_iw[14] & ( (ND1L575) # (ND1_D_iw[3]) ) ) # ( !ND1_D_iw[14] & ( (ND1_D_iw[3] & !ND1L575) ) );


--ND1L297 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X12_Y10_N27
ND1L297 = ( ND1L299 ) # ( !ND1L299 & ( ND1L199 ) );


--ND1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X11_Y9_N44
--register power-up is low

ND1_R_ctrl_retaddr = DFFEAS(ND1L238, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X11_Y9_N36
ND1L740 = ( ND1L772Q & ( ((ND1_E_valid_from_R & ND1_R_ctrl_br)) # (ND1_R_ctrl_retaddr) ) ) # ( !ND1L772Q & ( (ND1_E_valid_from_R & ND1_R_ctrl_br) ) );


--ND1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X11_Y9_N8
--register power-up is low

ND1_R_ctrl_jmp_direct = DFFEAS(ND1L226, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X11_Y9_N15
ND1L741 = ( ND1_R_ctrl_jmp_direct & ( ND1_E_valid_from_R ) );


--ND1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~2 at LABCELL_X9_Y11_N42
ND1L727 = ( ND1L740 & ( UD1_q_b[3] & ( ND1L14 ) ) ) # ( !ND1L740 & ( UD1_q_b[3] & ( (!ND1L741) # (ND1_D_iw[7]) ) ) ) # ( ND1L740 & ( !UD1_q_b[3] & ( ND1L14 ) ) ) # ( !ND1L740 & ( !UD1_q_b[3] & ( (ND1_D_iw[7] & ND1L741) ) ) );


--ND1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X7_Y9_N53
--register power-up is low

ND1_R_src2_use_imm = DFFEAS(ND1L766, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X6_Y9_N50
--register power-up is low

ND1_R_ctrl_src_imm5_shift_rot = DFFEAS(ND1L248, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at MLABCELL_X6_Y9_N33
ND1L764 = ( !ND1_R_ctrl_src_imm5_shift_rot & ( !ND1_R_src2_use_imm ) );


--ND1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X7_Y10_N25
--register power-up is low

ND1_R_ctrl_hi_imm16 = DFFEAS(ND1L219, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X11_Y9_N19
--register power-up is low

ND1_R_ctrl_force_src2_zero = DFFEAS(ND1L218, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~1 at MLABCELL_X6_Y11_N33
ND1L762 = ( ND1_D_iw[9] & ( (!ND1_R_ctrl_force_src2_zero & (!ND1_R_ctrl_hi_imm16 & ((!ND1L764) # (UD2_q_b[3])))) ) ) # ( !ND1_D_iw[9] & ( (!ND1_R_ctrl_force_src2_zero & (ND1L764 & (UD2_q_b[3] & !ND1_R_ctrl_hi_imm16))) ) );


--ND1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X11_Y9_N25
--register power-up is low

ND1_E_alu_sub = DFFEAS(ND1L341, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at MLABCELL_X8_Y9_N48
ND1L595 = ( ND1_D_iw[12] & ( !ND1_D_iw[15] & ( (ND1_D_iw[13] & (!ND1_D_iw[14] & (!ND1_D_iw[11] & ND1_D_iw[16]))) ) ) );


--ND1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at MLABCELL_X8_Y9_N45
ND1_D_op_rdctl = ( ND1L595 & ( ND1L575 ) );


--ND1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at MLABCELL_X8_Y9_N33
ND1L596 = ( ND1_D_iw[15] & ( !ND1_D_iw[14] & ( (!ND1_D_iw[11] & (!ND1_D_iw[13] & (!ND1_D_iw[16] & !ND1_D_iw[12]))) ) ) );


--ND1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at LABCELL_X9_Y9_N54
ND1L597 = ( ND1_D_iw[16] & ( !ND1_D_iw[12] & ( (ND1_D_iw[15] & (!ND1_D_iw[14] & (!ND1_D_iw[11] & !ND1_D_iw[13]))) ) ) );


--ND1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at LABCELL_X7_Y9_N9
ND1L205 = ( ND1L597 & ( ND1L575 ) ) # ( !ND1L597 & ( (ND1L575 & ((ND1L200) # (ND1L596))) ) );


--ND1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X7_Y9_N3
ND1L582 = ( ND1_D_iw[5] & ( !ND1_D_iw[3] & ( (ND1_D_iw[4] & (!ND1_D_iw[2] & (!ND1_D_iw[1] & !ND1_D_iw[0]))) ) ) );


--ND1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X7_Y9_N21
ND1L583 = ( !ND1_D_iw[5] & ( ND1_D_iw[4] & ( (!ND1_D_iw[0] & (!ND1_D_iw[3] & (!ND1_D_iw[1] & !ND1_D_iw[2]))) ) ) );


--ND1L695 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X11_Y9_N33
ND1L695 = ( ND1_D_iw[4] & ( ND1_D_iw[2] & ( (ND1_D_iw[1] & (!ND1_D_iw[0] & ((!ND1_D_iw[3]) # (!ND1_D_iw[5])))) ) ) ) # ( !ND1_D_iw[4] & ( ND1_D_iw[2] & ( (ND1_D_iw[1] & !ND1_D_iw[0]) ) ) );


--ND1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X7_Y9_N39
ND1L206 = (!ND1L583 & (!ND1L695 & !ND1L577));


--ND1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2 at LABCELL_X7_Y9_N12
ND1L207 = ( ND1L582 & ( ND1L576 ) ) # ( !ND1L582 & ( ND1L576 ) ) # ( ND1L582 & ( !ND1L576 ) ) # ( !ND1L582 & ( !ND1L576 & ( ((!ND1L206) # ((ND1L205) # (ND1L580))) # (ND1L581) ) ) );


--ND1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~1 at LABCELL_X13_Y11_N42
ND1L447 = (!ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[3]))) # (ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[5]));


--ND1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~3 at LABCELL_X9_Y11_N3
ND1L728 = ( ND1L741 & ( ND1_D_iw[8] & ( (!ND1L740) # (ND1L10) ) ) ) # ( !ND1L741 & ( ND1_D_iw[8] & ( (!ND1L740 & (UD1_q_b[4])) # (ND1L740 & ((ND1L10))) ) ) ) # ( ND1L741 & ( !ND1_D_iw[8] & ( (ND1L740 & ND1L10) ) ) ) # ( !ND1L741 & ( !ND1_D_iw[8] & ( (!ND1L740 & (UD1_q_b[4])) # (ND1L740 & ((ND1L10))) ) ) );


--ND1L763 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~2 at MLABCELL_X6_Y11_N51
ND1L763 = ( ND1_D_iw[10] & ( (!ND1_R_ctrl_force_src2_zero & (!ND1_R_ctrl_hi_imm16 & ((!ND1L764) # (UD2_q_b[4])))) ) ) # ( !ND1_D_iw[10] & ( (!ND1_R_ctrl_force_src2_zero & (ND1L764 & (UD2_q_b[4] & !ND1_R_ctrl_hi_imm16))) ) );


--ND1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~2 at LABCELL_X13_Y11_N27
ND1L448 = ( ND1_E_shift_rot_result[6] & ( (ND1_E_shift_rot_result[4]) # (ND1_R_ctrl_shift_rot_right) ) ) # ( !ND1_E_shift_rot_result[6] & ( (!ND1_R_ctrl_shift_rot_right & ND1_E_shift_rot_result[4]) ) );


--ND1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~4 at LABCELL_X9_Y11_N9
ND1L729 = ( UD1_q_b[5] & ( ND1_D_iw[9] & ( (!ND1L740) # (ND1L6) ) ) ) # ( !UD1_q_b[5] & ( ND1_D_iw[9] & ( (!ND1L740 & (ND1L741)) # (ND1L740 & ((ND1L6))) ) ) ) # ( UD1_q_b[5] & ( !ND1_D_iw[9] & ( (!ND1L740 & (!ND1L741)) # (ND1L740 & ((ND1L6))) ) ) ) # ( !UD1_q_b[5] & ( !ND1_D_iw[9] & ( (ND1L740 & ND1L6) ) ) );


--ND1L523 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~0 at MLABCELL_X6_Y9_N39
ND1L523 = ( ND1_R_ctrl_force_src2_zero & ( ND1_R_ctrl_hi_imm16 ) ) # ( !ND1_R_ctrl_force_src2_zero & ( ND1_R_ctrl_hi_imm16 ) ) # ( ND1_R_ctrl_force_src2_zero & ( !ND1_R_ctrl_hi_imm16 ) ) # ( !ND1_R_ctrl_force_src2_zero & ( !ND1_R_ctrl_hi_imm16 & ( ND1_R_ctrl_src_imm5_shift_rot ) ) );


--ND1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~3 at LABCELL_X13_Y11_N33
ND1L450 = ( ND1_E_shift_rot_result[6] & ( (!ND1_R_ctrl_shift_rot_right) # (ND1_E_shift_rot_result[8]) ) ) # ( !ND1_E_shift_rot_result[6] & ( (ND1_R_ctrl_shift_rot_right & ND1_E_shift_rot_result[8]) ) );


--ND1L731 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~5 at LABCELL_X4_Y11_N51
ND1L731 = ( ND1_D_iw[11] & ( UD1_q_b[7] & ( (!ND1L740) # (ND1L30) ) ) ) # ( !ND1_D_iw[11] & ( UD1_q_b[7] & ( (!ND1L740 & (!ND1L741)) # (ND1L740 & ((ND1L30))) ) ) ) # ( ND1_D_iw[11] & ( !UD1_q_b[7] & ( (!ND1L740 & (ND1L741)) # (ND1L740 & ((ND1L30))) ) ) ) # ( !ND1_D_iw[11] & ( !UD1_q_b[7] & ( (ND1L30 & ND1L740) ) ) );


--ND1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~4 at LABCELL_X13_Y11_N30
ND1L451 = ( ND1_E_shift_rot_result[7] & ( (!ND1_R_ctrl_shift_rot_right) # (ND1L410Q) ) ) # ( !ND1_E_shift_rot_result[7] & ( (ND1_R_ctrl_shift_rot_right & ND1L410Q) ) );


--ND1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~6 at LABCELL_X4_Y11_N30
ND1L732 = ( ND1_D_iw[12] & ( (!ND1L740 & (((UD1_q_b[8])) # (ND1L741))) # (ND1L740 & (((ND1L26)))) ) ) # ( !ND1_D_iw[12] & ( (!ND1L740 & (!ND1L741 & (UD1_q_b[8]))) # (ND1L740 & (((ND1L26)))) ) );


--ND1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~5 at LABCELL_X13_Y11_N3
ND1L452 = ( ND1_E_shift_rot_result[8] & ( (!ND1_R_ctrl_shift_rot_right) # (ND1_E_shift_rot_result[10]) ) ) # ( !ND1_E_shift_rot_result[8] & ( (ND1_E_shift_rot_result[10] & ND1_R_ctrl_shift_rot_right) ) );


--ND1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~7 at LABCELL_X9_Y11_N39
ND1L733 = ( ND1L22 & ( UD1_q_b[9] & ( ((!ND1L741) # (ND1L740)) # (ND1_D_iw[13]) ) ) ) # ( !ND1L22 & ( UD1_q_b[9] & ( (!ND1L740 & ((!ND1L741) # (ND1_D_iw[13]))) ) ) ) # ( ND1L22 & ( !UD1_q_b[9] & ( ((ND1_D_iw[13] & ND1L741)) # (ND1L740) ) ) ) # ( !ND1L22 & ( !UD1_q_b[9] & ( (ND1_D_iw[13] & (ND1L741 & !ND1L740)) ) ) );


--ND1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~6 at LABCELL_X13_Y11_N0
ND1L453 = ( ND1_E_shift_rot_result[11] & ( (ND1L410Q) # (ND1_R_ctrl_shift_rot_right) ) ) # ( !ND1_E_shift_rot_result[11] & ( (!ND1_R_ctrl_shift_rot_right & ND1L410Q) ) );


--ND1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~8 at LABCELL_X4_Y11_N33
ND1L734 = ( ND1L18 & ( ((!ND1L741 & (UD1_q_b[10])) # (ND1L741 & ((ND1_D_iw[14])))) # (ND1L740) ) ) # ( !ND1L18 & ( (!ND1L740 & ((!ND1L741 & (UD1_q_b[10])) # (ND1L741 & ((ND1_D_iw[14]))))) ) );


--ND1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~7 at LABCELL_X13_Y11_N6
ND1L456 = ( ND1_R_ctrl_shift_rot_right & ( ND1_E_shift_rot_result[14] ) ) # ( !ND1_R_ctrl_shift_rot_right & ( ND1_E_shift_rot_result[12] ) );


--ND1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~9 at LABCELL_X9_Y11_N18
ND1L737 = ( ND1L740 & ( ND1_D_iw[17] & ( ND1L54 ) ) ) # ( !ND1L740 & ( ND1_D_iw[17] & ( (ND1L741) # (UD1_q_b[13]) ) ) ) # ( ND1L740 & ( !ND1_D_iw[17] & ( ND1L54 ) ) ) # ( !ND1L740 & ( !ND1_D_iw[17] & ( (UD1_q_b[13] & !ND1L741) ) ) );


--ND1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X11_Y8_N25
--register power-up is low

ND1_D_iw[19] = DFFEAS(ND1L641, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  ,  ,  );


--ND1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~8 at LABCELL_X13_Y11_N24
ND1L449 = (!ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[5]))) # (ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[7]));


--ND1L730 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~10 at LABCELL_X9_Y11_N51
ND1L730 = ( ND1L34 & ( UD1_q_b[6] & ( (!ND1L741) # ((ND1_D_iw[10]) # (ND1L740)) ) ) ) # ( !ND1L34 & ( UD1_q_b[6] & ( (!ND1L740 & ((!ND1L741) # (ND1_D_iw[10]))) ) ) ) # ( ND1L34 & ( !UD1_q_b[6] & ( ((ND1L741 & ND1_D_iw[10])) # (ND1L740) ) ) ) # ( !ND1L34 & ( !UD1_q_b[6] & ( (ND1L741 & (!ND1L740 & ND1_D_iw[10])) ) ) );


--ND1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~9 at LABCELL_X13_Y11_N39
ND1L455 = (!ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[11]))) # (ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[13]));


--ND1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X11_Y8_N7
--register power-up is low

ND1_D_iw[18] = DFFEAS(ND1L640, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  ,  ,  );


--ND1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~11 at LABCELL_X9_Y11_N30
ND1L736 = ( ND1L741 & ( UD1_q_b[12] & ( (!ND1L740 & ((ND1_D_iw[16]))) # (ND1L740 & (ND1L50)) ) ) ) # ( !ND1L741 & ( UD1_q_b[12] & ( (!ND1L740) # (ND1L50) ) ) ) # ( ND1L741 & ( !UD1_q_b[12] & ( (!ND1L740 & ((ND1_D_iw[16]))) # (ND1L740 & (ND1L50)) ) ) ) # ( !ND1L741 & ( !UD1_q_b[12] & ( (ND1L740 & ND1L50) ) ) );


--ND1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~10 at LABCELL_X13_Y11_N9
ND1L454 = ( ND1_R_ctrl_shift_rot_right & ( ND1_E_shift_rot_result[12] ) ) # ( !ND1_R_ctrl_shift_rot_right & ( ND1_E_shift_rot_result[10] ) );


--ND1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~12 at LABCELL_X9_Y11_N15
ND1L735 = ( UD1_q_b[11] & ( ND1_D_iw[15] & ( (!ND1L740) # (ND1L46) ) ) ) # ( !UD1_q_b[11] & ( ND1_D_iw[15] & ( (!ND1L740 & ((ND1L741))) # (ND1L740 & (ND1L46)) ) ) ) # ( UD1_q_b[11] & ( !ND1_D_iw[15] & ( (!ND1L740 & ((!ND1L741))) # (ND1L740 & (ND1L46)) ) ) ) # ( !UD1_q_b[11] & ( !ND1_D_iw[15] & ( (ND1L46 & ND1L740) ) ) );


--ND1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~11 at LABCELL_X13_Y11_N36
ND1L457 = (!ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[13])) # (ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[15])));


--ND1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~13 at LABCELL_X11_Y11_N6
ND1L738 = ( UD1_q_b[14] & ( ND1_D_iw[18] & ( (!ND1L740) # (ND1L38) ) ) ) # ( !UD1_q_b[14] & ( ND1_D_iw[18] & ( (!ND1L740 & ((ND1L741))) # (ND1L740 & (ND1L38)) ) ) ) # ( UD1_q_b[14] & ( !ND1_D_iw[18] & ( (!ND1L740 & ((!ND1L741))) # (ND1L740 & (ND1L38)) ) ) ) # ( !UD1_q_b[14] & ( !ND1_D_iw[18] & ( (ND1L740 & ND1L38) ) ) );


--ND1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X12_Y8_N16
--register power-up is low

ND1_D_iw[20] = DFFEAS(ND1L642, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  ,  ,  );


--ND1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~12 at LABCELL_X13_Y11_N57
ND1L458 = (!ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[14])) # (ND1_R_ctrl_shift_rot_right & ((ND1L420Q)));


--ND1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~14 at LABCELL_X9_Y11_N57
ND1L739 = ( ND1L42 & ( ((!ND1L741 & ((UD1_q_b[15]))) # (ND1L741 & (ND1_D_iw[19]))) # (ND1L740) ) ) # ( !ND1L42 & ( (!ND1L740 & ((!ND1L741 & ((UD1_q_b[15]))) # (ND1L741 & (ND1_D_iw[19])))) ) );


--ND1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X11_Y8_N58
--register power-up is low

ND1_D_iw[21] = DFFEAS(ND1L643, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L688,  ,  ,  ,  );


--ND1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~13 at LABCELL_X13_Y11_N54
ND1L445 = (!ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[1])) # (ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[3])));


--ND1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~15 at LABCELL_X9_Y11_N54
ND1L726 = ( ND1L2 & ( ((!ND1L741 & (UD1_q_b[2])) # (ND1L741 & ((ND1_D_iw[6])))) # (ND1L740) ) ) # ( !ND1L2 & ( (!ND1L740 & ((!ND1L741 & (UD1_q_b[2])) # (ND1L741 & ((ND1_D_iw[6]))))) ) );


--ND1L761 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~3 at MLABCELL_X6_Y11_N48
ND1L761 = ( UD2_q_b[2] & ( (!ND1_R_ctrl_force_src2_zero & (!ND1_R_ctrl_hi_imm16 & ((ND1_D_iw[8]) # (ND1L764)))) ) ) # ( !UD2_q_b[2] & ( (!ND1_R_ctrl_force_src2_zero & (!ND1L764 & (ND1_D_iw[8] & !ND1_R_ctrl_hi_imm16))) ) );


--EB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X6_Y2_N26
--register power-up is low

EB1_write = AMPP_FUNCTION(A1L5, EB1L111, !P1_clr_reg, GND, EB1L110);


--EB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X6_Y2_N23
--register power-up is low

EB1_td_shift[6] = AMPP_FUNCTION(A1L5, EB1L83, !P1_clr_reg, EB1L62);


--EB1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at MLABCELL_X6_Y2_N54
EB1L82 = AMPP_FUNCTION(!EB1_td_shift[6], !EB1L77, !R1_state[4], !EB1_count[9], !P1_irf_reg[1][0], !EB1_rdata[3]);


--WF1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X7_Y4_N14
--register power-up is low

WF1_altera_reset_synchronizer_int_chain[0] = DFFEAS(WF1L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--NB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X22_Y2_N33
NB3L3 = ( V2_fifo_wr & ( (RB3_counter_reg_bit[3] & (NB3_b_non_empty & (RB3_counter_reg_bit[4] & RB3_counter_reg_bit[5]))) ) );


--NB3L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X22_Y2_N36
NB3L4 = ( NB3_b_full & ( NB3L3 & ( !V2L83 ) ) ) # ( !NB3_b_full & ( NB3L3 & ( (RB3_counter_reg_bit[0] & (!V2L83 & (RB3_counter_reg_bit[1] & RB3_counter_reg_bit[2]))) ) ) ) # ( NB3_b_full & ( !NB3L3 & ( !V2L83 ) ) );


--NB3L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X22_Y2_N54
NB3L1 = ( V2L83 & ( !V2_fifo_wr ) ) # ( !V2L83 & ( V2_fifo_wr ) );


--UE1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_wr_dst_reg at FF_X35_Y7_N31
--register power-up is low

UE1_R_wr_dst_reg = DFFEAS(UE1_D_wr_dst_reg, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wren at LABCELL_X17_Y4_N39
UE1_W_rf_wren = ( UE1_R_wr_dst_reg & ( (WF2_r_sync_rst) # (UE1_W_valid) ) ) # ( !UE1_R_wr_dst_reg & ( WF2_r_sync_rst ) );


--UE1L839 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[7]~0 at LABCELL_X27_Y5_N51
UE1L839 = ( UE1_W_alu_result[7] & ( (!UE1_R_ctrl_ld & (((!UE1_R_ctrl_br_cmp & !UE1_R_ctrl_rd_ctl_reg)))) # (UE1_R_ctrl_ld & (UE1_av_ld_byte0_data[7])) ) ) # ( !UE1_W_alu_result[7] & ( (UE1_av_ld_byte0_data[7] & UE1_R_ctrl_ld) ) );


--UE1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_dst_regnum[0] at FF_X35_Y7_N38
--register power-up is low

UE1_R_dst_regnum[0] = DFFEAS(UE1L254, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_dst_regnum[1] at FF_X35_Y7_N44
--register power-up is low

UE1_R_dst_regnum[1] = DFFEAS(UE1L256, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_dst_regnum[2] at FF_X35_Y7_N26
--register power-up is low

UE1_R_dst_regnum[2] = DFFEAS(UE1L258, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_dst_regnum[3] at FF_X35_Y7_N41
--register power-up is low

UE1_R_dst_regnum[3] = DFFEAS(UE1L260, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_dst_regnum[4] at FF_X35_Y7_N29
--register power-up is low

UE1_R_dst_regnum[4] = DFFEAS(UE1L262, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_shift_rot_right at FF_X34_Y4_N7
--register power-up is low

UE1_R_ctrl_shift_rot_right = DFFEAS(UE1L243, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L444 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[2]~0 at LABCELL_X40_Y6_N0
UE1L444 = ( UE1_E_shift_rot_result[3] & ( (UE1_E_shift_rot_result[1]) # (UE1_R_ctrl_shift_rot_right) ) ) # ( !UE1_E_shift_rot_result[3] & ( (!UE1_R_ctrl_shift_rot_right & UE1_E_shift_rot_result[1]) ) );


--UE1L229 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_logic~0 at MLABCELL_X34_Y7_N48
UE1L229 = ( UE1_D_iw[12] & ( (!UE1_D_iw[16] & (UE1_D_iw[13] & (!UE1_D_iw[11] & UE1L575))) ) );


--UE1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_retaddr at FF_X31_Y7_N14
--register power-up is low

UE1_R_ctrl_retaddr = DFFEAS(UE1L238, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L745 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1~0 at LABCELL_X30_Y6_N3
UE1L745 = ( UE1_R_valid & ( ((UE1_E_valid_from_R & UE1_R_ctrl_br)) # (UE1_R_ctrl_retaddr) ) ) # ( !UE1_R_valid & ( (UE1_E_valid_from_R & UE1_R_ctrl_br) ) );


--UE1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_jmp_direct at FF_X31_Y7_N43
--register power-up is low

UE1_R_ctrl_jmp_direct = DFFEAS(UE1L226, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L746 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1~1 at LABCELL_X35_Y6_N51
UE1L746 = ( UE1_E_valid_from_R & ( UE1_R_ctrl_jmp_direct ) );


--UE1L731 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[2]~2 at LABCELL_X35_Y6_N33
UE1L731 = ( UD3_q_b[2] & ( UE1_D_iw[6] & ( (!UE1L745) # (UE1L2) ) ) ) # ( !UD3_q_b[2] & ( UE1_D_iw[6] & ( (!UE1L745 & ((UE1L746))) # (UE1L745 & (UE1L2)) ) ) ) # ( UD3_q_b[2] & ( !UE1_D_iw[6] & ( (!UE1L745 & ((!UE1L746))) # (UE1L745 & (UE1L2)) ) ) ) # ( !UD3_q_b[2] & ( !UE1_D_iw[6] & ( (UE1L2 & UE1L745) ) ) );


--UE1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_use_imm at FF_X30_Y7_N29
--register power-up is low

UE1_R_src2_use_imm = DFFEAS(UE1L771, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X34_Y7_N34
--register power-up is low

UE1_R_ctrl_src_imm5_shift_rot = DFFEAS(UE1L248, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L769 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_lo~0 at LABCELL_X33_Y5_N42
UE1L769 = ( !UE1_R_ctrl_src_imm5_shift_rot & ( !UE1_R_src2_use_imm ) );


--UE1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_hi_imm16 at FF_X29_Y7_N38
--register power-up is low

UE1_R_ctrl_hi_imm16 = DFFEAS(UE1L219, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_force_src2_zero at FF_X33_Y7_N7
--register power-up is low

UE1_R_ctrl_force_src2_zero = DFFEAS(UE1L218, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L766 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_lo[2]~1 at LABCELL_X33_Y5_N36
UE1L766 = ( UE1L273Q & ( (!UE1_R_ctrl_force_src2_zero & (!UE1L703Q & ((!UE1L769) # (UD4_q_b[2])))) ) ) # ( !UE1L273Q & ( (!UE1_R_ctrl_force_src2_zero & (UE1L769 & (UD4_q_b[2] & !UE1L703Q))) ) );


--UE1L301 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_logic_op_raw[1]~0 at MLABCELL_X34_Y6_N57
UE1L301 = ( UE1_D_iw[15] & ( (UE1L575) # (UE1_D_iw[4]) ) ) # ( !UE1_D_iw[15] & ( (UE1_D_iw[4] & !UE1L575) ) );


--UE1L594 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~4 at LABCELL_X33_Y7_N15
UE1L594 = ( !UE1_D_iw[15] & ( UE1_D_iw[14] & ( (!UE1_D_iw[11] & (!UE1_D_iw[12] & (!UE1_D_iw[16] & !UE1_D_iw[13]))) ) ) );


--UE1L576 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~1 at LABCELL_X30_Y7_N54
UE1L576 = ( !UE1_D_iw[2] & ( UE1_D_iw[3] & ( (!UE1_D_iw[0] & (UE1_D_iw[5] & (!UE1_D_iw[4] & !UE1_D_iw[1]))) ) ) );


--UE1L577 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~2 at LABCELL_X30_Y7_N12
UE1L577 = ( !UE1_D_iw[1] & ( UE1_D_iw[3] & ( (!UE1_D_iw[0] & (!UE1_D_iw[2] & (!UE1_D_iw[4] & !UE1_D_iw[5]))) ) ) );


--UE1L578 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~3 at LABCELL_X30_Y7_N9
UE1L578 = ( !UE1_D_iw[4] & ( UE1_D_iw[3] & ( (!UE1_D_iw[0] & (UE1_D_iw[1] & (UE1_D_iw[2] & !UE1_D_iw[5]))) ) ) );


--UE1L579 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~4 at LABCELL_X29_Y7_N48
UE1L579 = ( !UE1_D_iw[3] & ( !UE1_D_iw[0] & ( (!UE1_D_iw[5] & (UE1_D_iw[1] & (UE1_D_iw[2] & !UE1_D_iw[4]))) ) ) );


--UE1L580 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~5 at LABCELL_X30_Y7_N0
UE1L580 = ( UE1_D_iw[3] & ( !UE1_D_iw[5] & ( (UE1_D_iw[4] & (!UE1_D_iw[1] & (!UE1_D_iw[0] & !UE1_D_iw[2]))) ) ) );


--UE1L581 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~6 at LABCELL_X30_Y7_N18
UE1L581 = ( !UE1_D_iw[4] & ( UE1_D_iw[5] & ( (!UE1_D_iw[0] & (!UE1_D_iw[1] & (!UE1_D_iw[3] & !UE1_D_iw[2]))) ) ) );


--UE1L299 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_logic_op[1]~0 at LABCELL_X36_Y6_N39
UE1L299 = ( UE1L199 ) # ( !UE1L199 & ( UE1L301 ) );


--UE1L300 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_logic_op_raw[0]~1 at MLABCELL_X34_Y6_N51
UE1L300 = ( UE1L575 & ( UE1_D_iw[14] ) ) # ( !UE1L575 & ( UE1_D_iw[3] ) );


--UE1L298 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_logic_op[0]~1 at LABCELL_X36_Y6_N33
UE1L298 = ( UE1L199 ) # ( !UE1L199 & ( UE1L300 ) );


--UE1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_sub at FF_X34_Y7_N25
--register power-up is low

UE1_E_alu_sub = DFFEAS(UE1L342, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L595 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~5 at LABCELL_X33_Y7_N21
UE1L595 = ( !UE1_D_iw[15] & ( UE1_D_iw[12] & ( (UE1_D_iw[13] & (!UE1_D_iw[14] & (UE1_D_iw[16] & !UE1_D_iw[11]))) ) ) );


--UE1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_op_rdctl at MLABCELL_X34_Y7_N12
UE1_D_op_rdctl = ( UE1L575 & ( UE1L595 ) );


--UE1L596 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~6 at LABCELL_X33_Y7_N12
UE1L596 = ( !UE1_D_iw[14] & ( UE1_D_iw[15] & ( (!UE1_D_iw[11] & (!UE1_D_iw[12] & (!UE1_D_iw[13] & !UE1_D_iw[16]))) ) ) );


--UE1L597 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~7 at LABCELL_X31_Y7_N24
UE1L597 = ( !UE1_D_iw[12] & ( !UE1_D_iw[14] & ( (!UE1_D_iw[13] & (UE1_D_iw[16] & (!UE1_D_iw[11] & UE1_D_iw[15]))) ) ) );


--UE1L205 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_br_cmp~0 at LABCELL_X30_Y7_N39
UE1L205 = ( UE1L200 & ( UE1L575 ) ) # ( !UE1L200 & ( (UE1L575 & ((UE1L597) # (UE1L596))) ) );


--UE1L582 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~7 at LABCELL_X30_Y7_N3
UE1L582 = ( UE1_D_iw[5] & ( !UE1_D_iw[3] & ( (UE1_D_iw[4] & (!UE1_D_iw[1] & (!UE1_D_iw[2] & !UE1_D_iw[0]))) ) ) );


--UE1L583 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~8 at LABCELL_X30_Y7_N21
UE1L583 = ( !UE1_D_iw[5] & ( UE1_D_iw[4] & ( (!UE1_D_iw[0] & (!UE1_D_iw[1] & (!UE1_D_iw[2] & !UE1_D_iw[3]))) ) ) );


--UE1L697 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X30_Y7_N33
UE1L697 = ( !UE1_D_iw[0] & ( UE1_D_iw[3] & ( (UE1_D_iw[2] & (UE1_D_iw[1] & ((!UE1_D_iw[5]) # (!UE1_D_iw[4])))) ) ) ) # ( !UE1_D_iw[0] & ( !UE1_D_iw[3] & ( (UE1_D_iw[2] & UE1_D_iw[1]) ) ) );


--UE1L206 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X30_Y7_N45
UE1L206 = ( !UE1L697 & ( (!UE1L583 & !UE1L577) ) );


--UE1L207 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_br_cmp~2 at LABCELL_X30_Y7_N48
UE1L207 = ( UE1L576 & ( UE1L581 ) ) # ( !UE1L576 & ( UE1L581 ) ) # ( UE1L576 & ( !UE1L581 ) ) # ( !UE1L576 & ( !UE1L581 & ( ((!UE1L206) # ((UE1L205) # (UE1L580))) # (UE1L582) ) ) );


--TB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 at MLABCELL_X21_Y6_N48
TB6L3 = ((TB6_mem_used[0] & ((!WB6_read_latency_shift_reg[0]) # (TB6_mem_used[1])))) # (WB6L35);


--UE1L452 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[10]~1 at LABCELL_X40_Y6_N9
UE1L452 = (!UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[9])) # (UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[11])));


--UE1L521 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[5]~0 at LABCELL_X33_Y5_N3
UE1L521 = ( UE1L703Q & ( UE1_R_ctrl_src_imm5_shift_rot ) ) # ( !UE1L703Q & ( UE1_R_ctrl_src_imm5_shift_rot ) ) # ( UE1L703Q & ( !UE1_R_ctrl_src_imm5_shift_rot ) ) # ( !UE1L703Q & ( !UE1_R_ctrl_src_imm5_shift_rot & ( UE1_R_ctrl_force_src2_zero ) ) );


--UE1L739 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[10]~3 at LABCELL_X36_Y6_N3
UE1L739 = ( UD3_q_b[10] & ( (!UE1L745 & ((!UE1L746) # ((UE1_D_iw[14])))) # (UE1L745 & (((UE1L18)))) ) ) # ( !UD3_q_b[10] & ( (!UE1L745 & (UE1L746 & ((UE1_D_iw[14])))) # (UE1L745 & (((UE1L18)))) ) );


--UE1L451 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[9]~2 at LABCELL_X40_Y6_N6
UE1L451 = ( UE1L412Q & ( (UE1_R_ctrl_shift_rot_right) # (UE1_E_shift_rot_result[8]) ) ) # ( !UE1L412Q & ( (UE1_E_shift_rot_result[8] & !UE1_R_ctrl_shift_rot_right) ) );


--UE1L738 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[9]~4 at LABCELL_X36_Y6_N0
UE1L738 = ( UD3_q_b[9] & ( (!UE1L745 & ((!UE1L746) # ((UE1_D_iw[13])))) # (UE1L745 & (((UE1L22)))) ) ) # ( !UD3_q_b[9] & ( (!UE1L745 & (UE1L746 & ((UE1_D_iw[13])))) # (UE1L745 & (((UE1L22)))) ) );


--UE1L450 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[8]~3 at LABCELL_X40_Y6_N15
UE1L450 = (!UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[7])) # (UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[9])));


--UE1L737 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[8]~5 at LABCELL_X35_Y6_N24
UE1L737 = ( UD3_q_b[8] & ( UE1L745 & ( UE1L26 ) ) ) # ( !UD3_q_b[8] & ( UE1L745 & ( UE1L26 ) ) ) # ( UD3_q_b[8] & ( !UE1L745 & ( (!UE1L746) # (UE1_D_iw[12]) ) ) ) # ( !UD3_q_b[8] & ( !UE1L745 & ( (UE1L746 & UE1_D_iw[12]) ) ) );


--UE1L449 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[7]~4 at LABCELL_X40_Y6_N12
UE1L449 = (!UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[6])) # (UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[8])));


--UE1L736 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[7]~6 at LABCELL_X35_Y6_N18
UE1L736 = ( UE1L746 & ( UE1L745 & ( UE1L30 ) ) ) # ( !UE1L746 & ( UE1L745 & ( UE1L30 ) ) ) # ( UE1L746 & ( !UE1L745 & ( UE1_D_iw[11] ) ) ) # ( !UE1L746 & ( !UE1L745 & ( UD3_q_b[7] ) ) );


--UE1L448 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[6]~5 at LABCELL_X40_Y6_N33
UE1L448 = (!UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[5])) # (UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[7])));


--UE1L735 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[6]~7 at LABCELL_X36_Y6_N36
UE1L735 = ( UD3_q_b[6] & ( (!UE1L745 & (((!UE1L746)) # (UE1_D_iw[10]))) # (UE1L745 & (((UE1L34)))) ) ) # ( !UD3_q_b[6] & ( (!UE1L745 & (UE1_D_iw[10] & (UE1L746))) # (UE1L745 & (((UE1L34)))) ) );


--UE1L447 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[5]~6 at LABCELL_X40_Y6_N30
UE1L447 = ( UE1_E_shift_rot_result[6] & ( (UE1_E_shift_rot_result[4]) # (UE1_R_ctrl_shift_rot_right) ) ) # ( !UE1_E_shift_rot_result[6] & ( (!UE1_R_ctrl_shift_rot_right & UE1_E_shift_rot_result[4]) ) );


--UE1L734 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[5]~8 at LABCELL_X35_Y6_N39
UE1L734 = ( UD3_q_b[5] & ( (!UE1L745 & (((!UE1L746)) # (UE1_D_iw[9]))) # (UE1L745 & (((UE1L6)))) ) ) # ( !UD3_q_b[5] & ( (!UE1L745 & (UE1_D_iw[9] & (UE1L746))) # (UE1L745 & (((UE1L6)))) ) );


--UE1L446 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[4]~7 at LABCELL_X40_Y6_N3
UE1L446 = ( UE1_E_shift_rot_result[3] & ( (!UE1_R_ctrl_shift_rot_right) # (UE1_E_shift_rot_result[5]) ) ) # ( !UE1_E_shift_rot_result[3] & ( (UE1_R_ctrl_shift_rot_right & UE1_E_shift_rot_result[5]) ) );


--UE1L768 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_lo[4]~2 at LABCELL_X33_Y5_N39
UE1L768 = ( UD4_q_b[4] & ( (!UE1_R_ctrl_force_src2_zero & (!UE1L703Q & ((UE1_D_iw[10]) # (UE1L769)))) ) ) # ( !UD4_q_b[4] & ( (!UE1_R_ctrl_force_src2_zero & (!UE1L769 & (UE1_D_iw[10] & !UE1L703Q))) ) );


--UE1L733 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[4]~9 at LABCELL_X35_Y6_N6
UE1L733 = ( UE1L746 & ( UE1L273Q & ( (!UE1L745) # (UE1L10) ) ) ) # ( !UE1L746 & ( UE1L273Q & ( (!UE1L745 & (UD3_q_b[4])) # (UE1L745 & ((UE1L10))) ) ) ) # ( UE1L746 & ( !UE1L273Q & ( (UE1L745 & UE1L10) ) ) ) # ( !UE1L746 & ( !UE1L273Q & ( (!UE1L745 & (UD3_q_b[4])) # (UE1L745 & ((UE1L10))) ) ) );


--UE1L445 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[3]~8 at LABCELL_X40_Y6_N51
UE1L445 = (!UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[2])) # (UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[4])));


--UE1L767 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_lo[3]~3 at LABCELL_X33_Y5_N21
UE1L767 = ( UD4_q_b[3] & ( (!UE1_R_ctrl_force_src2_zero & (!UE1L703Q & ((UE1_D_iw[9]) # (UE1L769)))) ) ) # ( !UD4_q_b[3] & ( (!UE1_R_ctrl_force_src2_zero & (!UE1L769 & (UE1_D_iw[9] & !UE1L703Q))) ) );


--UE1L732 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[3]~10 at LABCELL_X35_Y6_N0
UE1L732 = ( UE1L14 & ( UE1L745 ) ) # ( UE1L14 & ( !UE1L745 & ( (!UE1L746 & (UD3_q_b[3])) # (UE1L746 & ((UE1_D_iw[7]))) ) ) ) # ( !UE1L14 & ( !UE1L745 & ( (!UE1L746 & (UD3_q_b[3])) # (UE1L746 & ((UE1_D_iw[7]))) ) ) );


--UE1L457 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[15]~9 at LABCELL_X40_Y6_N42
UE1L457 = ( UE1L418Q & ( (!UE1_R_ctrl_shift_rot_right) # (UE1_E_shift_rot_result[16]) ) ) # ( !UE1L418Q & ( (UE1_R_ctrl_shift_rot_right & UE1_E_shift_rot_result[16]) ) );


--UE1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[19] at FF_X30_Y5_N5
--register power-up is low

UE1_D_iw[19] = DFFEAS(UE1L641, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  ,  ,  );


--UE1L744 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[15]~11 at LABCELL_X35_Y6_N12
UE1L744 = ( UE1_D_iw[19] & ( (!UE1L745 & (((UE1L746) # (UD3_q_b[15])))) # (UE1L745 & (UE1L54)) ) ) # ( !UE1_D_iw[19] & ( (!UE1L745 & (((UD3_q_b[15] & !UE1L746)))) # (UE1L745 & (UE1L54)) ) );


--UE1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[21] at FF_X30_Y5_N10
--register power-up is low

UE1_D_iw[21] = DFFEAS(UE1L643, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  ,  ,  );


--UE1L456 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[14]~10 at LABCELL_X40_Y6_N39
UE1L456 = ( UE1_E_shift_rot_result[15] & ( (UE1_E_shift_rot_result[13]) # (UE1_R_ctrl_shift_rot_right) ) ) # ( !UE1_E_shift_rot_result[15] & ( (!UE1_R_ctrl_shift_rot_right & UE1_E_shift_rot_result[13]) ) );


--UE1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[20] at FF_X24_Y4_N10
--register power-up is low

UE1_D_iw[20] = DFFEAS(UE1L642, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  ,  ,  );


--UE1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[18] at FF_X31_Y4_N49
--register power-up is low

UE1_D_iw[18] = DFFEAS(UE1L640, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  ,  ,  );


--UE1L743 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[14]~12 at LABCELL_X36_Y6_N15
UE1L743 = ( UE1_D_iw[18] & ( UE1L746 & ( (!UE1L745) # (UE1L38) ) ) ) # ( !UE1_D_iw[18] & ( UE1L746 & ( (UE1L38 & UE1L745) ) ) ) # ( UE1_D_iw[18] & ( !UE1L746 & ( (!UE1L745 & ((UD3_q_b[14]))) # (UE1L745 & (UE1L38)) ) ) ) # ( !UE1_D_iw[18] & ( !UE1L746 & ( (!UE1L745 & ((UD3_q_b[14]))) # (UE1L745 & (UE1L38)) ) ) );


--UE1L455 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[13]~11 at LABCELL_X40_Y6_N36
UE1L455 = (!UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[12]))) # (UE1_R_ctrl_shift_rot_right & (UE1L418Q));


--UE1L742 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[13]~13 at LABCELL_X36_Y4_N45
UE1L742 = ( UE1L745 & ( UD3_q_b[13] & ( UE1L50 ) ) ) # ( !UE1L745 & ( UD3_q_b[13] & ( (!UE1L746) # (UE1_D_iw[17]) ) ) ) # ( UE1L745 & ( !UD3_q_b[13] & ( UE1L50 ) ) ) # ( !UE1L745 & ( !UD3_q_b[13] & ( (UE1_D_iw[17] & UE1L746) ) ) );


--UE1L454 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[12]~12 at LABCELL_X40_Y6_N57
UE1L454 = (!UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[11])) # (UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[13])));


--UE1L741 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[12]~14 at LABCELL_X36_Y6_N24
UE1L741 = ( UD3_q_b[12] & ( UE1L46 & ( (!UE1L746) # ((UE1_D_iw[16]) # (UE1L745)) ) ) ) # ( !UD3_q_b[12] & ( UE1L46 & ( ((UE1L746 & UE1_D_iw[16])) # (UE1L745) ) ) ) # ( UD3_q_b[12] & ( !UE1L46 & ( (!UE1L745 & ((!UE1L746) # (UE1_D_iw[16]))) ) ) ) # ( !UD3_q_b[12] & ( !UE1L46 & ( (UE1L746 & (!UE1L745 & UE1_D_iw[16])) ) ) );


--UE1L453 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[11]~13 at LABCELL_X40_Y6_N54
UE1L453 = (!UE1_R_ctrl_shift_rot_right & (UE1L412Q)) # (UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[12])));


--UE1L740 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[11]~15 at LABCELL_X35_Y6_N57
UE1L740 = ( UE1L746 & ( UE1L745 & ( UE1L42 ) ) ) # ( !UE1L746 & ( UE1L745 & ( UE1L42 ) ) ) # ( UE1L746 & ( !UE1L745 & ( UE1_D_iw[15] ) ) ) # ( !UE1L746 & ( !UE1L745 & ( UD3_q_b[11] ) ) );


--EB2_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X8_Y2_N13
--register power-up is low

EB2_write = AMPP_FUNCTION(A1L5, EB2L110, !P1_clr_reg, GND, EB2L109);


--EB2_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X7_Y2_N17
--register power-up is low

EB2_td_shift[6] = AMPP_FUNCTION(A1L5, EB2L83, !P1_clr_reg, EB2L63);


--EB2L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at MLABCELL_X8_Y2_N57
EB2L82 = AMPP_FUNCTION(!EB2_count[9], !EB2_td_shift[6], !EB2L77, !EB2_rdata[3], !R1_state[4], !P1_irf_reg[2][0]);


--WF2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X21_Y2_N26
--register power-up is low

WF2_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , XF3_altera_reset_synchronizer_int_chain_out,  ,  , VCC);


--ZD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at LABCELL_X4_Y6_N57
ZD1L6 = ( RD1_writedata[1] & ( (!WD1L14 & (ZD1_monitor_error & ((!JE1_take_action_ocimem_a) # (!JE1_jdo[25])))) # (WD1L14 & ((!JE1_take_action_ocimem_a) # ((!JE1_jdo[25])))) ) ) # ( !RD1_writedata[1] & ( (ZD1_monitor_error & ((!JE1_take_action_ocimem_a) # (!JE1_jdo[25]))) ) );


--KE1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at LABCELL_X1_Y6_N15
KE1L69 = ( KE1_sr[27] & ( ((!P1_irf_reg[3][1] & ((GE1_MonDReg[25]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[25]))) # (HE1L3) ) ) # ( !KE1_sr[27] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & ((GE1_MonDReg[25]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[25])))) ) );


--JE1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X1_Y6_N11
--register power-up is low

JE1_jdo[24] = DFFEAS(JE1L40, GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe,  ,  ,  ,  );


--ND1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X10_Y9_N26
--register power-up is low

ND1_W_control_rd_data[0] = DFFEAS(ND1L345, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at MLABCELL_X15_Y7_N54
ZC2L6 = ( CC2_saved_grant[0] & ( TB4L16 & ( ((AC1L1 & ((!CC2_packet_in_progress) # (CC2_saved_grant[1])))) # (ZB1L10) ) ) ) # ( !CC2_saved_grant[0] & ( TB4L16 & ( (!CC2_packet_in_progress & (((AC1L1) # (ZB1L10)))) # (CC2_packet_in_progress & (CC2_saved_grant[1] & ((AC1L1)))) ) ) ) # ( CC2_saved_grant[0] & ( !TB4L16 & ( (!CC2_saved_grant[1] & (!CC2_packet_in_progress & (!ZB1L10 & AC1L1))) ) ) ) # ( !CC2_saved_grant[0] & ( !TB4L16 & ( (!CC2_packet_in_progress & ((!AC1L1 & ((ZB1L10))) # (AC1L1 & (!CC2_saved_grant[1])))) ) ) );


--ND1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at MLABCELL_X8_Y9_N54
ND1L598 = ( !ND1_D_iw[11] & ( ND1_D_iw[12] & ( (ND1_D_iw[14] & (ND1_D_iw[16] & (ND1_D_iw[13] & ND1_D_iw[15]))) ) ) );


--ND1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at LABCELL_X9_Y9_N24
ND1L599 = ( ND1_D_iw[16] & ( ND1_D_iw[12] & ( (ND1_D_iw[15] & (ND1_D_iw[14] & (ND1_D_iw[11] & ND1_D_iw[13]))) ) ) );


--ND1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at MLABCELL_X8_Y9_N57
ND1L600 = ( !ND1_D_iw[12] & ( ND1_D_iw[11] & ( (ND1_D_iw[14] & (ND1_D_iw[16] & (ND1_D_iw[15] & ND1_D_iw[13]))) ) ) );


--ND1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at LABCELL_X12_Y9_N24
ND1L584 = ( !ND1_D_iw[2] & ( !ND1_D_iw[0] & ( (ND1_D_iw[1] & (!ND1_D_iw[3] & (!ND1_D_iw[4] & !ND1_D_iw[5]))) ) ) );


--ND1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X12_Y9_N45
ND1L585 = ( !ND1_D_iw[3] & ( ND1_D_iw[2] & ( (!ND1_D_iw[1] & (!ND1_D_iw[0] & (ND1_D_iw[5] & !ND1_D_iw[4]))) ) ) );


--ND1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X12_Y9_N18
ND1L586 = ( !ND1_D_iw[2] & ( ND1_D_iw[3] & ( (ND1_D_iw[1] & (!ND1_D_iw[0] & (!ND1_D_iw[4] & ND1_D_iw[5]))) ) ) );


--ND1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X12_Y9_N0
ND1L220 = ( !ND1L223 & ( !ND1L584 & ( (!ND1L224 & (!ND1L225 & (!ND1L586 & !ND1L585))) ) ) );


--ND1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at MLABCELL_X8_Y10_N27
ND1L209 = ( ND1L220 & ( (ND1L575 & ((ND1L212) # (ND1L211))) ) ) # ( !ND1L220 );


--ND1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X12_Y10_N16
--register power-up is low

ND1_R_compare_op[0] = DFFEAS(ND1L299, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~14 at LABCELL_X13_Y10_N18
ND1L351 = ( ND1_R_logic_op[0] & ( (!ND1_E_src2[1] & (ND1_R_logic_op[1] & ND1_E_src1[1])) # (ND1_E_src2[1] & (!ND1_R_logic_op[1] $ (!ND1_E_src1[1]))) ) ) # ( !ND1_R_logic_op[0] & ( !ND1_R_logic_op[1] $ (((ND1_E_src1[1]) # (ND1_E_src2[1]))) ) );


--ND1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~15 at LABCELL_X13_Y10_N0
ND1L380 = (!ND1_E_src2[30] & ((!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[30])) # (ND1_R_logic_op[1] & ((ND1_E_src1[30]))))) # (ND1_E_src2[30] & (!ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[30])))));


--ND1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at LABCELL_X12_Y10_N12
ND1L606 = (!ND1L351 & !ND1L380);


--ND1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~16 at LABCELL_X13_Y10_N39
ND1L371 = ( ND1_E_src2[21] & ( !ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[21]))) ) ) # ( !ND1_E_src2[21] & ( (!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[21])) # (ND1_R_logic_op[1] & ((ND1_E_src1[21]))) ) );


--ND1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~17 at LABCELL_X13_Y10_N57
ND1L370 = ( ND1_E_src1[20] & ( !ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src2[20]))) ) ) # ( !ND1_E_src1[20] & ( (!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src2[20])) # (ND1_R_logic_op[1] & ((ND1_E_src2[20]))) ) );


--ND1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~18 at LABCELL_X13_Y10_N45
ND1L369 = ( ND1_E_src1[19] & ( !ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src2[19]))) ) ) # ( !ND1_E_src1[19] & ( (!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src2[19])) # (ND1_R_logic_op[1] & ((ND1_E_src2[19]))) ) );


--ND1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~19 at LABCELL_X13_Y10_N15
ND1L368 = ( ND1_E_src1[18] & ( ND1_E_src2[18] & ( !ND1_R_logic_op[1] $ (!ND1_R_logic_op[0]) ) ) ) # ( !ND1_E_src1[18] & ( ND1_E_src2[18] & ( ND1_R_logic_op[1] ) ) ) # ( ND1_E_src1[18] & ( !ND1_E_src2[18] & ( ND1_R_logic_op[1] ) ) ) # ( !ND1_E_src1[18] & ( !ND1_E_src2[18] & ( (!ND1_R_logic_op[1] & !ND1_R_logic_op[0]) ) ) );


--ND1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~20 at LABCELL_X13_Y10_N9
ND1L367 = ( ND1_E_src2[17] & ( ND1_E_src1[17] & ( !ND1_R_logic_op[1] $ (!ND1_R_logic_op[0]) ) ) ) # ( !ND1_E_src2[17] & ( ND1_E_src1[17] & ( ND1_R_logic_op[1] ) ) ) # ( ND1_E_src2[17] & ( !ND1_E_src1[17] & ( ND1_R_logic_op[1] ) ) ) # ( !ND1_E_src2[17] & ( !ND1_E_src1[17] & ( (!ND1_R_logic_op[1] & !ND1_R_logic_op[0]) ) ) );


--ND1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~21 at LABCELL_X13_Y10_N36
ND1L366 = ( ND1_E_src1[16] & ( !ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src2[16]))) ) ) # ( !ND1_E_src1[16] & ( (!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src2[16])) # (ND1_R_logic_op[1] & ((ND1_E_src2[16]))) ) );


--ND1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X12_Y10_N18
ND1L607 = ( !ND1L368 & ( !ND1L367 & ( (!ND1L369 & (!ND1L370 & (!ND1L371 & !ND1L366))) ) ) );


--ND1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at LABCELL_X11_Y11_N48
ND1L608 = ( !ND1L365 & ( !ND1L364 ) );


--ND1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at LABCELL_X11_Y11_N42
ND1L609 = ( ND1_E_src1[13] & ( ND1_R_logic_op[0] & ( (!ND1_E_src2[13] & (!ND1_R_logic_op[1] & ((!ND1_E_src2[11]) # (!ND1_E_src1[11])))) # (ND1_E_src2[13] & (ND1_R_logic_op[1] & (!ND1_E_src2[11] $ (ND1_E_src1[11])))) ) ) ) # ( !ND1_E_src1[13] & ( ND1_R_logic_op[0] & ( (!ND1_R_logic_op[1] & (((!ND1_E_src2[11]) # (!ND1_E_src1[11])))) # (ND1_R_logic_op[1] & (!ND1_E_src2[13] & (!ND1_E_src2[11] $ (ND1_E_src1[11])))) ) ) ) # ( ND1_E_src1[13] & ( !ND1_R_logic_op[0] & ( (!ND1_R_logic_op[1] & ((ND1_E_src1[11]) # (ND1_E_src2[11]))) ) ) ) # ( !ND1_E_src1[13] & ( !ND1_R_logic_op[0] & ( (!ND1_E_src2[13] & (ND1_R_logic_op[1] & (!ND1_E_src2[11] & !ND1_E_src1[11]))) # (ND1_E_src2[13] & (!ND1_R_logic_op[1] & ((ND1_E_src1[11]) # (ND1_E_src2[11])))) ) ) );


--ND1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at LABCELL_X12_Y11_N54
ND1L610 = ( ND1_R_logic_op[0] & ( ND1_R_logic_op[1] & ( (!ND1_E_src2[9] & (!ND1_E_src1[9] & (!ND1_E_src2[10] $ (ND1_E_src1[10])))) # (ND1_E_src2[9] & (ND1_E_src1[9] & (!ND1_E_src2[10] $ (ND1_E_src1[10])))) ) ) ) # ( !ND1_R_logic_op[0] & ( ND1_R_logic_op[1] & ( (!ND1_E_src2[9] & (!ND1_E_src2[10] & (!ND1_E_src1[9] & !ND1_E_src1[10]))) ) ) ) # ( ND1_R_logic_op[0] & ( !ND1_R_logic_op[1] & ( (!ND1_E_src2[9] & ((!ND1_E_src2[10]) # ((!ND1_E_src1[10])))) # (ND1_E_src2[9] & (!ND1_E_src1[9] & ((!ND1_E_src2[10]) # (!ND1_E_src1[10])))) ) ) ) # ( !ND1_R_logic_op[0] & ( !ND1_R_logic_op[1] & ( (!ND1_E_src2[9] & (ND1_E_src1[9] & ((ND1_E_src1[10]) # (ND1_E_src2[10])))) # (ND1_E_src2[9] & (((ND1_E_src1[10])) # (ND1_E_src2[10]))) ) ) );


--ND1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at LABCELL_X12_Y11_N12
ND1L611 = ( ND1_R_logic_op[0] & ( ND1_R_logic_op[1] & ( (!ND1_E_src2[8] & (!ND1_E_src1[8] & (!ND1_E_src2[7] $ (ND1_E_src1[7])))) # (ND1_E_src2[8] & (ND1_E_src1[8] & (!ND1_E_src2[7] $ (ND1_E_src1[7])))) ) ) ) # ( !ND1_R_logic_op[0] & ( ND1_R_logic_op[1] & ( (!ND1_E_src2[8] & (!ND1_E_src1[8] & (!ND1_E_src2[7] & !ND1_E_src1[7]))) ) ) ) # ( ND1_R_logic_op[0] & ( !ND1_R_logic_op[1] & ( (!ND1_E_src2[8] & (((!ND1_E_src2[7]) # (!ND1_E_src1[7])))) # (ND1_E_src2[8] & (!ND1_E_src1[8] & ((!ND1_E_src2[7]) # (!ND1_E_src1[7])))) ) ) ) # ( !ND1_R_logic_op[0] & ( !ND1_R_logic_op[1] & ( (!ND1_E_src2[8] & (ND1_E_src1[8] & ((ND1_E_src1[7]) # (ND1_E_src2[7])))) # (ND1_E_src2[8] & (((ND1_E_src1[7]) # (ND1_E_src2[7])))) ) ) );


--ND1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at MLABCELL_X15_Y11_N0
ND1L612 = ( ND1_R_logic_op[0] & ( ND1_E_src1[3] & ( (!ND1_E_src2[3] & (!ND1_R_logic_op[1] & ((!ND1_E_src1[4]) # (!ND1_E_src2[4])))) # (ND1_E_src2[3] & (ND1_R_logic_op[1] & (!ND1_E_src1[4] $ (ND1_E_src2[4])))) ) ) ) # ( !ND1_R_logic_op[0] & ( ND1_E_src1[3] & ( (!ND1_R_logic_op[1] & ((ND1_E_src2[4]) # (ND1_E_src1[4]))) ) ) ) # ( ND1_R_logic_op[0] & ( !ND1_E_src1[3] & ( (!ND1_R_logic_op[1] & (((!ND1_E_src1[4]) # (!ND1_E_src2[4])))) # (ND1_R_logic_op[1] & (!ND1_E_src2[3] & (!ND1_E_src1[4] $ (ND1_E_src2[4])))) ) ) ) # ( !ND1_R_logic_op[0] & ( !ND1_E_src1[3] & ( (!ND1_E_src2[3] & (!ND1_E_src1[4] & (!ND1_E_src2[4] & ND1_R_logic_op[1]))) # (ND1_E_src2[3] & (!ND1_R_logic_op[1] & ((ND1_E_src2[4]) # (ND1_E_src1[4])))) ) ) );


--ND1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at LABCELL_X12_Y11_N6
ND1L613 = ( ND1L612 & ( !ND1L355 & ( (!ND1L362 & (ND1L611 & (ND1L610 & ND1L609))) ) ) );


--ND1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~22 at LABCELL_X10_Y10_N57
ND1L373 = (!ND1_E_src2[23] & ((!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[23])) # (ND1_R_logic_op[1] & ((ND1_E_src1[23]))))) # (ND1_E_src2[23] & (!ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[23])))));


--ND1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~23 at LABCELL_X10_Y10_N48
ND1L372 = (!ND1_E_src2[22] & ((!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[22])) # (ND1_R_logic_op[1] & ((ND1_E_src1[22]))))) # (ND1_E_src2[22] & (!ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[22])))));


--ND1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8 at MLABCELL_X15_Y10_N12
ND1L614 = (!ND1L372 & !ND1L373);


--ND1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~24 at LABCELL_X10_Y10_N51
ND1L375 = (!ND1_E_src2[25] & ((!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[25])) # (ND1_R_logic_op[1] & ((ND1_E_src1[25]))))) # (ND1_E_src2[25] & (!ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[25])))));


--ND1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~25 at LABCELL_X10_Y10_N54
ND1L374 = (!ND1_E_src2[24] & ((!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[24])) # (ND1_R_logic_op[1] & ((ND1_E_src1[24]))))) # (ND1_E_src2[24] & (!ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[24])))));


--ND1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9 at MLABCELL_X15_Y10_N51
ND1L615 = (!ND1L374 & !ND1L375);


--ND1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~26 at LABCELL_X13_Y10_N27
ND1L377 = ( ND1_E_src1[27] & ( !ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src2[27]))) ) ) # ( !ND1_E_src1[27] & ( (!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src2[27])) # (ND1_R_logic_op[1] & ((ND1_E_src2[27]))) ) );


--ND1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~27 at LABCELL_X10_Y10_N42
ND1L376 = ( ND1_E_src2[26] & ( !ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[26]))) ) ) # ( !ND1_E_src2[26] & ( (!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[26])) # (ND1_R_logic_op[1] & ((ND1_E_src1[26]))) ) );


--ND1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10 at MLABCELL_X15_Y10_N27
ND1L616 = (!ND1L376 & !ND1L377);


--ND1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~28 at LABCELL_X16_Y11_N39
ND1L350 = ( ND1_R_logic_op[0] & ( ND1_R_logic_op[1] & ( !ND1_E_src1[0] $ (!ND1_E_src2[0]) ) ) ) # ( !ND1_R_logic_op[0] & ( ND1_R_logic_op[1] & ( (ND1_E_src2[0]) # (ND1_E_src1[0]) ) ) ) # ( ND1_R_logic_op[0] & ( !ND1_R_logic_op[1] & ( (ND1_E_src1[0] & ND1_E_src2[0]) ) ) ) # ( !ND1_R_logic_op[0] & ( !ND1_R_logic_op[1] & ( (!ND1_E_src1[0] & !ND1_E_src2[0]) ) ) );


--ND1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X6_Y10_N4
--register power-up is low

ND1_E_src2[31] = DFFEAS(ND1L757, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~29 at LABCELL_X13_Y10_N3
ND1L381 = ( ND1_E_src2[31] & ( !ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[31]))) ) ) # ( !ND1_E_src2[31] & ( (!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[31])) # (ND1_R_logic_op[1] & ((ND1_E_src1[31]))) ) );


--ND1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~30 at LABCELL_X13_Y10_N42
ND1L379 = ( ND1_E_src1[29] & ( !ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src2[29]))) ) ) # ( !ND1_E_src1[29] & ( (!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src2[29])) # (ND1_R_logic_op[1] & ((ND1_E_src2[29]))) ) );


--ND1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~31 at LABCELL_X10_Y10_N45
ND1L378 = (!ND1_E_src2[28] & ((!ND1_R_logic_op[1] & (!ND1_R_logic_op[0] & !ND1_E_src1[28])) # (ND1_R_logic_op[1] & ((ND1_E_src1[28]))))) # (ND1_E_src2[28] & (!ND1_R_logic_op[1] $ (((!ND1_R_logic_op[0]) # (!ND1_E_src1[28])))));


--ND1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11 at MLABCELL_X15_Y11_N6
ND1L617 = ( !ND1L379 & ( !ND1L381 & ( (!ND1L350 & (!ND1L356 & (!ND1L352 & !ND1L378))) ) ) );


--ND1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12 at MLABCELL_X15_Y10_N6
ND1L618 = ( ND1L616 & ( ND1L613 & ( (ND1L615 & (ND1L614 & (ND1L608 & ND1L617))) ) ) );


--ND1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X12_Y10_N7
--register power-up is low

ND1_R_compare_op[1] = DFFEAS(ND1L300, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at LABCELL_X12_Y10_N42
ND1L342 = ( ND1_R_compare_op[1] & ( ND1L607 & ( (!ND1_R_compare_op[0] & (ND1L122)) # (ND1_R_compare_op[0] & (((!ND1L606) # (!ND1L618)))) ) ) ) # ( !ND1_R_compare_op[1] & ( ND1L607 & ( (!ND1_R_compare_op[0] & (((ND1L606 & ND1L618)))) # (ND1_R_compare_op[0] & (!ND1L122)) ) ) ) # ( ND1_R_compare_op[1] & ( !ND1L607 & ( (ND1_R_compare_op[0]) # (ND1L122) ) ) ) # ( !ND1_R_compare_op[1] & ( !ND1L607 & ( (!ND1L122 & ND1_R_compare_op[0]) ) ) );


--ND1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at MLABCELL_X8_Y9_N27
ND1L601 = ( !ND1_D_iw[14] & ( ND1_D_iw[13] & ( (ND1_D_iw[11] & (!ND1_D_iw[16] & (!ND1_D_iw[15] & !ND1_D_iw[12]))) ) ) );


--ND1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at MLABCELL_X8_Y9_N0
ND1L602 = ( !ND1_D_iw[15] & ( ND1_D_iw[14] & ( (ND1_D_iw[11] & (ND1_D_iw[13] & (!ND1_D_iw[12] & !ND1_D_iw[16]))) ) ) );


--ND1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X11_Y9_N6
ND1L226 = ( !ND1_D_iw[3] & ( (!ND1_D_iw[2] & (!ND1_D_iw[4] & (!ND1_D_iw[1] & !ND1_D_iw[5]))) ) );


--ND1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X10_Y9_N36
ND1L250 = ( ND1L226 ) # ( !ND1L226 & ( (ND1L575 & (((ND1L591) # (ND1L251)) # (ND1L590))) ) );


--RD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at MLABCELL_X15_Y7_N6
RD1L86 = ( TB4_mem_used[1] & ( (GE1_waitrequest & RD1_read) ) ) # ( !TB4_mem_used[1] & ( (!RD1_read & ((SB4L1))) # (RD1_read & (GE1_waitrequest)) ) );


--GE1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at MLABCELL_X15_Y7_N24
GE1L130 = ( GE1_waitrequest & ( (!RD1_write & (RD1_read & (!GE1L190))) # (RD1_write & (((GE1_avalon_ociram_readdata_ready)))) ) );


--TB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at MLABCELL_X15_Y7_N18
TB4L9 = ( GE1_waitrequest & ( (TB4_mem_used[0] & ((!WB4_read_latency_shift_reg[0]) # (TB4_mem_used[1]))) ) ) # ( !GE1_waitrequest & ( (!TB4_mem_used[1] & (((!WB4_read_latency_shift_reg[0] & TB4_mem_used[0])) # (SB4L1))) # (TB4_mem_used[1] & (((TB4_mem_used[0])))) ) );


--ZC3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X13_Y7_N9
ZC3L3 = ( ZC3_top_priority_reg[0] & ( (AC1L2 & ZC3_top_priority_reg[1]) ) ) # ( !ZC3_top_priority_reg[0] & ( (AC1L2 & ((!ZB1L13) # (ZC3_top_priority_reg[1]))) ) );


--KE1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X3_Y5_N29
--register power-up is low

KE1_sr[7] = DFFEAS( , A1L5,  ,  ,  , KE1L82,  ,  , VCC);


--GE1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X2_Y5_N2
--register power-up is low

GE1_MonDReg[5] = DFFEAS(GE1L119, GLOBAL(A1L23),  ,  , GE1L53,  ,  ,  ,  );


--KE1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at LABCELL_X1_Y5_N6
KE1L70 = ( XD1_break_readreg[5] & ( (!HE1L3 & (((GE1_MonDReg[5])) # (P1_irf_reg[3][1]))) # (HE1L3 & (((KE1_sr[7])))) ) ) # ( !XD1_break_readreg[5] & ( (!HE1L3 & (!P1_irf_reg[3][1] & (GE1_MonDReg[5]))) # (HE1L3 & (((KE1_sr[7])))) ) );


--JE1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X2_Y5_N56
--register power-up is low

JE1_jdo[7] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[7],  ,  , VCC);


--GE1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2 at MLABCELL_X6_Y5_N54
GE1L117 = ( !GE1_MonAReg[4] & ( (!GE1_MonAReg[3] & (GE1_MonAReg[2] & !GE1_jtag_ram_rd_d1)) ) );


--GE1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 at LABCELL_X2_Y5_N18
GE1L118 = ( TE1_q_a[4] & ( (!JE1_take_action_ocimem_b & (((JE1_jdo[7])))) # (JE1_take_action_ocimem_b & (((GE1_jtag_ram_rd_d1)) # (GE1L117))) ) ) # ( !TE1_q_a[4] & ( (!JE1_take_action_ocimem_b & ((JE1_jdo[7]))) # (JE1_take_action_ocimem_b & (GE1L117)) ) );


--RD1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X4_Y8_N22
--register power-up is low

RD1_writedata[3] = DFFEAS(CC2L26, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3 at LABCELL_X7_Y5_N36
GE1L158 = ( GE1_MonDReg[3] & ( RD1_writedata[3] ) ) # ( !GE1_MonDReg[3] & ( RD1_writedata[3] & ( !GE1_jtag_ram_access ) ) ) # ( GE1_MonDReg[3] & ( !RD1_writedata[3] & ( GE1_jtag_ram_access ) ) );


--CC2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~3 at LABCELL_X9_Y5_N15
CC2L25 = ( CC2_saved_grant[0] & ( ND1_d_writedata[2] ) );


--HE1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at MLABCELL_X3_Y3_N30
HE1L4 = (J1_splitter_nodes_receive_2[3] & (!P1_virtual_ir_scan_reg & R1_state[8]));


--KE1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at LABCELL_X1_Y6_N18
KE1L71 = ( XD1_break_readreg[16] & ( (!HE1L3 & (((GE1_MonDReg[16])) # (P1_irf_reg[3][1]))) # (HE1L3 & (((KE1_sr[18])))) ) ) # ( !XD1_break_readreg[16] & ( (!HE1L3 & (!P1_irf_reg[3][1] & ((GE1_MonDReg[16])))) # (HE1L3 & (((KE1_sr[18])))) ) );


--XF2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X7_Y4_N56
--register power-up is low

XF2_altera_reset_synchronizer_int_chain[1] = DFFEAS(XF2L5, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--KE1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at LABCELL_X1_Y6_N36
KE1L72 = ( KE1_sr[28] & ( ((!P1_irf_reg[3][1] & (GE1_MonDReg[26])) # (P1_irf_reg[3][1] & ((XD1_break_readreg[26])))) # (HE1L3) ) ) # ( !KE1_sr[28] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & (GE1_MonDReg[26])) # (P1_irf_reg[3][1] & ((XD1_break_readreg[26]))))) ) );


--KE1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at LABCELL_X1_Y6_N39
KE1L73 = ( GE1_MonDReg[27] & ( (!HE1L3 & ((!P1_irf_reg[3][1]) # ((XD1_break_readreg[27])))) # (HE1L3 & (((KE1_sr[29])))) ) ) # ( !GE1_MonDReg[27] & ( (!HE1L3 & (P1_irf_reg[3][1] & ((XD1_break_readreg[27])))) # (HE1L3 & (((KE1_sr[29])))) ) );


--KE1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at LABCELL_X1_Y6_N42
KE1L74 = ( GE1_MonDReg[28] & ( (!HE1L3 & ((!P1_irf_reg[3][1]) # ((XD1_break_readreg[28])))) # (HE1L3 & (((KE1_sr[30])))) ) ) # ( !GE1_MonDReg[28] & ( (!HE1L3 & (P1_irf_reg[3][1] & ((XD1_break_readreg[28])))) # (HE1L3 & (((KE1_sr[30])))) ) );


--GE1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X2_Y5_N37
--register power-up is low

GE1_MonDReg[29] = DFFEAS(GE1L120, GLOBAL(A1L23),  ,  , GE1L53,  ,  ,  ,  );


--KE1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at LABCELL_X1_Y6_N45
KE1L75 = ( XD1_break_readreg[29] & ( (!HE1L3 & (((GE1_MonDReg[29])) # (P1_irf_reg[3][1]))) # (HE1L3 & (((KE1_sr[31])))) ) ) # ( !XD1_break_readreg[29] & ( (!HE1L3 & (!P1_irf_reg[3][1] & ((GE1_MonDReg[29])))) # (HE1L3 & (((KE1_sr[31])))) ) );


--KE1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30 at MLABCELL_X3_Y5_N33
KE1L49 = ( !P1_virtual_ir_scan_reg & ( (R1_state[3] & (J1_splitter_nodes_receive_2[3] & ((!P1_irf_reg[3][1]) # (!P1_irf_reg[3][0])))) ) );


--KE1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at LABCELL_X2_Y6_N54
KE1L76 = ( P1_irf_reg[3][1] & ( XD1_break_readreg[30] ) ) # ( !P1_irf_reg[3][1] & ( GE1_MonDReg[30] ) );


--KE1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at MLABCELL_X3_Y5_N15
KE1L77 = (J1_splitter_nodes_receive_2[3] & (!P1_irf_reg[3][0] & (!P1_virtual_ir_scan_reg & R1_state[3])));


--KE1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33 at MLABCELL_X3_Y5_N0
KE1L78 = ( KE1_sr[32] & ( KE1_sr[31] & ( (!KE1L49) # (((KE1L76 & KE1L77)) # (HE1L3)) ) ) ) # ( !KE1_sr[32] & ( KE1_sr[31] & ( (!HE1L3 & ((!KE1L49) # ((KE1L76 & KE1L77)))) ) ) ) # ( KE1_sr[32] & ( !KE1_sr[31] & ( ((KE1L76 & KE1L77)) # (HE1L3) ) ) ) # ( !KE1_sr[32] & ( !KE1_sr[31] & ( (KE1L76 & (KE1L77 & !HE1L3)) ) ) );


--KE1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at MLABCELL_X3_Y5_N36
KE1L79 = ( KE1_sr[33] & ( ((!P1_irf_reg[3][1] & ((GE1_MonDReg[31]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[31]))) # (HE1L3) ) ) # ( !KE1_sr[33] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & ((GE1_MonDReg[31]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[31])))) ) );


--ZD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X4_Y6_N56
--register power-up is low

ZD1_resetlatch = DFFEAS(ZD1L12, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--KE1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 at MLABCELL_X3_Y5_N57
KE1L80 = ( KE1_sr[34] & ( ((KE1L5 & ZD1_resetlatch)) # (HE1L3) ) ) # ( !KE1_sr[34] & ( (KE1L5 & (!HE1L3 & ZD1_resetlatch)) ) );


--ND1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at MLABCELL_X6_Y11_N54
ND1L620 = ( !ND1_D_iw[10] & ( (!ND1_D_iw[9] & (!ND1_D_iw[7] & (ND1_D_iw[6] & !ND1_D_iw[8]))) ) );


--ND1L817 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X10_Y9_N12
ND1L817 = ( ND1_W_estatus_reg & ( (!ND1L620) # ((!ND1_R_ctrl_wrctl_inst) # (ND1_E_src1[0])) ) ) # ( !ND1_W_estatus_reg & ( (ND1L620 & (ND1_R_ctrl_wrctl_inst & ND1_E_src1[0])) ) );


--ND1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at MLABCELL_X6_Y11_N57
ND1L621 = ( !ND1_D_iw[10] & ( (!ND1_D_iw[9] & (ND1_D_iw[7] & !ND1_D_iw[8])) ) );


--ND1L505 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]~0 at MLABCELL_X3_Y10_N36
ND1L505 = ( ND1L740 ) # ( !ND1L740 & ( ND1L741 ) );


--WB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X9_Y6_N16
--register power-up is low

WB4_av_readdata_pre[8] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[8],  ,  , VCC);


--ND1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~12 at LABCELL_X12_Y8_N33
ND1L630 = ( WB4_av_readdata_pre[8] & ( (!ND1_intr_req & (((AC5L2 & UF1_q_a[8])) # (AC4L2))) ) ) # ( !WB4_av_readdata_pre[8] & ( (AC5L2 & (!ND1_intr_req & UF1_q_a[8])) ) );


--WB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X10_Y6_N28
--register power-up is low

WB4_av_readdata_pre[9] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[9],  ,  , VCC);


--ND1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~13 at LABCELL_X12_Y8_N12
ND1L631 = ( !ND1_intr_req & ( (!AC5L2 & (AC4L2 & (WB4_av_readdata_pre[9]))) # (AC5L2 & (((AC4L2 & WB4_av_readdata_pre[9])) # (UF1_q_a[9]))) ) );


--WB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X12_Y6_N22
--register power-up is low

WB4_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[10],  ,  , VCC);


--ND1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~14 at LABCELL_X12_Y8_N18
ND1L632 = ( !ND1_intr_req & ( (!AC5L2 & (AC4L2 & ((WB4_av_readdata_pre[10])))) # (AC5L2 & (((AC4L2 & WB4_av_readdata_pre[10])) # (UF1_q_a[10]))) ) );


--WB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X13_Y5_N17
--register power-up is low

WB4_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[6],  ,  , VCC);


--ND1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~15 at LABCELL_X12_Y8_N24
ND1L628 = ( WB4_av_readdata_pre[6] & ( (!ND1_intr_req & (((AC5L2 & UF1_q_a[6])) # (AC4L2))) ) ) # ( !WB4_av_readdata_pre[6] & ( (AC5L2 & (!ND1_intr_req & UF1_q_a[6])) ) );


--WB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X13_Y5_N28
--register power-up is low

WB4_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[7],  ,  , VCC);


--ND1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~16 at LABCELL_X13_Y8_N54
ND1L629 = ( UF1_q_a[7] & ( (!ND1_intr_req & (((AC4L2 & WB4_av_readdata_pre[7])) # (AC5L2))) ) ) # ( !UF1_q_a[7] & ( (AC4L2 & (WB4_av_readdata_pre[7] & !ND1_intr_req)) ) );


--ND1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at MLABCELL_X6_Y9_N42
ND1L603 = ( ND1_D_iw[16] & ( ND1_D_iw[12] & ( (!ND1_D_iw[15] & (ND1_D_iw[13] & (!ND1_D_iw[11] & ND1_D_iw[14]))) ) ) );


--ND1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X10_Y9_N51
ND1_D_op_wrctl = ( ND1L603 & ( ND1L575 ) );


--ND1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0 at MLABCELL_X6_Y11_N27
ND1L821 = ( ND1_E_valid_from_R & ( (ND1_D_iw[6] & (ND1_R_ctrl_wrctl_inst & ND1L621)) ) );


--WD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at LABCELL_X9_Y8_N6
WD1L13 = ( GE1L187 & ( !RD1_address[3] & ( (RD1_address[0] & (!RD1_address[1] & (!RD1_address[2] & WD1L1))) ) ) );


--V1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X11_Y5_N57
V1L57 = ( RB1_counter_reg_bit[0] & ( RB1_counter_reg_bit[3] ) ) # ( !RB1_counter_reg_bit[0] & ( (RB1_counter_reg_bit[3] & ((RB1_counter_reg_bit[2]) # (RB1_counter_reg_bit[1]))) ) );


--V1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X11_Y5_N54
V1L58 = ( !NB1_b_full & ( (!RB1_counter_reg_bit[4] & (!V1L57 & !RB1_counter_reg_bit[5])) ) );


--V1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at LABCELL_X13_Y6_N57
V1L79 = ( !TB1_mem_used[1] & ( (ND1_W_alu_result[2] & (!V1_av_waitrequest & (FC1L5 & V1L64))) ) );


--EB1L57Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X9_Y2_N26
--register power-up is low

EB1L57Q = AMPP_FUNCTION(A1L23, EB1L56, !WF1_r_sync_rst);


--V1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X11_Y6_N41
--register power-up is low

V1_read_0 = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , V1L75,  ,  , VCC);


--V1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X11_Y6_N33
V1L83 = ( V1_read_0 & ( (NB2_b_non_empty & EB1L57Q) ) ) # ( !V1_read_0 & ( ((NB2_b_non_empty & EB1L57Q)) # (V1_pause_irq) ) );


--V1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X12_Y6_N54
V1L59 = ( RB2_counter_reg_bit[0] & ( V1L18 ) ) # ( !RB2_counter_reg_bit[0] & ( (V1L18 & ((V1L22) # (V1L26))) ) );


--V1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X12_Y6_N48
V1L60 = ( !V1L6 & ( (!V1L59 & (!V1L10 & (!V1L14 & !V1L2))) ) );


--RD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at LABCELL_X10_Y6_N30
RD1L82 = ( WD1_oci_ienable[0] & ( ZD1_monitor_error & ( (!RD1_address[8] & (((TE1_q_a[0])))) # (RD1_address[8] & (WD1L2 & ((!RD1L3Q)))) ) ) ) # ( !WD1_oci_ienable[0] & ( ZD1_monitor_error & ( (!RD1_address[8] & ((TE1_q_a[0]))) # (RD1_address[8] & (WD1L2)) ) ) ) # ( WD1_oci_ienable[0] & ( !ZD1_monitor_error & ( (!RD1_address[8] & TE1_q_a[0]) ) ) ) # ( !WD1_oci_ienable[0] & ( !ZD1_monitor_error & ( (!RD1_address[8] & (((TE1_q_a[0])))) # (RD1_address[8] & (WD1L2 & ((RD1L3Q)))) ) ) );


--TB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X12_Y7_N6
TB5L9 = ( TB5_mem_used[0] & ( SB5L1 & ( (!WB5_read_latency_shift_reg[0]) # ((EB1_rst1) # (TB5_mem_used[1])) ) ) ) # ( !TB5_mem_used[0] & ( SB5L1 & ( (!TB5_mem_used[1] & EB1_rst1) ) ) ) # ( TB5_mem_used[0] & ( !SB5L1 & ( (!WB5_read_latency_shift_reg[0]) # (TB5_mem_used[1]) ) ) );


--JE1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X2_Y5_N34
--register power-up is low

JE1_jdo[19] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[19],  ,  , VCC);


--JE1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X1_Y6_N29
--register power-up is low

JE1_jdo[18] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[18],  ,  , VCC);


--ZD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at LABCELL_X4_Y6_N12
ZD1L2 = ( JE1_jdo[18] & ( JE1_jdo[19] ) ) # ( !JE1_jdo[18] & ( (ZD1_break_on_reset) # (JE1_jdo[19]) ) );


--ME1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X10_Y6_N35
--register power-up is low

ME1_din_s1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , WF1_r_sync_rst,  ,  , VCC);


--WD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at LABCELL_X4_Y8_N39
WD1L12 = ( WD1_oci_single_step_mode & ( (!WD1L14) # (RD1_writedata[3]) ) ) # ( !WD1_oci_single_step_mode & ( (WD1L14 & RD1_writedata[3]) ) );


--WD1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] at FF_X10_Y6_N22
--register power-up is low

WD1_oci_ienable[1] = DFFEAS(WD1L7, GLOBAL(A1L23), !WF1_r_sync_rst,  , WD1L13,  ,  ,  ,  );


--RD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at LABCELL_X10_Y6_N36
RD1L83 = ( WD1L2 & ( WD1_oci_ienable[1] & ( (!RD1_address[8] & (((TE1_q_a[1])))) # (RD1_address[8] & (ZD1_monitor_ready & ((!RD1L3Q)))) ) ) ) # ( !WD1L2 & ( WD1_oci_ienable[1] & ( (TE1_q_a[1] & !RD1_address[8]) ) ) ) # ( WD1L2 & ( !WD1_oci_ienable[1] & ( (!RD1_address[8] & (((TE1_q_a[1])))) # (RD1_address[8] & (((RD1L3Q)) # (ZD1_monitor_ready))) ) ) ) # ( !WD1L2 & ( !WD1_oci_ienable[1] & ( (TE1_q_a[1] & !RD1_address[8]) ) ) );


--ZD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X6_Y5_N50
--register power-up is low

ZD1_monitor_go = DFFEAS(ZD1L8, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X10_Y6_N17
--register power-up is low

WD1_oci_ienable[31] = DFFEAS(WD1L9, GLOBAL(A1L23), !WF1_r_sync_rst,  , WD1L13,  ,  ,  ,  );


--RD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at LABCELL_X9_Y6_N27
RD1L84 = ( WD1L2 & ( (!RD1L3Q & (ZD1_monitor_go)) # (RD1L3Q & ((WD1_oci_ienable[31]))) ) );


--RD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3 at LABCELL_X9_Y6_N54
RD1L85 = ( WD1_oci_single_step_mode & ( (WD1L2 & ((!RD1L3Q) # (WD1_oci_ienable[31]))) ) ) # ( !WD1_oci_single_step_mode & ( (WD1_oci_ienable[31] & (RD1L3Q & WD1L2)) ) );


--WD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 at LABCELL_X9_Y6_N39
WD1L10 = (WD1L2 & (RD1L3Q & WD1_oci_ienable[31]));


--ND1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X7_Y10_N51
ND1L560 = ((!ND1L232 & !ND1L234)) # (ND1_D_iw[4]);


--ND1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~2 at LABCELL_X10_Y7_N54
ND1L383 = ( ND1L118 & ( (!ND1L114) # ((ND1L233) # (ND1L235)) ) ) # ( !ND1L118 & ( !ND1L235 $ (!ND1L233) ) );


--TB3L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X17_Y6_N0
TB3L8 = ( TB3_mem_used[0] & ( SB3L1 & ( (!WB3_read_latency_shift_reg[0]) # (((WB3L9 & WB3_av_readdata_pre[1])) # (TB3_mem_used[1])) ) ) ) # ( !TB3_mem_used[0] & ( SB3L1 & ( (WB3L9 & (!TB3_mem_used[1] & WB3_av_readdata_pre[1])) ) ) ) # ( TB3_mem_used[0] & ( !SB3L1 & ( (!WB3_read_latency_shift_reg[0]) # (TB3_mem_used[1]) ) ) );


--XF5_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X22_Y7_N23
--register power-up is low

XF5_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , XF5_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--ZC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X18_Y6_N21
ZC1L6 = ( HC1L8 & ( ((V1L69 & FC1L6)) # (ZB2L10) ) ) # ( !HC1L8 & ( (V1L69 & FC1L6) ) );


--ZC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X18_Y6_N36
ZC1L7 = ( WB3_av_readdata_pre[1] & ( TB3L11Q & ( (CC1L2 & ZC1L6) ) ) ) # ( !WB3_av_readdata_pre[1] & ( TB3L11Q & ( (CC1L2 & ZC1L6) ) ) ) # ( WB3_av_readdata_pre[1] & ( !TB3L11Q & ( (ZC1L6 & (((WB3L9 & CC1_WideOr1)) # (CC1L2))) ) ) ) # ( !WB3_av_readdata_pre[1] & ( !TB3L11Q & ( (CC1L2 & ZC1L6) ) ) );


--ND1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~3 at LABCELL_X10_Y7_N57
ND1L384 = ( ND1L118 & ( ((ND1L233) # (ND1L114)) # (ND1L235) ) ) # ( !ND1L118 & ( !ND1L235 $ (!ND1L233) ) );


--E1L11 is Bus_Arbiter:u1|bus_enable~0 at MLABCELL_X21_Y5_N6
E1L11 = ( E1_current_state.CPU_0 & ( T2_bus_enable & ( T1_bus_enable ) ) ) # ( !E1_current_state.CPU_0 & ( T2_bus_enable ) ) # ( E1_current_state.CPU_0 & ( !T2_bus_enable & ( T1_bus_enable ) ) );


--T2_avalon_waitrequest is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_waitrequest at LABCELL_X22_Y6_N0
T2_avalon_waitrequest = ( !T2_WideOr0 & ( (WB7L4 & (!T2L71 & ((EC3L8) # (V2L63)))) ) );


--E1L15 is Bus_Arbiter:u1|Selector0~0 at MLABCELL_X21_Y5_N27
E1L15 = ( T1_bus_enable & ( ((!E1_current_state.IDLE) # (E1_current_state.CPU_0)) # (T2_bus_enable) ) ) # ( !T1_bus_enable & ( (T2_bus_enable & ((!E1_current_state.CPU_0) # (!E1_current_state.IDLE))) ) );


--ZC3L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X13_Y7_N0
ZC3L6 = ( ZB1L6 & ( CC3_saved_grant[1] & ( ((ZB1L13 & ((!CC3_packet_in_progress) # (CC3_saved_grant[0])))) # (AC1L2) ) ) ) # ( !ZB1L6 & ( CC3_saved_grant[1] & ( (!CC3_packet_in_progress & (ZB1L13 & (!AC1L2 & !CC3_saved_grant[0]))) ) ) ) # ( ZB1L6 & ( !CC3_saved_grant[1] & ( (!CC3_packet_in_progress & (((AC1L2)) # (ZB1L13))) # (CC3_packet_in_progress & (ZB1L13 & ((CC3_saved_grant[0])))) ) ) ) # ( !ZB1L6 & ( !CC3_saved_grant[1] & ( (!CC3_packet_in_progress & ((!ZB1L13 & (AC1L2)) # (ZB1L13 & ((!CC3_saved_grant[0]))))) ) ) );


--VB3L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|endofpacket_reg~0 at LABCELL_X17_Y7_N57
VB3L42 = (!VB3_use_reg) # (VB3_endofpacket_reg);


--VB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg~0 at LABCELL_X18_Y7_N12
VB3L12 = ( VB3_address_reg[1] & ( WB2L1 & ( ((!T1_WideOr0 & !T1L77)) # (TB2_mem_used[1]) ) ) ) # ( !VB3_address_reg[1] & ( WB2L1 & ( (!TB2_mem_used[1] & ((T1L77) # (T1_WideOr0))) ) ) ) # ( VB3_address_reg[1] & ( !WB2L1 & ( TB2_mem_used[1] ) ) ) # ( !VB3_address_reg[1] & ( !WB2L1 & ( !TB2_mem_used[1] ) ) );


--ND1L760 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at MLABCELL_X6_Y11_N30
ND1L760 = ( ND1_D_iw[7] & ( (!ND1_R_ctrl_force_src2_zero & (!ND1_R_ctrl_hi_imm16 & ((!ND1L764) # (UD2_q_b[1])))) ) ) # ( !ND1_D_iw[7] & ( (!ND1_R_ctrl_force_src2_zero & (ND1L764 & (!ND1_R_ctrl_hi_imm16 & UD2_q_b[1]))) ) );


--ND1L759 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at MLABCELL_X6_Y11_N24
ND1L759 = ( UD2_q_b[0] & ( (!ND1_R_ctrl_force_src2_zero & (!ND1_R_ctrl_hi_imm16 & ((ND1L764) # (ND1_D_iw[6])))) ) ) # ( !UD2_q_b[0] & ( (ND1_D_iw[6] & (!ND1L764 & (!ND1_R_ctrl_force_src2_zero & !ND1_R_ctrl_hi_imm16))) ) );


--DF1L6 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|monitor_error~0 at LABCELL_X22_Y3_N12
DF1L6 = ( XE1_writedata[1] & ( (!AF1L15 & (DF1_monitor_error & ((!MF1_jdo[25]) # (!MF1_take_action_ocimem_a)))) # (AF1L15 & ((!MF1_jdo[25]) # ((!MF1_take_action_ocimem_a)))) ) ) # ( !XE1_writedata[1] & ( (DF1_monitor_error & ((!MF1_jdo[25]) # (!MF1_take_action_ocimem_a))) ) );


--NF1L68 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~23 at LABCELL_X13_Y3_N15
NF1L68 = ( NF1_sr[27] & ( ((!P1_irf_reg[4][1] & ((LF1L98Q))) # (P1_irf_reg[4][1] & (BF1_break_readreg[25]))) # (HE2L3) ) ) # ( !NF1_sr[27] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & ((LF1L98Q))) # (P1_irf_reg[4][1] & (BF1_break_readreg[25])))) ) );


--MF1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[24] at FF_X13_Y3_N22
--register power-up is low

MF1_jdo[24] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[24],  ,  , VCC);


--UE1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_control_rd_data[0] at FF_X30_Y6_N7
--register power-up is low

UE1_W_control_rd_data[0] = DFFEAS(UE1L346, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC4L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X30_Y3_N54
ZC4L6 = ( CC4_saved_grant[0] & ( CC4L5Q & ( (TB8L20 & (((CC4_saved_grant[1] & AC2L1)) # (ZB2L12))) ) ) ) # ( !CC4_saved_grant[0] & ( CC4L5Q & ( (TB8L20 & (CC4_saved_grant[1] & AC2L1)) ) ) ) # ( CC4_saved_grant[0] & ( !CC4L5Q & ( (!ZB2L12 & (AC2L1 & ((!CC4_saved_grant[1]) # (TB8L20)))) # (ZB2L12 & (TB8L20)) ) ) ) # ( !CC4_saved_grant[0] & ( !CC4L5Q & ( (!AC2L1 & (((ZB2L12)))) # (AC2L1 & (((!CC4_saved_grant[1])) # (TB8L20))) ) ) );


--UE1L598 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~8 at LABCELL_X33_Y7_N24
UE1L598 = ( !UE1_D_iw[11] & ( UE1_D_iw[12] & ( (UE1_D_iw[15] & (UE1_D_iw[13] & (UE1_D_iw[14] & UE1_D_iw[16]))) ) ) );


--UE1L599 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~9 at MLABCELL_X34_Y4_N12
UE1L599 = ( UE1_D_iw[13] & ( UE1_D_iw[14] & ( (UE1_D_iw[11] & (UE1_D_iw[16] & (UE1_D_iw[12] & UE1_D_iw[15]))) ) ) );


--UE1L600 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~10 at LABCELL_X33_Y7_N27
UE1L600 = ( !UE1_D_iw[12] & ( UE1_D_iw[11] & ( (UE1_D_iw[15] & (UE1_D_iw[13] & (UE1_D_iw[16] & UE1_D_iw[14]))) ) ) );


--UE1L584 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~9 at LABCELL_X30_Y7_N15
UE1L584 = ( !UE1_D_iw[3] & ( UE1_D_iw[1] & ( (!UE1_D_iw[0] & (!UE1_D_iw[2] & (!UE1_D_iw[5] & !UE1_D_iw[4]))) ) ) );


--UE1L585 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~10 at LABCELL_X30_Y7_N57
UE1L585 = ( !UE1_D_iw[3] & ( UE1_D_iw[2] & ( (!UE1_D_iw[0] & (UE1_D_iw[5] & (!UE1_D_iw[1] & !UE1_D_iw[4]))) ) ) );


--UE1L586 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~11 at LABCELL_X31_Y7_N6
UE1L586 = ( UE1_D_iw[3] & ( !UE1_D_iw[4] & ( (UE1_D_iw[1] & (!UE1_D_iw[2] & (UE1_D_iw[5] & !UE1_D_iw[0]))) ) ) );


--UE1L220 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X31_Y7_N36
UE1L220 = ( !UE1L225 & ( !UE1L586 & ( (!UE1L223 & (!UE1L585 & (!UE1L224 & !UE1L584))) ) ) );


--UE1L209 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_exception~0 at LABCELL_X35_Y7_N48
UE1L209 = ( UE1L211 & ( (!UE1L220) # (UE1L575) ) ) # ( !UE1L211 & ( (!UE1L220) # ((UE1L212 & UE1L575)) ) );


--UE1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_compare_op[0] at FF_X34_Y6_N53
--register power-up is low

UE1_R_compare_op[0] = DFFEAS(UE1L300, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L373 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[22]~14 at LABCELL_X37_Y5_N42
UE1L373 = ( UE1_E_src2[22] & ( !UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[22]))) ) ) # ( !UE1_E_src2[22] & ( (!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[22])) # (UE1_R_logic_op[1] & ((UE1_E_src1[22]))) ) );


--UE1L351 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[0]~15 at LABCELL_X40_Y5_N24
UE1L351 = ( UE1L729Q & ( (!UE1_R_logic_op[1] & (UE1_E_src1[0] & UE1_E_src2[0])) # (UE1_R_logic_op[1] & (!UE1_E_src1[0] $ (!UE1_E_src2[0]))) ) ) # ( !UE1L729Q & ( !UE1_R_logic_op[1] $ (((UE1_E_src2[0]) # (UE1_E_src1[0]))) ) );


--UE1L606 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~0 at MLABCELL_X34_Y6_N54
UE1L606 = ( !UE1L351 & ( !UE1L373 ) );


--UE1L370 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[19]~16 at LABCELL_X40_Y5_N27
UE1L370 = ( UE1L729Q & ( (!UE1_R_logic_op[1] & (UE1L499Q & UE1_E_src2[19])) # (UE1_R_logic_op[1] & (!UE1L499Q $ (!UE1_E_src2[19]))) ) ) # ( !UE1L729Q & ( !UE1_R_logic_op[1] $ (((UE1_E_src2[19]) # (UE1L499Q))) ) );


--UE1L369 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[18]~17 at LABCELL_X40_Y5_N21
UE1L369 = (!UE1_E_src2[18] & ((!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[18])) # (UE1_R_logic_op[1] & ((UE1_E_src1[18]))))) # (UE1_E_src2[18] & (!UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[18])))));


--UE1L368 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[17]~18 at LABCELL_X40_Y5_N9
UE1L368 = ( UE1_R_logic_op[1] & ( UE1_E_src2[17] & ( (!UE1_E_src1[17]) # (!UE1L729Q) ) ) ) # ( !UE1_R_logic_op[1] & ( UE1_E_src2[17] & ( (UE1_E_src1[17] & UE1L729Q) ) ) ) # ( UE1_R_logic_op[1] & ( !UE1_E_src2[17] & ( UE1_E_src1[17] ) ) ) # ( !UE1_R_logic_op[1] & ( !UE1_E_src2[17] & ( (!UE1_E_src1[17] & !UE1L729Q) ) ) );


--UE1L352 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[1]~19 at LABCELL_X40_Y5_N18
UE1L352 = ( UE1_E_src2[1] & ( !UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[1]))) ) ) # ( !UE1_E_src2[1] & ( (!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[1])) # (UE1_R_logic_op[1] & ((UE1_E_src1[1]))) ) );


--UE1L367 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[16]~20 at LABCELL_X40_Y5_N3
UE1L367 = ( UE1_R_logic_op[1] & ( UE1_E_src1[16] & ( (!UE1_E_src2[16]) # (!UE1L729Q) ) ) ) # ( !UE1_R_logic_op[1] & ( UE1_E_src1[16] & ( (UE1_E_src2[16] & UE1L729Q) ) ) ) # ( UE1_R_logic_op[1] & ( !UE1_E_src1[16] & ( UE1_E_src2[16] ) ) ) # ( !UE1_R_logic_op[1] & ( !UE1_E_src1[16] & ( (!UE1_E_src2[16] & !UE1L729Q) ) ) );


--UE1L372 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[21]~21 at LABCELL_X40_Y5_N51
UE1L372 = ( UE1_E_src2[21] & ( !UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[21]))) ) ) # ( !UE1_E_src2[21] & ( (!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[21])) # (UE1_R_logic_op[1] & ((UE1_E_src1[21]))) ) );


--UE1L607 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~1 at LABCELL_X40_Y5_N30
UE1L607 = ( !UE1L370 & ( !UE1L372 & ( (!UE1L367 & (!UE1L368 & (!UE1L352 & !UE1L369))) ) ) );


--UE1L608 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~2 at MLABCELL_X34_Y6_N45
UE1L608 = ( !UE1L356 & ( !UE1L355 ) );


--UE1L609 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~3 at LABCELL_X40_Y6_N18
UE1L609 = ( UE1_E_src1[6] & ( UE1L729Q & ( (!UE1_E_src2[6] & (!UE1_R_logic_op[1] & ((!UE1_E_src2[7]) # (!UE1_E_src1[7])))) # (UE1_E_src2[6] & (UE1_R_logic_op[1] & (!UE1_E_src2[7] $ (UE1_E_src1[7])))) ) ) ) # ( !UE1_E_src1[6] & ( UE1L729Q & ( (!UE1_R_logic_op[1] & (((!UE1_E_src2[7]) # (!UE1_E_src1[7])))) # (UE1_R_logic_op[1] & (!UE1_E_src2[6] & (!UE1_E_src2[7] $ (UE1_E_src1[7])))) ) ) ) # ( UE1_E_src1[6] & ( !UE1L729Q & ( (!UE1_R_logic_op[1] & ((UE1_E_src1[7]) # (UE1_E_src2[7]))) ) ) ) # ( !UE1_E_src1[6] & ( !UE1L729Q & ( (!UE1_E_src2[6] & (!UE1_E_src2[7] & (!UE1_E_src1[7] & UE1_R_logic_op[1]))) # (UE1_E_src2[6] & (!UE1_R_logic_op[1] & ((UE1_E_src1[7]) # (UE1_E_src2[7])))) ) ) );


--UE1L610 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~4 at LABCELL_X36_Y6_N6
UE1L610 = ( UE1_E_src2[8] & ( UE1_E_src1[9] & ( (!UE1_R_logic_op[1] & ((!UE1_R_logic_op[0]) # ((!UE1_E_src1[8] & !UE1_E_src2[9])))) # (UE1_R_logic_op[1] & (UE1_E_src1[8] & (UE1_R_logic_op[0] & UE1_E_src2[9]))) ) ) ) # ( !UE1_E_src2[8] & ( UE1_E_src1[9] & ( (!UE1_E_src1[8] & (UE1_R_logic_op[0] & (!UE1_R_logic_op[1] $ (UE1_E_src2[9])))) # (UE1_E_src1[8] & (!UE1_R_logic_op[1] & ((!UE1_R_logic_op[0]) # (!UE1_E_src2[9])))) ) ) ) # ( UE1_E_src2[8] & ( !UE1_E_src1[9] & ( (!UE1_R_logic_op[1] & ((!UE1_R_logic_op[0] & ((UE1_E_src2[9]))) # (UE1_R_logic_op[0] & (!UE1_E_src1[8])))) # (UE1_R_logic_op[1] & (UE1_E_src1[8] & (UE1_R_logic_op[0] & !UE1_E_src2[9]))) ) ) ) # ( !UE1_E_src2[8] & ( !UE1_E_src1[9] & ( (!UE1_R_logic_op[1] & (((UE1_E_src1[8] & UE1_E_src2[9])) # (UE1_R_logic_op[0]))) # (UE1_R_logic_op[1] & (!UE1_E_src1[8] & ((!UE1_E_src2[9])))) ) ) );


--UE1L611 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~5 at MLABCELL_X39_Y6_N42
UE1L611 = ( UE1_E_src1[10] & ( UE1L729Q & ( (!UE1_E_src2[10] & (!UE1_R_logic_op[1] & ((!UE1_E_src2[11]) # (!UE1_E_src1[11])))) # (UE1_E_src2[10] & (UE1_R_logic_op[1] & (!UE1_E_src2[11] $ (UE1_E_src1[11])))) ) ) ) # ( !UE1_E_src1[10] & ( UE1L729Q & ( (!UE1_R_logic_op[1] & ((!UE1_E_src2[11]) # ((!UE1_E_src1[11])))) # (UE1_R_logic_op[1] & (!UE1_E_src2[10] & (!UE1_E_src2[11] $ (UE1_E_src1[11])))) ) ) ) # ( UE1_E_src1[10] & ( !UE1L729Q & ( (!UE1_R_logic_op[1] & ((UE1_E_src1[11]) # (UE1_E_src2[11]))) ) ) ) # ( !UE1_E_src1[10] & ( !UE1L729Q & ( (!UE1_E_src2[10] & (!UE1_E_src2[11] & (!UE1_E_src1[11] & UE1_R_logic_op[1]))) # (UE1_E_src2[10] & (!UE1_R_logic_op[1] & ((UE1_E_src1[11]) # (UE1_E_src2[11])))) ) ) );


--UE1L612 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~6 at LABCELL_X36_Y6_N48
UE1L612 = ( UE1_R_logic_op[1] & ( UE1_E_src1[14] & ( (UE1_R_logic_op[0] & (UE1_E_src2[14] & (!UE1_E_src2[15] $ (UE1_E_src1[15])))) ) ) ) # ( !UE1_R_logic_op[1] & ( UE1_E_src1[14] & ( (!UE1_R_logic_op[0] & (((UE1_E_src1[15])) # (UE1_E_src2[15]))) # (UE1_R_logic_op[0] & (!UE1_E_src2[14] & ((!UE1_E_src2[15]) # (!UE1_E_src1[15])))) ) ) ) # ( UE1_R_logic_op[1] & ( !UE1_E_src1[14] & ( (!UE1_E_src2[14] & ((!UE1_E_src2[15] & ((!UE1_E_src1[15]))) # (UE1_E_src2[15] & (UE1_R_logic_op[0] & UE1_E_src1[15])))) ) ) ) # ( !UE1_R_logic_op[1] & ( !UE1_E_src1[14] & ( (!UE1_R_logic_op[0] & (UE1_E_src2[14] & ((UE1_E_src1[15]) # (UE1_E_src2[15])))) # (UE1_R_logic_op[0] & ((!UE1_E_src2[15]) # ((!UE1_E_src1[15])))) ) ) );


--UE1L613 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~7 at LABCELL_X36_Y6_N18
UE1L613 = ( !UE1L364 & ( UE1L611 & ( (UE1L612 & (UE1L610 & (UE1L609 & !UE1L363))) ) ) );


--UE1L374 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[23]~22 at LABCELL_X37_Y5_N48
UE1L374 = ( UE1_E_src2[23] & ( !UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[23]))) ) ) # ( !UE1_E_src2[23] & ( (!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[23])) # (UE1_R_logic_op[1] & ((UE1_E_src1[23]))) ) );


--UE1L371 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[20]~23 at LABCELL_X37_Y5_N54
UE1L371 = ( UE1_E_src1[20] & ( !UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src2[20]))) ) ) # ( !UE1_E_src1[20] & ( (!UE1_E_src2[20] & (!UE1L729Q & !UE1_R_logic_op[1])) # (UE1_E_src2[20] & ((UE1_R_logic_op[1]))) ) );


--UE1L614 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~8 at LABCELL_X36_Y5_N45
UE1L614 = ( !UE1L371 & ( !UE1L374 ) );


--UE1L376 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[25]~24 at LABCELL_X40_Y5_N36
UE1L376 = (!UE1_E_src2[25] & ((!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[25])) # (UE1_R_logic_op[1] & ((UE1_E_src1[25]))))) # (UE1_E_src2[25] & (!UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[25])))));


--UE1L375 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[24]~25 at LABCELL_X37_Y5_N51
UE1L375 = ( UE1_E_src2[24] & ( !UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[24]))) ) ) # ( !UE1_E_src2[24] & ( (!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[24])) # (UE1_R_logic_op[1] & ((UE1_E_src1[24]))) ) );


--UE1L615 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~9 at LABCELL_X36_Y5_N42
UE1L615 = ( !UE1L375 & ( !UE1L376 ) );


--UE1L378 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[27]~26 at LABCELL_X37_Y5_N57
UE1L378 = ( UE1_E_src2[27] & ( !UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[27]))) ) ) # ( !UE1_E_src2[27] & ( (!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[27])) # (UE1_R_logic_op[1] & ((UE1_E_src1[27]))) ) );


--UE1L377 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[26]~27 at LABCELL_X37_Y5_N45
UE1L377 = ( UE1_E_src2[26] & ( !UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[26]))) ) ) # ( !UE1_E_src2[26] & ( (!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[26])) # (UE1_R_logic_op[1] & ((UE1_E_src1[26]))) ) );


--UE1L616 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~10 at LABCELL_X36_Y5_N15
UE1L616 = ( !UE1L378 & ( !UE1L377 ) );


--UE1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[31] at FF_X34_Y5_N10
--register power-up is low

UE1_E_src2[31] = DFFEAS(UE1L762, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L382 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[31]~28 at LABCELL_X40_Y5_N57
UE1L382 = (!UE1_E_src2[31] & ((!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[31])) # (UE1_R_logic_op[1] & ((UE1_E_src1[31]))))) # (UE1_E_src2[31] & (!UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[31])))));


--UE1L381 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[30]~29 at LABCELL_X40_Y5_N39
UE1L381 = ( UE1_E_src2[30] & ( !UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[30]))) ) ) # ( !UE1_E_src2[30] & ( (!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[30])) # (UE1_R_logic_op[1] & ((UE1_E_src1[30]))) ) );


--UE1L380 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[29]~30 at LABCELL_X40_Y5_N54
UE1L380 = ( UE1_E_src2[29] & ( !UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[29]))) ) ) # ( !UE1_E_src2[29] & ( (!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[29])) # (UE1_R_logic_op[1] & ((UE1_E_src1[29]))) ) );


--UE1L379 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[28]~31 at LABCELL_X40_Y5_N48
UE1L379 = (!UE1_E_src2[28] & ((!UE1_R_logic_op[1] & (!UE1L729Q & !UE1_E_src1[28])) # (UE1_R_logic_op[1] & ((UE1_E_src1[28]))))) # (UE1_E_src2[28] & (!UE1_R_logic_op[1] $ (((!UE1L729Q) # (!UE1_E_src1[28])))));


--UE1L617 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~11 at MLABCELL_X39_Y7_N36
UE1L617 = ( !UE1L382 & ( !UE1L354 & ( (!UE1L380 & (!UE1L379 & (!UE1L353 & !UE1L381))) ) ) );


--UE1L618 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~12 at LABCELL_X37_Y7_N48
UE1L618 = ( UE1L614 & ( UE1L617 & ( (UE1L615 & (UE1L608 & (UE1L616 & UE1L613))) ) ) );


--UE1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_compare_op[1] at FF_X34_Y6_N59
--register power-up is low

UE1_R_compare_op[1] = DFFEAS(UE1L301, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L343 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_cmp_result~0 at MLABCELL_X34_Y6_N0
UE1L343 = ( UE1L618 & ( UE1L607 & ( (!UE1L122 & ((!UE1L606 & (UE1_R_compare_op[0])) # (UE1L606 & ((!UE1_R_compare_op[1]))))) # (UE1L122 & ((!UE1L606 & ((UE1_R_compare_op[1]))) # (UE1L606 & (!UE1_R_compare_op[0])))) ) ) ) # ( !UE1L618 & ( UE1L607 & ( (!UE1L122 & (UE1_R_compare_op[0])) # (UE1L122 & ((UE1_R_compare_op[1]))) ) ) ) # ( UE1L618 & ( !UE1L607 & ( (!UE1L122 & (UE1_R_compare_op[0])) # (UE1L122 & ((UE1_R_compare_op[1]))) ) ) ) # ( !UE1L618 & ( !UE1L607 & ( (!UE1L122 & (UE1_R_compare_op[0])) # (UE1L122 & ((UE1_R_compare_op[1]))) ) ) );


--UE1L601 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~11 at LABCELL_X33_Y7_N33
UE1L601 = ( !UE1_D_iw[14] & ( UE1_D_iw[13] & ( (!UE1_D_iw[15] & (!UE1_D_iw[16] & (!UE1_D_iw[12] & UE1_D_iw[11]))) ) ) );


--UE1L602 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~12 at LABCELL_X33_Y7_N36
UE1L602 = ( !UE1_D_iw[12] & ( UE1_D_iw[13] & ( (!UE1_D_iw[15] & (UE1_D_iw[11] & (UE1_D_iw[14] & !UE1_D_iw[16]))) ) ) );


--UE1L226 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X31_Y7_N42
UE1L226 = ( !UE1_D_iw[5] & ( (!UE1_D_iw[1] & (!UE1_D_iw[2] & (!UE1_D_iw[3] & !UE1_D_iw[4]))) ) );


--UE1L250 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X30_Y6_N30
UE1L250 = ( UE1L591 & ( (UE1L226) # (UE1L575) ) ) # ( !UE1L591 & ( ((UE1L575 & ((UE1L251) # (UE1L590)))) # (UE1L226) ) );


--XE1L83 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|read~0 at MLABCELL_X25_Y4_N6
XE1L83 = ( XE1_read & ( LF1_waitrequest ) ) # ( !XE1_read & ( LF1_waitrequest & ( (!TB8_mem_used[1] & SB8L1) ) ) ) # ( !XE1_read & ( !LF1_waitrequest & ( (!TB8_mem_used[1] & SB8L1) ) ) );


--LF1L124 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at MLABCELL_X25_Y4_N42
LF1L124 = ( XE1_read & ( (LF1_waitrequest & ((!XE1_write & (!LF1L183)) # (XE1_write & ((LF1_avalon_ociram_readdata_ready))))) ) ) # ( !XE1_read & ( (XE1_write & (LF1_waitrequest & LF1_avalon_ociram_readdata_ready)) ) );


--TB8L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at MLABCELL_X25_Y4_N27
TB8L12 = ( WB8_read_latency_shift_reg[0] & ( (!TB8_mem_used[1] & (SB8L1 & (!LF1L185Q))) # (TB8_mem_used[1] & (((TB8_mem_used[0])))) ) ) # ( !WB8_read_latency_shift_reg[0] & ( ((SB8L1 & (!LF1L185Q & !TB8_mem_used[1]))) # (TB8_mem_used[0]) ) );


--ZC5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X27_Y6_N15
ZC5L3 = ( ZC5_top_priority_reg[0] & ( (AC2L2 & ZC5_top_priority_reg[1]) ) ) # ( !ZC5_top_priority_reg[0] & ( (AC2L2 & ((!ZB2L15) # (ZC5_top_priority_reg[1]))) ) );


--NF1_sr[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[7] at FF_X6_Y3_N8
--register power-up is low

NF1_sr[7] = DFFEAS( , A1L5,  ,  ,  , NF1L81,  ,  , VCC);


--LF1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[5] at FF_X18_Y3_N31
--register power-up is low

LF1_MonDReg[5] = DFFEAS(LF1L113, GLOBAL(A1L23),  ,  , LF1L51,  ,  ,  ,  );


--NF1L69 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~24 at LABCELL_X7_Y3_N15
NF1L69 = ( LF1_MonDReg[5] & ( (!HE2L3 & ((!P1_irf_reg[4][1]) # ((BF1_break_readreg[5])))) # (HE2L3 & (((NF1_sr[7])))) ) ) # ( !LF1_MonDReg[5] & ( (!HE2L3 & (P1_irf_reg[4][1] & (BF1_break_readreg[5]))) # (HE2L3 & (((NF1_sr[7])))) ) );


--MF1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[7] at FF_X12_Y3_N47
--register power-up is low

MF1_jdo[7] = DFFEAS(MF1L18, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--LF1L111 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~2 at LABCELL_X17_Y3_N18
LF1L111 = ( LF1_MonAReg[2] & ( (!LF1_MonAReg[4] & (!LF1_MonAReg[3] & !LF1_jtag_ram_rd_d1)) ) );


--LF1L112 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~3 at LABCELL_X23_Y3_N51
LF1L112 = ( MF1_jdo[7] & ( (!MF1_take_action_ocimem_b) # (((LF1_jtag_ram_rd_d1 & TE2_q_a[4])) # (LF1L111)) ) ) # ( !MF1_jdo[7] & ( (MF1_take_action_ocimem_b & (((LF1_jtag_ram_rd_d1 & TE2_q_a[4])) # (LF1L111))) ) );


--XE1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[3] at FF_X22_Y3_N26
--register power-up is low

XE1_writedata[3] = DFFEAS(CC4L27, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L151 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[3]~3 at LABCELL_X24_Y3_N36
LF1L151 = ( LF1_jtag_ram_access & ( LF1_MonDReg[3] ) ) # ( !LF1_jtag_ram_access & ( XE1L102Q ) );


--CC4L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~3 at LABCELL_X24_Y3_N18
CC4L26 = (CC4_saved_grant[0] & UE1_d_writedata[2]);


--HE2L4 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_1_cpu_debug_slave_phy|virtual_state_udr~0 at MLABCELL_X6_Y1_N54
HE2L4 = ( J1_splitter_nodes_receive_3[3] & ( R1_state[8] & ( !P1_virtual_ir_scan_reg ) ) );


--NF1L70 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~25 at LABCELL_X13_Y3_N42
NF1L70 = ( LF1_MonDReg[16] & ( (!HE2L3 & ((!P1_irf_reg[4][1]) # ((BF1_break_readreg[16])))) # (HE2L3 & (((NF1_sr[18])))) ) ) # ( !LF1_MonDReg[16] & ( (!HE2L3 & (P1_irf_reg[4][1] & (BF1_break_readreg[16]))) # (HE2L3 & (((NF1_sr[18])))) ) );


--XF4_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X21_Y2_N43
--register power-up is low

XF4_altera_reset_synchronizer_int_chain[1] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , XF4L4,  ,  , VCC);


--NF1L71 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~26 at LABCELL_X13_Y3_N6
NF1L71 = ( NF1_sr[28] & ( ((!P1_irf_reg[4][1] & (LF1_MonDReg[26])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[26])))) # (HE2L3) ) ) # ( !NF1_sr[28] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & (LF1_MonDReg[26])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[26]))))) ) );


--NF1L72 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~27 at LABCELL_X13_Y3_N9
NF1L72 = ( NF1_sr[29] & ( ((!P1_irf_reg[4][1] & ((LF1_MonDReg[27]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[27]))) # (HE2L3) ) ) # ( !NF1_sr[29] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & ((LF1_MonDReg[27]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[27])))) ) );


--NF1L73 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~28 at LABCELL_X13_Y3_N24
NF1L73 = ( BF1_break_readreg[28] & ( (!HE2L3 & (((LF1_MonDReg[28])) # (P1_irf_reg[4][1]))) # (HE2L3 & (((NF1_sr[30])))) ) ) # ( !BF1_break_readreg[28] & ( (!HE2L3 & (!P1_irf_reg[4][1] & ((LF1_MonDReg[28])))) # (HE2L3 & (((NF1_sr[30])))) ) );


--LF1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[29] at FF_X17_Y3_N7
--register power-up is low

LF1_MonDReg[29] = DFFEAS(LF1L114, GLOBAL(A1L23),  ,  , LF1L51,  ,  ,  ,  );


--NF1L74 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~29 at LABCELL_X13_Y3_N27
NF1L74 = ( LF1_MonDReg[29] & ( (!HE2L3 & ((!P1_irf_reg[4][1]) # ((BF1_break_readreg[29])))) # (HE2L3 & (((NF1_sr[31])))) ) ) # ( !LF1_MonDReg[29] & ( (!HE2L3 & (P1_irf_reg[4][1] & ((BF1_break_readreg[29])))) # (HE2L3 & (((NF1_sr[31])))) ) );


--NF1L48 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[33]~30 at LABCELL_X4_Y3_N15
NF1L48 = ( J1_splitter_nodes_receive_3[3] & ( (!P1_virtual_ir_scan_reg & (R1_state[3] & ((!P1_irf_reg[4][0]) # (!P1_irf_reg[4][1])))) ) );


--NF1L75 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~31 at LABCELL_X4_Y3_N21
NF1L75 = ( BF1_break_readreg[30] & ( (LF1_MonDReg[30]) # (P1_irf_reg[4][1]) ) ) # ( !BF1_break_readreg[30] & ( (!P1_irf_reg[4][1] & LF1_MonDReg[30]) ) );


--NF1L76 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~32 at MLABCELL_X6_Y3_N12
NF1L76 = (!P1_virtual_ir_scan_reg & (R1_state[3] & (!P1_irf_reg[4][0] & J1_splitter_nodes_receive_3[3])));


--NF1L77 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~33 at LABCELL_X4_Y3_N24
NF1L77 = ( NF1_sr[31] & ( HE2L3 & ( NF1_sr[32] ) ) ) # ( !NF1_sr[31] & ( HE2L3 & ( NF1_sr[32] ) ) ) # ( NF1_sr[31] & ( !HE2L3 & ( (!NF1L48) # ((NF1L75 & NF1L76)) ) ) ) # ( !NF1_sr[31] & ( !HE2L3 & ( (NF1L75 & NF1L76) ) ) );


--NF1L78 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~34 at LABCELL_X4_Y3_N9
NF1L78 = ( NF1_sr[33] & ( ((!P1_irf_reg[4][1] & ((LF1_MonDReg[31]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[31]))) # (HE2L3) ) ) # ( !NF1_sr[33] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & ((LF1_MonDReg[31]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[31])))) ) );


--DF1_resetlatch is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|resetlatch at FF_X11_Y3_N1
--register power-up is low

DF1_resetlatch = DFFEAS(DF1L12, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--NF1L79 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~35 at LABCELL_X4_Y3_N39
NF1L79 = ( NF1_sr[34] & ( ((NF1L5 & DF1_resetlatch)) # (HE2L3) ) ) # ( !NF1_sr[34] & ( (!HE2L3 & (NF1L5 & DF1_resetlatch)) ) );


--UE1L620 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal133~0 at LABCELL_X31_Y4_N33
UE1L620 = ( !UE1_D_iw[10] & ( (!UE1_D_iw[8] & (UE1_D_iw[6] & (!UE1_D_iw[9] & !UE1_D_iw[7]))) ) );


--UE1L821 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X30_Y6_N15
UE1L821 = ( UE1L620 & ( (!UE1_R_ctrl_wrctl_inst & ((UE1_W_estatus_reg))) # (UE1_R_ctrl_wrctl_inst & (UE1L476Q)) ) ) # ( !UE1L620 & ( UE1_W_estatus_reg ) );


--UE1L621 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal134~0 at LABCELL_X31_Y4_N21
UE1L621 = ( !UE1_D_iw[10] & ( (UE1_D_iw[7] & (!UE1_D_iw[9] & !UE1_D_iw[8])) ) );


--UE1L503 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[21]~0 at LABCELL_X35_Y6_N45
UE1L503 = ( UE1L745 ) # ( !UE1L745 & ( UE1L746 ) );


--WB8_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[8] at FF_X25_Y3_N28
--register power-up is low

WB8_av_readdata_pre[8] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[8],  ,  , VCC);


--UE1L630 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[8]~12 at LABCELL_X31_Y4_N3
UE1L630 = ( WB8_av_readdata_pre[8] & ( (!UE1_intr_req & (((VF1_q_a[8] & AC7L2)) # (AC6L2))) ) ) # ( !WB8_av_readdata_pre[8] & ( (!UE1_intr_req & (VF1_q_a[8] & AC7L2)) ) );


--WB8_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[9] at FF_X29_Y4_N52
--register power-up is low

WB8_av_readdata_pre[9] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[9],  ,  , VCC);


--UE1L631 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[9]~13 at LABCELL_X31_Y4_N54
UE1L631 = ( WB8_av_readdata_pre[9] & ( (!UE1_intr_req & (((VF1_q_a[9] & AC7L2)) # (AC6L2))) ) ) # ( !WB8_av_readdata_pre[9] & ( (!UE1_intr_req & (VF1_q_a[9] & AC7L2)) ) );


--WB8_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[10] at FF_X30_Y3_N31
--register power-up is low

WB8_av_readdata_pre[10] = DFFEAS(WB8L13, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L632 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[10]~14 at LABCELL_X31_Y4_N57
UE1L632 = ( WB8_av_readdata_pre[10] & ( (!UE1_intr_req & (((VF1_q_a[10] & AC7L2)) # (AC6L2))) ) ) # ( !WB8_av_readdata_pre[10] & ( (!UE1_intr_req & (VF1_q_a[10] & AC7L2)) ) );


--WB8_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[6] at FF_X25_Y3_N52
--register power-up is low

WB8_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[6],  ,  , VCC);


--UE1L628 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[6]~15 at LABCELL_X31_Y4_N39
UE1L628 = ( !UE1_intr_req & ( WB8_av_readdata_pre[6] & ( ((VF1_q_a[6] & AC7L2)) # (AC6L2) ) ) ) # ( !UE1_intr_req & ( !WB8_av_readdata_pre[6] & ( (VF1_q_a[6] & AC7L2) ) ) );


--WB8_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[7] at FF_X25_Y3_N22
--register power-up is low

WB8_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[7],  ,  , VCC);


--UE1L629 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[7]~16 at LABCELL_X31_Y5_N3
UE1L629 = ( WB8_av_readdata_pre[7] & ( (!UE1_intr_req & (((VF1_q_a[7] & AC7L2)) # (AC6L2))) ) ) # ( !WB8_av_readdata_pre[7] & ( (!UE1_intr_req & (VF1_q_a[7] & AC7L2)) ) );


--UE1L603 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~13 at MLABCELL_X34_Y7_N42
UE1L603 = ( UE1_D_iw[14] & ( UE1_D_iw[12] & ( (UE1_D_iw[16] & (!UE1_D_iw[15] & (!UE1_D_iw[11] & UE1_D_iw[13]))) ) ) );


--UE1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_op_wrctl at LABCELL_X30_Y6_N9
UE1_D_op_wrctl = ( UE1L603 & ( UE1L575 ) );


--UE1L825 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_ienable_reg_nxt~0 at LABCELL_X30_Y6_N21
UE1L825 = ( UE1_D_iw[6] & ( (UE1L621 & (UE1_R_ctrl_wrctl_inst & UE1_E_valid_from_R)) ) );


--AF1L14 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at MLABCELL_X6_Y3_N24
AF1L14 = ( XE1_address[0] & ( LF1L180 & ( (!XE1_address[3] & (!XE1_address[2] & (!XE1_address[1] & AF1L1))) ) ) );


--V2L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|LessThan0~0 at LABCELL_X22_Y2_N30
V2L57 = ( RB3_counter_reg_bit[2] & ( RB3_counter_reg_bit[3] ) ) # ( !RB3_counter_reg_bit[2] & ( (RB3_counter_reg_bit[3] & ((RB3_counter_reg_bit[0]) # (RB3_counter_reg_bit[1]))) ) );


--V2L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|LessThan0~1 at MLABCELL_X25_Y2_N54
V2L58 = ( !NB3_b_full & ( !RB3_counter_reg_bit[5] & ( (!RB3L33Q & !V2L57) ) ) );


--V2L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|ien_AE~0 at LABCELL_X27_Y2_N48
V2L77 = ( V2L63 & ( UE1_W_alu_result[2] & ( V2L68 ) ) );


--EB2L58Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X23_Y2_N44
--register power-up is low

EB2L58Q = AMPP_FUNCTION(A1L23, EB2L57, !WF2_r_sync_rst);


--V2_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|read_0 at FF_X27_Y2_N14
--register power-up is low

V2_read_0 = DFFEAS(V2L73, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--V2L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|pause_irq~0 at LABCELL_X23_Y2_N57
V2L81 = ( V2_read_0 & ( (EB2L58Q & NB4_b_non_empty) ) ) # ( !V2_read_0 & ( ((EB2L58Q & NB4_b_non_empty)) # (V2_pause_irq) ) );


--V2L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|LessThan1~0 at LABCELL_X24_Y2_N54
V2L59 = ( V2L18 & ( ((V2L26) # (V2L22)) # (RB4_counter_reg_bit[0]) ) );


--V2L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|LessThan1~1 at LABCELL_X23_Y2_N24
V2L60 = ( !V2L59 & ( !V2L14 & ( (!V2L10 & (!V2L6 & !V2L2)) ) ) );


--XE1L79 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata~0 at LABCELL_X22_Y3_N48
XE1L79 = ( XE1_address[0] & ( TE2_q_a[0] & ( (!XE1_address[8]) # ((!AF1_oci_ienable[0] & AF1L2)) ) ) ) # ( !XE1_address[0] & ( TE2_q_a[0] & ( (!XE1_address[8]) # ((AF1L2 & DF1_monitor_error)) ) ) ) # ( XE1_address[0] & ( !TE2_q_a[0] & ( (XE1_address[8] & (!AF1_oci_ienable[0] & AF1L2)) ) ) ) # ( !XE1_address[0] & ( !TE2_q_a[0] & ( (XE1_address[8] & (AF1L2 & DF1_monitor_error)) ) ) );


--TB9L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~2 at MLABCELL_X25_Y6_N30
TB9L11 = ( TB9_mem_used[0] & ( WB9_read_latency_shift_reg[0] & ( ((EB2_rst1 & (TB9L16 & !CC5_WideOr1))) # (TB9L15Q) ) ) ) # ( !TB9_mem_used[0] & ( WB9_read_latency_shift_reg[0] & ( (EB2_rst1 & (TB9L16 & (!CC5_WideOr1 & !TB9L15Q))) ) ) ) # ( TB9_mem_used[0] & ( !WB9_read_latency_shift_reg[0] ) ) # ( !TB9_mem_used[0] & ( !WB9_read_latency_shift_reg[0] & ( (EB2_rst1 & (TB9L16 & (!CC5_WideOr1 & !TB9L15Q))) ) ) );


--MF1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[19] at FF_X13_Y3_N23
--register power-up is low

MF1_jdo[19] = DFFEAS(MF1L38, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--MF1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[18] at FF_X13_Y3_N20
--register power-up is low

MF1_jdo[18] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[18],  ,  , VCC);


--DF1L2 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|break_on_reset~0 at LABCELL_X18_Y4_N33
DF1L2 = ( DF1_break_on_reset & ( MF1_jdo[18] & ( MF1_jdo[19] ) ) ) # ( !DF1_break_on_reset & ( MF1_jdo[18] & ( MF1_jdo[19] ) ) ) # ( DF1_break_on_reset & ( !MF1_jdo[18] ) ) # ( !DF1_break_on_reset & ( !MF1_jdo[18] & ( MF1_jdo[19] ) ) );


--ME6_din_s1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X18_Y5_N53
--register power-up is low

ME6_din_s1 = DFFEAS(ME6L2, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AF1L13 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_single_step_mode~0 at LABCELL_X22_Y3_N18
AF1L13 = ( AF1_oci_single_step_mode & ( XE1_writedata[3] ) ) # ( !AF1_oci_single_step_mode & ( XE1_writedata[3] & ( AF1L15 ) ) ) # ( AF1_oci_single_step_mode & ( !XE1_writedata[3] & ( !AF1L15 ) ) );


--AF1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[1] at FF_X22_Y3_N47
--register power-up is low

AF1_oci_ienable[1] = DFFEAS(AF1L8, GLOBAL(A1L23), !WF2_r_sync_rst,  , AF1L14,  ,  ,  ,  );


--XE1L80 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata~1 at LABCELL_X22_Y3_N36
XE1L80 = ( AF1_oci_ienable[1] & ( XE1_address[8] & ( (DF1_monitor_ready & (AF1L2 & !XE1_address[0])) ) ) ) # ( !AF1_oci_ienable[1] & ( XE1_address[8] & ( (AF1L2 & ((XE1_address[0]) # (DF1_monitor_ready))) ) ) ) # ( AF1_oci_ienable[1] & ( !XE1_address[8] & ( TE2_q_a[1] ) ) ) # ( !AF1_oci_ienable[1] & ( !XE1_address[8] & ( TE2_q_a[1] ) ) );


--DF1_monitor_go is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|monitor_go at FF_X16_Y3_N14
--register power-up is low

DF1_monitor_go = DFFEAS(DF1L8, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AF1_oci_ienable[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[26] at FF_X22_Y3_N31
--register power-up is low

AF1_oci_ienable[26] = DFFEAS(AF1L10, GLOBAL(A1L23), !WF2_r_sync_rst,  , AF1L14,  ,  ,  ,  );


--XE1L81 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata~2 at LABCELL_X16_Y3_N48
XE1L81 = (AF1L2 & ((!XE1_address[0] & (DF1_monitor_go)) # (XE1_address[0] & ((AF1_oci_ienable[26])))));


--XE1L82 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata~3 at LABCELL_X16_Y3_N18
XE1L82 = ( XE1_address[0] & ( (AF1L2 & AF1_oci_ienable[26]) ) ) # ( !XE1_address[0] & ( (AF1L2 & AF1_oci_single_step_mode) ) );


--AF1L11 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_reg_readdata~0 at LABCELL_X16_Y3_N27
AF1L11 = ( AF1_oci_ienable[26] & ( (XE1_address[0] & AF1L2) ) );


--UE1L559 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[23]~0 at LABCELL_X33_Y5_N24
UE1L559 = ( UE1_D_iw[4] ) # ( !UE1_D_iw[4] & ( (!UE1L234 & !UE1L232) ) );


--UE1L384 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_mem_byte_en[2]~2 at LABCELL_X31_Y3_N18
UE1L384 = ( UE1L118 & ( (!UE1L114) # ((UE1L233) # (UE1L235)) ) ) # ( !UE1L118 & ( !UE1L235 $ (!UE1L233) ) );


--UE1L385 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_mem_byte_en[3]~3 at LABCELL_X31_Y3_N21
UE1L385 = ( UE1L118 & ( ((UE1L233) # (UE1L235)) # (UE1L114) ) ) # ( !UE1L118 & ( !UE1L235 $ (!UE1L233) ) );


--ZC5L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X27_Y6_N54
ZC5L6 = ( CC5_saved_grant[1] & ( CC5_saved_grant[0] & ( (WB9L4 & ((ZB2L15) # (AC2L2))) ) ) ) # ( !CC5_saved_grant[1] & ( CC5_saved_grant[0] & ( (!ZB2L15 & (AC2L2 & ((!CC5_packet_in_progress)))) # (ZB2L15 & (((WB9L4)))) ) ) ) # ( CC5_saved_grant[1] & ( !CC5_saved_grant[0] & ( (!AC2L2 & (((ZB2L15 & !CC5_packet_in_progress)))) # (AC2L2 & (WB9L4)) ) ) ) # ( !CC5_saved_grant[1] & ( !CC5_saved_grant[0] & ( (!CC5_packet_in_progress & ((ZB2L15) # (AC2L2))) ) ) );


--VB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg~0 at LABCELL_X27_Y4_N12
VB4L12 = ( VB4_address_reg[1] & ( TB7_mem_used[1] ) ) # ( VB4_address_reg[1] & ( !TB7_mem_used[1] & ( (WB7L1 & T2L72) ) ) ) # ( !VB4_address_reg[1] & ( !TB7_mem_used[1] & ( (!WB7L1) # (!T2L72) ) ) );


--VB4L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|endofpacket_reg~0 at LABCELL_X24_Y6_N45
VB4L41 = ( VB4_use_reg & ( VB4_endofpacket_reg ) ) # ( !VB4_use_reg );


--UE1L765 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_lo[1]~4 at LABCELL_X33_Y5_N27
UE1L765 = ( UE1L769 & ( (!UE1_R_ctrl_force_src2_zero & (!UE1L703Q & UD4_q_b[1])) ) ) # ( !UE1L769 & ( (!UE1_R_ctrl_force_src2_zero & (!UE1L703Q & UE1_D_iw[7])) ) );


--UE1L764 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_lo[0]~5 at LABCELL_X33_Y5_N18
UE1L764 = ( !UE1L703Q & ( (!UE1_R_ctrl_force_src2_zero & ((!UE1L769 & ((UE1_D_iw[6]))) # (UE1L769 & (UD4_q_b[0])))) ) );


--ND1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at LABCELL_X11_Y9_N48
ND1L587 = ( !ND1_D_iw[5] & ( !ND1_D_iw[1] & ( (!ND1_D_iw[2] & (!ND1_D_iw[3] & (!ND1_D_iw[0] & !ND1_D_iw[4]))) ) ) );


--ND1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X12_Y9_N30
ND1L204 = ( ND1_D_iw[2] & ( ND1_D_iw[0] & ( (ND1_D_iw[1] & ((!ND1_D_iw[4]) # (!ND1_D_iw[3]))) ) ) ) # ( !ND1_D_iw[2] & ( ND1_D_iw[0] & ( ((!ND1_D_iw[5] & (!ND1_D_iw[4] & !ND1_D_iw[3]))) # (ND1_D_iw[1]) ) ) ) # ( ND1_D_iw[2] & ( !ND1_D_iw[0] & ( (!ND1_D_iw[1] & ((!ND1_D_iw[5]) # ((ND1_D_iw[3]) # (ND1_D_iw[4])))) ) ) ) # ( !ND1_D_iw[2] & ( !ND1_D_iw[0] & ( (!ND1_D_iw[1] & ((!ND1_D_iw[5]) # ((!ND1_D_iw[4]) # (!ND1_D_iw[3])))) ) ) );


--ND1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at MLABCELL_X8_Y10_N54
ND1L255 = (!ND1L204 & (ND1_D_iw[18])) # (ND1L204 & ((ND1_D_iw[23])));


--ND1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at MLABCELL_X8_Y10_N0
ND1L256 = ( ND1L587 & ( ND1L222 ) ) # ( !ND1L587 & ( ND1L222 & ( (ND1L255 & (!ND1L575 & ND1L220)) ) ) ) # ( ND1L587 & ( !ND1L222 ) ) # ( !ND1L587 & ( !ND1L222 & ( (ND1L255 & (ND1L220 & ((!ND1L212) # (!ND1L575)))) ) ) );


--ND1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2 at MLABCELL_X8_Y10_N12
ND1L253 = ( ND1_D_iw[22] & ( (ND1L204) # (ND1_D_iw[17]) ) ) # ( !ND1_D_iw[22] & ( (ND1_D_iw[17] & !ND1L204) ) );


--ND1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3 at MLABCELL_X8_Y10_N21
ND1L254 = ( ND1L587 & ( ND1L253 ) ) # ( !ND1L587 & ( ND1L253 ) ) # ( ND1L587 & ( !ND1L253 ) ) # ( !ND1L587 & ( !ND1L253 & ( (!ND1L220) # ((ND1L575 & ((ND1L222) # (ND1L212)))) ) ) );


--ND1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4 at MLABCELL_X8_Y10_N48
ND1L257 = (!ND1L204 & ((ND1_D_iw[19]))) # (ND1L204 & (ND1_D_iw[24]));


--ND1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5 at MLABCELL_X8_Y10_N18
ND1L258 = ( ND1L587 & ( ND1L257 ) ) # ( !ND1L587 & ( ND1L257 ) ) # ( ND1L587 & ( !ND1L257 ) ) # ( !ND1L587 & ( !ND1L257 & ( (!ND1L220) # ((ND1L575 & ((ND1L222) # (ND1L212)))) ) ) );


--ND1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~6 at MLABCELL_X8_Y10_N57
ND1L261 = ( ND1_D_iw[26] & ( (ND1_D_iw[21]) # (ND1L204) ) ) # ( !ND1_D_iw[26] & ( (!ND1L204 & ND1_D_iw[21]) ) );


--ND1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~7 at MLABCELL_X8_Y10_N33
ND1L262 = ( ND1L587 & ( ND1L261 ) ) # ( !ND1L587 & ( ND1L261 ) ) # ( ND1L587 & ( !ND1L261 ) ) # ( !ND1L587 & ( !ND1L261 & ( (!ND1L220) # ((ND1L575 & ((ND1L222) # (ND1L212)))) ) ) );


--ND1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~8 at MLABCELL_X8_Y10_N51
ND1L259 = ( ND1_D_iw[25] & ( (ND1_D_iw[20]) # (ND1L204) ) ) # ( !ND1_D_iw[25] & ( (!ND1L204 & ND1_D_iw[20]) ) );


--ND1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~9 at MLABCELL_X8_Y10_N30
ND1L260 = ( ND1L587 & ( ND1L259 ) ) # ( !ND1L587 & ( ND1L259 ) ) # ( ND1L587 & ( !ND1L259 ) ) # ( !ND1L587 & ( !ND1L259 & ( (!ND1L220) # ((ND1L575 & ((ND1L222) # (ND1L212)))) ) ) );


--ND1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13 at LABCELL_X7_Y9_N24
ND1L588 = ( ND1_D_iw[0] & ( !ND1_D_iw[3] & ( (!ND1_D_iw[5] & (!ND1_D_iw[1] & (!ND1_D_iw[4] & !ND1_D_iw[2]))) ) ) );


--ND1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X11_Y9_N39
ND1L305 = ( !ND1L695 & ( (!ND1L588 & !ND1L306) ) );


--ND1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at MLABCELL_X8_Y10_N6
ND1_D_wr_dst_reg = ( ND1L256 & ( ND1L305 ) ) # ( !ND1L256 & ( ND1L305 & ( (((ND1L260) # (ND1L262)) # (ND1L254)) # (ND1L258) ) ) );


--VB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|out_valid~0 at LABCELL_X19_Y7_N0
VB1L35 = ( VC2L15 & ( (SB2_rp_valid & ((!TB2_mem[0][41]) # (TB2_mem[0][77]))) ) ) # ( !VC2L15 & ( SB2_rp_valid ) );


--TC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~0 at MLABCELL_X21_Y8_N30
TC1L30 = ( TB2_mem[0][41] & ( T1_avalon_readdata[7] & ( (VB1_data_reg[7]) # (VC2L15) ) ) ) # ( !TB2_mem[0][41] & ( T1_avalon_readdata[7] & ( VC2L15 ) ) ) # ( TB2_mem[0][41] & ( !T1_avalon_readdata[7] & ( VB1_data_reg[7] ) ) );


--AC4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0 at LABCELL_X17_Y6_N39
AC4L1 = ( TB4_mem[0][73] & ( (WB4_read_latency_shift_reg[0] & !TB4_mem[0][55]) ) ) # ( !TB4_mem[0][73] & ( WB4_read_latency_shift_reg[0] ) );


--WB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X18_Y6_N8
--register power-up is low

WB3_av_readdata_pre[30] = DFFEAS(CC1_src_data[38], GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--TC1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at LABCELL_X17_Y6_N30
TC1L45 = ( WB3_av_readdata_pre[30] & ( !TB3_mem[0][74] & ( WB3_read_latency_shift_reg[0] ) ) );


--TC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~1 at LABCELL_X13_Y5_N27
TC1L31 = ( WB1_av_readdata_pre[7] & ( (!TC1L45 & (!WB1_read_latency_shift_reg[0] & ((!AC4L1) # (!WB4_av_readdata_pre[7])))) ) ) # ( !WB1_av_readdata_pre[7] & ( (!TC1L45 & ((!AC4L1) # (!WB4_av_readdata_pre[7]))) ) );


--TC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~2 at MLABCELL_X15_Y9_N48
TC1L32 = ( VB1L35 & ( (!TC1L31) # (((UF1_q_a[7] & AC5L1)) # (TC1L30)) ) ) # ( !VB1L35 & ( (!TC1L31) # ((UF1_q_a[7] & AC5L1)) ) );


--ND1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X15_Y8_N1
--register power-up is low

ND1_av_ld_byte1_data[7] = DFFEAS(ND1L926, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L897,  ,  ,  ,  );


--ND1L977 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X16_Y9_N9
ND1L977 = ( ND1_av_ld_align_cycle[1] & ( (!ND1L871Q & (ND1_W_alu_result[1] & (ND1_av_ld_aligning_data & ND1_W_alu_result[0]))) ) ) # ( !ND1_av_ld_align_cycle[1] & ( (ND1_av_ld_aligning_data & (((!ND1L871Q & ND1_W_alu_result[0])) # (ND1_W_alu_result[1]))) ) );


--ND1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0 at LABCELL_X16_Y9_N36
ND1L882 = ( ND1L871Q & ( ND1_W_alu_result[1] & ( (!ND1_av_ld_aligning_data) # (!ND1_av_ld_align_cycle[1]) ) ) ) # ( !ND1L871Q & ( ND1_W_alu_result[1] & ( (!ND1_av_ld_aligning_data) # ((!ND1_av_ld_align_cycle[1]) # (ND1_W_alu_result[0])) ) ) ) # ( ND1L871Q & ( !ND1_W_alu_result[1] & ( !ND1_av_ld_aligning_data ) ) ) # ( !ND1L871Q & ( !ND1_W_alu_result[1] & ( (!ND1_av_ld_aligning_data) # ((!ND1_av_ld_align_cycle[1] & ND1_W_alu_result[0])) ) ) );


--WB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X11_Y8_N17
--register power-up is low

WB4_av_readdata_pre[22] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[22],  ,  , VCC);


--ND1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~17 at LABCELL_X11_Y8_N27
ND1L644 = ( !ND1_intr_req & ( (!AC5L2 & (AC4L2 & (WB4_av_readdata_pre[22]))) # (AC5L2 & (((AC4L2 & WB4_av_readdata_pre[22])) # (UF1_q_a[22]))) ) );


--WB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X16_Y8_N50
--register power-up is low

WB4_av_readdata_pre[23] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[23],  ,  , VCC);


--ND1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~18 at LABCELL_X11_Y8_N36
ND1L645 = ( UF1_q_a[23] & ( (!ND1_intr_req & (((AC4L2 & WB4_av_readdata_pre[23])) # (AC5L2))) ) ) # ( !UF1_q_a[23] & ( (AC4L2 & (!ND1_intr_req & WB4_av_readdata_pre[23])) ) );


--WB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X13_Y8_N44
--register power-up is low

WB4_av_readdata_pre[24] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[24],  ,  , VCC);


--ND1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~19 at LABCELL_X13_Y8_N0
ND1L646 = ( WB4_av_readdata_pre[24] & ( (!ND1_intr_req & (((AC5L2 & UF1_q_a[24])) # (AC4L2))) ) ) # ( !WB4_av_readdata_pre[24] & ( (AC5L2 & (UF1_q_a[24] & !ND1_intr_req)) ) );


--WB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X16_Y8_N46
--register power-up is low

WB4_av_readdata_pre[25] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[25],  ,  , VCC);


--ND1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~20 at LABCELL_X12_Y8_N27
ND1L647 = ( AC4L2 & ( (!ND1_intr_req & (((AC5L2 & UF1_q_a[25])) # (WB4_av_readdata_pre[25]))) ) ) # ( !AC4L2 & ( (AC5L2 & (!ND1_intr_req & UF1_q_a[25])) ) );


--WB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X16_Y8_N52
--register power-up is low

WB4_av_readdata_pre[26] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[26],  ,  , VCC);


--ND1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~21 at LABCELL_X12_Y8_N9
ND1L648 = ( AC4L2 & ( (!ND1_intr_req & (((AC5L2 & UF1_q_a[26])) # (WB4_av_readdata_pre[26]))) ) ) # ( !AC4L2 & ( (AC5L2 & (!ND1_intr_req & UF1_q_a[26])) ) );


--ND1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at MLABCELL_X6_Y9_N57
ND1L242 = ( ND1_D_iw[15] & ( ND1_D_iw[12] ) ) # ( !ND1_D_iw[15] & ( (ND1_D_iw[11] & (ND1_D_iw[12] & !ND1_D_iw[16])) ) );


--ND1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at MLABCELL_X6_Y9_N54
ND1L243 = ( ND1_D_iw[14] & ( (!ND1_D_iw[13] & (ND1L242 & ND1L575)) ) );


--ND1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X12_Y9_N39
ND1L221 = ( !ND1L223 & ( !ND1L586 & ( (!ND1L224 & !ND1L225) ) ) );


--ND1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at MLABCELL_X8_Y9_N51
ND1L604 = ( ND1_D_iw[15] & ( !ND1_D_iw[12] & ( (ND1_D_iw[13] & (!ND1_D_iw[14] & (ND1_D_iw[16] & !ND1_D_iw[11]))) ) ) );


--ND1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at MLABCELL_X8_Y9_N9
ND1L605 = ( ND1_D_iw[16] & ( ND1_D_iw[11] & ( (ND1_D_iw[13] & (!ND1_D_iw[12] & (!ND1_D_iw[14] & ND1_D_iw[15]))) ) ) );


--ND1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X11_Y9_N27
ND1L237 = ( !ND1L587 & ( (!ND1L584 & ((!ND1L575) # (!ND1L239))) ) );


--ND1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X11_Y9_N42
ND1L238 = ( ND1L575 & ( ND1L585 ) ) # ( !ND1L575 & ( ND1L585 ) ) # ( ND1L575 & ( !ND1L585 & ( (!ND1L221) # (((!ND1L237) # (ND1L212)) # (ND1L240)) ) ) ) # ( !ND1L575 & ( !ND1L585 & ( (!ND1L221) # (!ND1L237) ) ) );


--ND1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~1 at LABCELL_X16_Y9_N18
ND1L831 = ( ND1_av_ld_byte0_data[3] & ( ((!ND1_R_ctrl_rd_ctl_reg & (!ND1_R_ctrl_br_cmp & ND1_W_alu_result[3]))) # (ND1_R_ctrl_ld) ) ) # ( !ND1_av_ld_byte0_data[3] & ( (!ND1_R_ctrl_rd_ctl_reg & (!ND1_R_ctrl_br_cmp & (!ND1_R_ctrl_ld & ND1_W_alu_result[3]))) ) );


--ND1L766 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X7_Y9_N51
ND1L766 = ( ND1L204 ) # ( !ND1L204 & ( (((ND1L772Q & ND1L695)) # (ND1L306)) # (ND1L767) ) );


--ND1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at MLABCELL_X6_Y9_N51
ND1L247 = ( !ND1_D_iw[11] & ( (!ND1_D_iw[14] & ((!ND1_D_iw[16]))) # (ND1_D_iw[14] & (ND1_D_iw[15])) ) );


--ND1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at MLABCELL_X6_Y9_N48
ND1L248 = ( ND1_D_iw[12] & ( (!ND1_D_iw[13] & (ND1L575 & ND1L247)) ) );


--ND1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X7_Y10_N24
ND1L219 = ( ND1_D_iw[2] & ( !ND1_D_iw[0] & ( (!ND1_D_iw[1] & (ND1_D_iw[5] & ((ND1_D_iw[3]) # (ND1_D_iw[4])))) ) ) );


--ND1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X9_Y9_N6
ND1L210 = ( !ND1L215 & ( !ND1L598 & ( (!ND1L599 & (!ND1L213 & !ND1L214)) ) ) );


--ND1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at MLABCELL_X8_Y9_N36
ND1L216 = ( !ND1L604 & ( (!ND1L601 & (!ND1L605 & (!ND1L602 & !ND1L600))) ) );


--ND1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X10_Y9_N57
ND1L217 = ( ND1L591 & ( !ND1L588 & ( !ND1L575 ) ) ) # ( !ND1L591 & ( !ND1L588 & ( (!ND1L590) # (!ND1L575) ) ) );


--ND1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X11_Y9_N18
ND1L218 = ( ND1L210 & ( ND1L221 & ( (!ND1L217) # ((!ND1L237) # ((ND1L575 & !ND1L216))) ) ) ) # ( !ND1L210 & ( ND1L221 & ( ((!ND1L217) # (!ND1L237)) # (ND1L575) ) ) ) # ( ND1L210 & ( !ND1L221 ) ) # ( !ND1L210 & ( !ND1L221 ) );


--ND1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14 at LABCELL_X7_Y9_N30
ND1L589 = ( !ND1_D_iw[3] & ( ND1_D_iw[4] & ( (!ND1_D_iw[5] & (ND1_D_iw[1] & (!ND1_D_iw[0] & ND1_D_iw[2]))) ) ) );


--ND1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X11_Y9_N24
ND1L341 = ( ND1L203 & ( ND1_R_valid ) ) # ( !ND1L203 & ( (ND1_R_valid & (((ND1L575 & ND1L202)) # (ND1L201))) ) );


--ND1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~2 at LABCELL_X16_Y9_N0
ND1L832 = ( ND1_W_alu_result[4] & ( ND1_av_ld_byte0_data[4] & ( ((!ND1_R_ctrl_br_cmp & !ND1_R_ctrl_rd_ctl_reg)) # (ND1_R_ctrl_ld) ) ) ) # ( !ND1_W_alu_result[4] & ( ND1_av_ld_byte0_data[4] & ( ND1_R_ctrl_ld ) ) ) # ( ND1_W_alu_result[4] & ( !ND1_av_ld_byte0_data[4] & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp & !ND1_R_ctrl_rd_ctl_reg)) ) ) );


--ND1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~3 at LABCELL_X9_Y10_N18
ND1L833 = ( ND1_R_ctrl_br_cmp & ( ND1_av_ld_byte0_data[5] & ( ND1_R_ctrl_ld ) ) ) # ( !ND1_R_ctrl_br_cmp & ( ND1_av_ld_byte0_data[5] & ( ((!ND1_R_ctrl_rd_ctl_reg & ND1_W_alu_result[5])) # (ND1_R_ctrl_ld) ) ) ) # ( !ND1_R_ctrl_br_cmp & ( !ND1_av_ld_byte0_data[5] & ( (!ND1_R_ctrl_rd_ctl_reg & (!ND1_R_ctrl_ld & ND1_W_alu_result[5])) ) ) );


--ND1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X15_Y8_N55
--register power-up is low

ND1_av_ld_byte1_data[0] = DFFEAS(ND1L898, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L897,  ,  ,  ,  );


--ND1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~4 at LABCELL_X13_Y9_N3
ND1L836 = ( ND1_R_ctrl_rd_ctl_reg & ( (ND1_R_ctrl_ld & ND1_av_ld_byte1_data[0]) ) ) # ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (ND1_W_alu_result[8] & (!ND1_R_ctrl_br_cmp))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte1_data[0])))) ) );


--ND1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X15_Y8_N59
--register power-up is low

ND1_av_ld_byte1_data[1] = DFFEAS(ND1L902, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L897,  ,  ,  ,  );


--ND1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~5 at LABCELL_X16_Y9_N42
ND1L837 = ( ND1_R_ctrl_ld & ( ND1_R_ctrl_rd_ctl_reg & ( ND1_av_ld_byte1_data[1] ) ) ) # ( ND1_R_ctrl_ld & ( !ND1_R_ctrl_rd_ctl_reg & ( ND1_av_ld_byte1_data[1] ) ) ) # ( !ND1_R_ctrl_ld & ( !ND1_R_ctrl_rd_ctl_reg & ( (ND1_W_alu_result[9] & !ND1_R_ctrl_br_cmp) ) ) );


--ND1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X15_Y8_N38
--register power-up is low

ND1_av_ld_byte1_data[2] = DFFEAS(ND1L906, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L897,  ,  ,  ,  );


--ND1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~6 at LABCELL_X9_Y10_N24
ND1L838 = ( ND1_R_ctrl_br_cmp & ( ND1_W_alu_result[10] & ( (ND1_R_ctrl_ld & ND1_av_ld_byte1_data[2]) ) ) ) # ( !ND1_R_ctrl_br_cmp & ( ND1_W_alu_result[10] & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_rd_ctl_reg)) # (ND1_R_ctrl_ld & ((ND1_av_ld_byte1_data[2]))) ) ) ) # ( ND1_R_ctrl_br_cmp & ( !ND1_W_alu_result[10] & ( (ND1_R_ctrl_ld & ND1_av_ld_byte1_data[2]) ) ) ) # ( !ND1_R_ctrl_br_cmp & ( !ND1_W_alu_result[10] & ( (ND1_R_ctrl_ld & ND1_av_ld_byte1_data[2]) ) ) );


--WB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X15_Y6_N34
--register power-up is low

WB4_av_readdata_pre[17] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[17],  ,  , VCC);


--ND1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~22 at LABCELL_X12_Y8_N30
ND1L639 = ( WB4_av_readdata_pre[17] & ( (((AC5L2 & UF1_q_a[17])) # (AC4L2)) # (ND1_intr_req) ) ) # ( !WB4_av_readdata_pre[17] & ( ((AC5L2 & UF1_q_a[17])) # (ND1_intr_req) ) );


--ND1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X15_Y8_N41
--register power-up is low

ND1_av_ld_byte1_data[5] = DFFEAS(ND1L919, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L897,  ,  ,  ,  );


--ND1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~7 at LABCELL_X9_Y10_N9
ND1L841 = ( ND1_W_alu_result[13] & ( ND1_R_ctrl_rd_ctl_reg & ( (ND1_av_ld_byte1_data[5] & ND1_R_ctrl_ld) ) ) ) # ( !ND1_W_alu_result[13] & ( ND1_R_ctrl_rd_ctl_reg & ( (ND1_av_ld_byte1_data[5] & ND1_R_ctrl_ld) ) ) ) # ( ND1_W_alu_result[13] & ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp)) # (ND1_R_ctrl_ld & ((ND1_av_ld_byte1_data[5]))) ) ) ) # ( !ND1_W_alu_result[13] & ( !ND1_R_ctrl_rd_ctl_reg & ( (ND1_av_ld_byte1_data[5] & ND1_R_ctrl_ld) ) ) );


--WB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X11_Y8_N13
--register power-up is low

WB4_av_readdata_pre[19] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[19],  ,  , VCC);


--ND1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~23 at LABCELL_X11_Y8_N24
ND1L641 = ( ND1L286 & ( (!AC5L2 & (AC4L2 & (WB4_av_readdata_pre[19]))) # (AC5L2 & (((AC4L2 & WB4_av_readdata_pre[19])) # (UF1_q_a[19]))) ) ) # ( !ND1L286 );


--ND1L834 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~8 at LABCELL_X9_Y10_N12
ND1L834 = ( ND1_R_ctrl_br_cmp & ( ND1_av_ld_byte0_data[6] & ( ND1_R_ctrl_ld ) ) ) # ( !ND1_R_ctrl_br_cmp & ( ND1_av_ld_byte0_data[6] & ( ((ND1_W_alu_result[6] & !ND1_R_ctrl_rd_ctl_reg)) # (ND1_R_ctrl_ld) ) ) ) # ( !ND1_R_ctrl_br_cmp & ( !ND1_av_ld_byte0_data[6] & ( (!ND1_R_ctrl_ld & (ND1_W_alu_result[6] & !ND1_R_ctrl_rd_ctl_reg)) ) ) );


--WB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X10_Y6_N55
--register power-up is low

WB4_av_readdata_pre[18] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[18],  ,  , VCC);


--ND1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~24 at LABCELL_X11_Y8_N6
ND1L640 = ( AC5L2 & ( ND1L1050 ) ) # ( !AC5L2 & ( ND1L1050 ) ) # ( AC5L2 & ( !ND1L1050 & ( (!ND1_intr_req & (((AC4L2 & WB4_av_readdata_pre[18])) # (UF1_q_a[18]))) ) ) ) # ( !AC5L2 & ( !ND1L1050 & ( (AC4L2 & (WB4_av_readdata_pre[18] & !ND1_intr_req)) ) ) );


--ND1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X15_Y8_N5
--register power-up is low

ND1_av_ld_byte1_data[4] = DFFEAS(ND1L915, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L897,  ,  ,  ,  );


--ND1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~9 at LABCELL_X16_Y10_N36
ND1L840 = ( ND1_W_alu_result[12] & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp & ((!ND1_R_ctrl_rd_ctl_reg)))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte1_data[4])))) ) ) # ( !ND1_W_alu_result[12] & ( (ND1_R_ctrl_ld & ND1_av_ld_byte1_data[4]) ) );


--ND1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X16_Y9_N17
--register power-up is low

ND1_av_ld_byte1_data[3] = DFFEAS(ND1L910, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L897,  ,  ,  ,  );


--ND1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~10 at LABCELL_X16_Y9_N21
ND1L839 = ( ND1_W_alu_result[11] & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_rd_ctl_reg & (!ND1_R_ctrl_br_cmp))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte1_data[3])))) ) ) # ( !ND1_W_alu_result[11] & ( (ND1_av_ld_byte1_data[3] & ND1_R_ctrl_ld) ) );


--ND1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X15_Y8_N7
--register power-up is low

ND1_av_ld_byte1_data[6] = DFFEAS(ND1L922, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L897,  ,  ,  ,  );


--ND1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~11 at LABCELL_X16_Y10_N30
ND1L842 = ( ND1_av_ld_byte1_data[6] & ( ((ND1_W_alu_result[14] & (!ND1_R_ctrl_rd_ctl_reg & !ND1_R_ctrl_br_cmp))) # (ND1_R_ctrl_ld) ) ) # ( !ND1_av_ld_byte1_data[6] & ( (!ND1_R_ctrl_ld & (ND1_W_alu_result[14] & (!ND1_R_ctrl_rd_ctl_reg & !ND1_R_ctrl_br_cmp))) ) );


--WB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X9_Y6_N34
--register power-up is low

WB4_av_readdata_pre[20] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[20],  ,  , VCC);


--ND1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~25 at LABCELL_X12_Y8_N15
ND1L642 = ( UF1_q_a[20] & ( ((!ND1L286) # ((AC4L2 & WB4_av_readdata_pre[20]))) # (AC5L2) ) ) # ( !UF1_q_a[20] & ( (!ND1L286) # ((AC4L2 & WB4_av_readdata_pre[20])) ) );


--ND1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~14 at LABCELL_X11_Y10_N3
ND1L459 = (!ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[15]))) # (ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[17]));


--ND1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~12 at LABCELL_X16_Y10_N24
ND1L843 = ( ND1_av_ld_byte1_data[7] & ( ND1_W_alu_result[15] & ( ((!ND1_R_ctrl_rd_ctl_reg & !ND1_R_ctrl_br_cmp)) # (ND1_R_ctrl_ld) ) ) ) # ( !ND1_av_ld_byte1_data[7] & ( ND1_W_alu_result[15] & ( (!ND1_R_ctrl_rd_ctl_reg & (!ND1_R_ctrl_br_cmp & !ND1_R_ctrl_ld)) ) ) ) # ( ND1_av_ld_byte1_data[7] & ( !ND1_W_alu_result[15] & ( ND1_R_ctrl_ld ) ) );


--WB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X11_Y8_N5
--register power-up is low

WB4_av_readdata_pre[21] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[21],  ,  , VCC);


--ND1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~26 at LABCELL_X11_Y8_N57
ND1L643 = ( UF1_q_a[21] & ( ((!ND1L286) # ((AC4L2 & WB4_av_readdata_pre[21]))) # (AC5L2) ) ) # ( !UF1_q_a[21] & ( (!ND1L286) # ((AC4L2 & WB4_av_readdata_pre[21])) ) );


--ND1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~15 at LABCELL_X11_Y10_N0
ND1L444 = (!ND1_R_ctrl_shift_rot_right & ((ND1L399Q))) # (ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[2]));


--ND1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~13 at LABCELL_X16_Y10_N6
ND1L830 = ( ND1_av_ld_byte0_data[2] & ( ND1_R_ctrl_rd_ctl_reg & ( ND1_R_ctrl_ld ) ) ) # ( ND1_av_ld_byte0_data[2] & ( !ND1_R_ctrl_rd_ctl_reg & ( ((!ND1_R_ctrl_br_cmp & ND1_W_alu_result[2])) # (ND1_R_ctrl_ld) ) ) ) # ( !ND1_av_ld_byte0_data[2] & ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp & ND1_W_alu_result[2])) ) ) );


--EB1L110 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at LABCELL_X4_Y2_N51
EB1L110 = AMPP_FUNCTION(!R1_state[4], !EB1_state, !P1_irf_reg[1][0], !P1_virtual_ir_scan_reg, !EB1_count[8], !J1_splitter_nodes_receive_0[3]);


--EB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X6_Y2_N2
--register power-up is low

EB1_td_shift[7] = AMPP_FUNCTION(A1L5, EB1L84, !P1_clr_reg, EB1L62);


--EB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at MLABCELL_X6_Y2_N21
EB1L83 = AMPP_FUNCTION(!EB1L77, !EB1_count[9], !R1_state[4], !P1_irf_reg[1][0], !EB1_td_shift[7], !EB1_rdata[4]);


--XF1_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X7_Y4_N32
--register power-up is low

XF1_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23), !WF1L14,  ,  , XF1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--UE1L587 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~12 at LABCELL_X29_Y7_N6
UE1L587 = ( !UE1_D_iw[3] & ( !UE1_D_iw[0] & ( (!UE1_D_iw[5] & (!UE1_D_iw[1] & (!UE1_D_iw[2] & !UE1_D_iw[4]))) ) ) );


--UE1L204 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X29_Y7_N0
UE1L204 = ( UE1_D_iw[3] & ( UE1_D_iw[0] & ( (UE1_D_iw[1] & ((!UE1_D_iw[2]) # (!UE1_D_iw[4]))) ) ) ) # ( !UE1_D_iw[3] & ( UE1_D_iw[0] & ( ((!UE1_D_iw[5] & (!UE1_D_iw[2] & !UE1_D_iw[4]))) # (UE1_D_iw[1]) ) ) ) # ( UE1_D_iw[3] & ( !UE1_D_iw[0] & ( (!UE1_D_iw[1] & ((!UE1_D_iw[5]) # ((!UE1_D_iw[4]) # (UE1_D_iw[2])))) ) ) ) # ( !UE1_D_iw[3] & ( !UE1_D_iw[0] & ( (!UE1_D_iw[1] & ((!UE1_D_iw[5]) # ((!UE1_D_iw[2]) # (UE1_D_iw[4])))) ) ) );


--UE1L255 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[1]~0 at LABCELL_X35_Y7_N57
UE1L255 = ( UE1_D_iw[18] & ( (!UE1L204) # (UE1_D_iw[23]) ) ) # ( !UE1_D_iw[18] & ( (UE1L204 & UE1_D_iw[23]) ) );


--UE1L256 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[1]~1 at LABCELL_X35_Y7_N42
UE1L256 = ( UE1L255 & ( UE1L587 ) ) # ( !UE1L255 & ( UE1L587 ) ) # ( UE1L255 & ( !UE1L587 & ( (UE1L220 & ((!UE1L575) # ((!UE1L212 & !UE1L222)))) ) ) );


--UE1L253 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[0]~2 at LABCELL_X31_Y5_N9
UE1L253 = ( UE1_D_iw[22] & ( (UE1_D_iw[17]) # (UE1L204) ) ) # ( !UE1_D_iw[22] & ( (!UE1L204 & UE1_D_iw[17]) ) );


--UE1L254 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[0]~3 at LABCELL_X35_Y7_N36
UE1L254 = ( UE1L253 & ( UE1L587 ) ) # ( !UE1L253 & ( UE1L587 ) ) # ( UE1L253 & ( !UE1L587 ) ) # ( !UE1L253 & ( !UE1L587 & ( (!UE1L220) # ((UE1L575 & ((UE1L222) # (UE1L212)))) ) ) );


--UE1L259 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[3]~4 at LABCELL_X35_Y7_N3
UE1L259 = ( UE1_D_iw[25] & ( (UE1_D_iw[20]) # (UE1L204) ) ) # ( !UE1_D_iw[25] & ( (!UE1L204 & UE1_D_iw[20]) ) );


--UE1L260 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[3]~5 at LABCELL_X35_Y7_N39
UE1L260 = ( UE1L259 & ( UE1L587 ) ) # ( !UE1L259 & ( UE1L587 ) ) # ( UE1L259 & ( !UE1L587 ) ) # ( !UE1L259 & ( !UE1L587 & ( (!UE1L220) # ((UE1L575 & ((UE1L212) # (UE1L222)))) ) ) );


--UE1L257 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[2]~6 at MLABCELL_X34_Y5_N27
UE1L257 = ( UE1_D_iw[19] & ( (!UE1L204) # (UE1_D_iw[24]) ) ) # ( !UE1_D_iw[19] & ( (UE1_D_iw[24] & UE1L204) ) );


--UE1L258 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[2]~7 at LABCELL_X35_Y7_N24
UE1L258 = ( UE1L257 & ( UE1L587 ) ) # ( !UE1L257 & ( UE1L587 ) ) # ( UE1L257 & ( !UE1L587 ) ) # ( !UE1L257 & ( !UE1L587 & ( (!UE1L220) # ((UE1L575 & ((UE1L222) # (UE1L212)))) ) ) );


--UE1L261 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[4]~8 at LABCELL_X35_Y7_N54
UE1L261 = ( UE1_D_iw[26] & ( (UE1_D_iw[21]) # (UE1L204) ) ) # ( !UE1_D_iw[26] & ( (!UE1L204 & UE1_D_iw[21]) ) );


--UE1L262 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[4]~9 at LABCELL_X35_Y7_N27
UE1L262 = ( UE1L261 & ( UE1L587 ) ) # ( !UE1L261 & ( UE1L587 ) ) # ( UE1L261 & ( !UE1L587 ) ) # ( !UE1L261 & ( !UE1L587 & ( (!UE1L220) # ((UE1L575 & ((UE1L212) # (UE1L222)))) ) ) );


--UE1L588 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~13 at LABCELL_X29_Y7_N30
UE1L588 = ( !UE1_D_iw[3] & ( UE1_D_iw[0] & ( (!UE1_D_iw[5] & (!UE1_D_iw[1] & (!UE1_D_iw[2] & !UE1_D_iw[4]))) ) ) );


--UE1L306 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X29_Y7_N42
UE1L306 = ( !UE1L588 & ( (!UE1L307 & !UE1L697) ) );


--UE1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_wr_dst_reg at LABCELL_X35_Y7_N30
UE1_D_wr_dst_reg = ( UE1L262 & ( UE1L256 & ( UE1L306 ) ) ) # ( !UE1L262 & ( UE1L256 & ( UE1L306 ) ) ) # ( UE1L262 & ( !UE1L256 & ( UE1L306 ) ) ) # ( !UE1L262 & ( !UE1L256 & ( (UE1L306 & (((UE1L258) # (UE1L260)) # (UE1L254))) ) ) );


--VB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|out_valid~0 at LABCELL_X16_Y2_N39
VB2L36 = ( SB7_rp_valid & ( VC7L15 & ( !VB2L1 ) ) ) # ( SB7_rp_valid & ( !VC7L15 ) );


--TC2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[7]~0 at MLABCELL_X25_Y5_N57
TC2L30 = (!TB7_mem[0][41] & (VC7L15 & ((T2_avalon_readdata[7])))) # (TB7_mem[0][41] & (((VC7L15 & T2_avalon_readdata[7])) # (VB2_data_reg[7])));


--TC2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_payload~0 at LABCELL_X16_Y2_N42
TC2L45 = ( TB3_mem[0][74] & ( WB3L12Q & ( WB3_av_readdata_pre[30] ) ) );


--TC2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[7]~1 at MLABCELL_X25_Y3_N21
TC2L31 = ( WB8_av_readdata_pre[7] & ( WB6_av_readdata_pre[7] & ( (!TC2L45 & (!AC6L1 & !WB6_read_latency_shift_reg[0])) ) ) ) # ( !WB8_av_readdata_pre[7] & ( WB6_av_readdata_pre[7] & ( (!TC2L45 & !WB6_read_latency_shift_reg[0]) ) ) ) # ( WB8_av_readdata_pre[7] & ( !WB6_av_readdata_pre[7] & ( (!TC2L45 & !AC6L1) ) ) ) # ( !WB8_av_readdata_pre[7] & ( !WB6_av_readdata_pre[7] & ( !TC2L45 ) ) );


--TC2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[7]~2 at LABCELL_X27_Y5_N0
TC2L32 = ( VB2L36 & ( TC2L31 & ( ((VF1_q_a[7] & AC7L1)) # (TC2L30) ) ) ) # ( !VB2L36 & ( TC2L31 & ( (VF1_q_a[7] & AC7L1) ) ) ) # ( VB2L36 & ( !TC2L31 ) ) # ( !VB2L36 & ( !TC2L31 ) );


--UE1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[7] at FF_X28_Y5_N32
--register power-up is low

UE1_av_ld_byte1_data[7] = DFFEAS(UE1L931, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L900,  ,  ,  ,  );


--UE1L981 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_rshift8~0 at LABCELL_X30_Y4_N18
UE1L981 = ( UE1_av_ld_aligning_data & ( (!UE1_W_alu_result[1] & (!UE1_av_ld_align_cycle[0] & (!UE1L875Q & UE1_W_alu_result[0]))) # (UE1_W_alu_result[1] & ((!UE1L875Q) # ((!UE1_av_ld_align_cycle[0] & UE1_W_alu_result[0])))) ) );


--UE1L884 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[1]~0 at LABCELL_X30_Y4_N21
UE1L884 = ( UE1_av_ld_aligning_data & ( (!UE1_W_alu_result[1] & (!UE1_av_ld_align_cycle[0] & (!UE1L875Q & UE1_W_alu_result[0]))) # (UE1_W_alu_result[1] & ((!UE1L875Q) # ((!UE1_av_ld_align_cycle[0] & UE1_W_alu_result[0])))) ) ) # ( !UE1_av_ld_aligning_data );


--WB8_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[22] at FF_X30_Y5_N35
--register power-up is low

WB8_av_readdata_pre[22] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[22],  ,  , VCC);


--UE1L644 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[22]~17 at LABCELL_X30_Y5_N39
UE1L644 = ( WB8_av_readdata_pre[22] & ( (!UE1_intr_req & (((VF1_q_a[22] & AC7L2)) # (AC6L2))) ) ) # ( !WB8_av_readdata_pre[22] & ( (!UE1_intr_req & (VF1_q_a[22] & AC7L2)) ) );


--WB8_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[23] at FF_X29_Y5_N19
--register power-up is low

WB8_av_readdata_pre[23] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[23],  ,  , VCC);


--UE1L645 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[23]~18 at LABCELL_X30_Y5_N42
UE1L645 = ( WB8_av_readdata_pre[23] & ( (!UE1_intr_req & (((AC7L2 & VF1_q_a[23])) # (AC6L2))) ) ) # ( !WB8_av_readdata_pre[23] & ( (AC7L2 & (!UE1_intr_req & VF1_q_a[23])) ) );


--WB8_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[24] at FF_X25_Y3_N34
--register power-up is low

WB8_av_readdata_pre[24] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[24],  ,  , VCC);


--UE1L646 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[24]~19 at LABCELL_X30_Y5_N36
UE1L646 = ( VF1_q_a[24] & ( (!UE1_intr_req & (((AC6L2 & WB8_av_readdata_pre[24])) # (AC7L2))) ) ) # ( !VF1_q_a[24] & ( (AC6L2 & (!UE1_intr_req & WB8_av_readdata_pre[24])) ) );


--WB8_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[25] at FF_X29_Y1_N31
--register power-up is low

WB8_av_readdata_pre[25] = DFFEAS(WB8L30, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L647 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[25]~20 at LABCELL_X31_Y5_N42
UE1L647 = ( VF1_q_a[25] & ( (!UE1_intr_req & (((WB8_av_readdata_pre[25] & AC6L2)) # (AC7L2))) ) ) # ( !VF1_q_a[25] & ( (!UE1_intr_req & (WB8_av_readdata_pre[25] & AC6L2)) ) );


--WB8_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[26] at FF_X31_Y5_N14
--register power-up is low

WB8_av_readdata_pre[26] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[26],  ,  , VCC);


--UE1L648 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[26]~21 at LABCELL_X31_Y5_N45
UE1L648 = ( WB8_av_readdata_pre[26] & ( (!UE1_intr_req & (((AC7L2 & VF1_q_a[26])) # (AC6L2))) ) ) # ( !WB8_av_readdata_pre[26] & ( (!UE1_intr_req & (AC7L2 & VF1_q_a[26])) ) );


--UE1L242 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_shift_rot_right~0 at MLABCELL_X34_Y4_N9
UE1L242 = ( UE1_D_iw[12] & ( ((UE1_D_iw[11] & !UE1_D_iw[16])) # (UE1_D_iw[15]) ) );


--UE1L243 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_shift_rot_right~1 at MLABCELL_X34_Y4_N6
UE1L243 = ( UE1_D_iw[14] & ( (!UE1_D_iw[13] & (UE1L242 & UE1L575)) ) );


--UE1L443 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[1]~14 at LABCELL_X40_Y6_N48
UE1L443 = (!UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[0]))) # (UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[2]));


--UE1L221 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X31_Y7_N54
UE1L221 = ( !UE1L586 & ( (!UE1L224 & (!UE1L223 & !UE1L225)) ) );


--UE1L604 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~14 at LABCELL_X33_Y7_N18
UE1L604 = ( !UE1_D_iw[12] & ( UE1_D_iw[15] & ( (UE1_D_iw[13] & (!UE1_D_iw[14] & (!UE1_D_iw[11] & UE1_D_iw[16]))) ) ) );


--UE1L605 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~15 at LABCELL_X33_Y7_N51
UE1L605 = ( UE1_D_iw[16] & ( UE1_D_iw[11] & ( (!UE1_D_iw[14] & (UE1_D_iw[15] & (!UE1_D_iw[12] & UE1_D_iw[13]))) ) ) );


--UE1L237 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_retaddr~0 at MLABCELL_X34_Y7_N27
UE1L237 = ( UE1L239 & ( (!UE1L575 & (!UE1L584 & !UE1L587)) ) ) # ( !UE1L239 & ( (!UE1L584 & !UE1L587) ) );


--UE1L238 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X31_Y7_N12
UE1L238 = ( UE1L221 & ( UE1L575 & ( (!UE1L237) # (((UE1L585) # (UE1L240)) # (UE1L212)) ) ) ) # ( !UE1L221 & ( UE1L575 ) ) # ( UE1L221 & ( !UE1L575 & ( (!UE1L237) # (UE1L585) ) ) ) # ( !UE1L221 & ( !UE1L575 ) );


--UE1L834 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[2]~1 at LABCELL_X30_Y4_N51
UE1L834 = ( UE1_W_alu_result[2] & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_rd_ctl_reg & (!UE1_R_ctrl_br_cmp))) # (UE1_R_ctrl_ld & (((UE1_av_ld_byte0_data[2])))) ) ) # ( !UE1_W_alu_result[2] & ( (UE1_av_ld_byte0_data[2] & UE1_R_ctrl_ld) ) );


--UE1L771 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_use_imm~0 at LABCELL_X30_Y7_N27
UE1L771 = ( UE1L697 & ( (((UE1_R_valid) # (UE1L307)) # (UE1L204)) # (UE1L772) ) ) # ( !UE1L697 & ( ((UE1L307) # (UE1L204)) # (UE1L772) ) );


--UE1L247 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at MLABCELL_X34_Y7_N30
UE1L247 = ( UE1_D_iw[16] & ( (UE1_D_iw[15] & (!UE1_D_iw[11] & UE1_D_iw[14])) ) ) # ( !UE1_D_iw[16] & ( (!UE1_D_iw[11] & ((!UE1_D_iw[14]) # (UE1_D_iw[15]))) ) );


--UE1L248 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at MLABCELL_X34_Y7_N33
UE1L248 = ( !UE1_D_iw[13] & ( (UE1_D_iw[12] & (UE1L247 & UE1L575)) ) );


--UE1L219 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X29_Y7_N36
UE1L219 = ( UE1_D_iw[3] & ( !UE1_D_iw[0] & ( (UE1_D_iw[5] & (!UE1_D_iw[1] & UE1_D_iw[2])) ) ) ) # ( !UE1_D_iw[3] & ( !UE1_D_iw[0] & ( (UE1_D_iw[5] & (!UE1_D_iw[1] & (UE1_D_iw[2] & UE1_D_iw[4]))) ) ) );


--UE1L210 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_exception~1 at MLABCELL_X34_Y4_N36
UE1L210 = ( !UE1L599 & ( (!UE1L215 & (!UE1L214 & (!UE1L213 & !UE1L598))) ) );


--UE1L216 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X33_Y7_N42
UE1L216 = ( !UE1L602 & ( !UE1L601 & ( (!UE1L604 & (!UE1L600 & !UE1L605)) ) ) );


--UE1L217 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X30_Y6_N33
UE1L217 = ( UE1L591 & ( (!UE1L575 & !UE1L588) ) ) # ( !UE1L591 & ( (!UE1L588 & ((!UE1L590) # (!UE1L575))) ) );


--UE1L218 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X33_Y7_N6
UE1L218 = ( UE1L575 & ( UE1L216 & ( (!UE1L210) # ((!UE1L217) # ((!UE1L237) # (!UE1L221))) ) ) ) # ( !UE1L575 & ( UE1L216 & ( (!UE1L217) # ((!UE1L237) # (!UE1L221)) ) ) ) # ( UE1L575 & ( !UE1L216 ) ) # ( !UE1L575 & ( !UE1L216 & ( (!UE1L217) # ((!UE1L237) # (!UE1L221)) ) ) );


--UE1L589 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~14 at LABCELL_X30_Y7_N6
UE1L589 = ( !UE1_D_iw[3] & ( UE1_D_iw[4] & ( (!UE1_D_iw[0] & (UE1_D_iw[1] & (!UE1_D_iw[5] & UE1_D_iw[2]))) ) ) );


--UE1L342 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_sub~0 at MLABCELL_X34_Y7_N24
UE1L342 = ( UE1L201 & ( UE1_R_valid ) ) # ( !UE1L201 & ( (UE1_R_valid & (((UE1L575 & UE1L202)) # (UE1L203))) ) );


--UE1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[2] at FF_X29_Y4_N58
--register power-up is low

UE1_av_ld_byte1_data[2] = DFFEAS(UE1L909, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L900,  ,  ,  ,  );


--UE1L842 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[10]~2 at LABCELL_X30_Y4_N30
UE1L842 = ( UE1_W_alu_result[10] & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_rd_ctl_reg & (!UE1_R_ctrl_br_cmp))) # (UE1_R_ctrl_ld & (((UE1_av_ld_byte1_data[2])))) ) ) # ( !UE1_W_alu_result[10] & ( (UE1_R_ctrl_ld & UE1_av_ld_byte1_data[2]) ) );


--UE1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[1] at FF_X29_Y4_N37
--register power-up is low

UE1_av_ld_byte1_data[1] = DFFEAS(UE1L905, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L900,  ,  ,  ,  );


--UE1L841 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[9]~3 at LABCELL_X37_Y4_N39
UE1L841 = ( UE1_R_ctrl_rd_ctl_reg & ( UE1_W_alu_result[9] & ( (UE1_R_ctrl_ld & UE1_av_ld_byte1_data[1]) ) ) ) # ( !UE1_R_ctrl_rd_ctl_reg & ( UE1_W_alu_result[9] & ( (!UE1_R_ctrl_ld & ((!UE1_R_ctrl_br_cmp))) # (UE1_R_ctrl_ld & (UE1_av_ld_byte1_data[1])) ) ) ) # ( UE1_R_ctrl_rd_ctl_reg & ( !UE1_W_alu_result[9] & ( (UE1_R_ctrl_ld & UE1_av_ld_byte1_data[1]) ) ) ) # ( !UE1_R_ctrl_rd_ctl_reg & ( !UE1_W_alu_result[9] & ( (UE1_R_ctrl_ld & UE1_av_ld_byte1_data[1]) ) ) );


--UE1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[0] at FF_X29_Y4_N7
--register power-up is low

UE1_av_ld_byte1_data[0] = DFFEAS(UE1L901, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L900,  ,  ,  ,  );


--UE1L840 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[8]~4 at LABCELL_X30_Y4_N48
UE1L840 = ( UE1_W_alu_result[8] & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_rd_ctl_reg & (!UE1_R_ctrl_br_cmp))) # (UE1_R_ctrl_ld & (((UE1_av_ld_byte1_data[0])))) ) ) # ( !UE1_W_alu_result[8] & ( (UE1_av_ld_byte1_data[0] & UE1_R_ctrl_ld) ) );


--UE1L838 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[6]~5 at LABCELL_X35_Y5_N57
UE1L838 = ( UE1_R_ctrl_br_cmp & ( (UE1_R_ctrl_ld & UE1_av_ld_byte0_data[6]) ) ) # ( !UE1_R_ctrl_br_cmp & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_rd_ctl_reg & ((UE1_W_alu_result[6])))) # (UE1_R_ctrl_ld & (((UE1_av_ld_byte0_data[6])))) ) );


--UE1L837 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[5]~6 at LABCELL_X27_Y5_N33
UE1L837 = ( UE1_R_ctrl_rd_ctl_reg & ( UE1_R_ctrl_ld & ( UE1_av_ld_byte0_data[5] ) ) ) # ( !UE1_R_ctrl_rd_ctl_reg & ( UE1_R_ctrl_ld & ( UE1_av_ld_byte0_data[5] ) ) ) # ( !UE1_R_ctrl_rd_ctl_reg & ( !UE1_R_ctrl_ld & ( (!UE1_R_ctrl_br_cmp & UE1_W_alu_result[5]) ) ) );


--UE1L836 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[4]~7 at LABCELL_X27_Y5_N12
UE1L836 = ( UE1_R_ctrl_rd_ctl_reg & ( UE1_R_ctrl_ld & ( UE1_av_ld_byte0_data[4] ) ) ) # ( !UE1_R_ctrl_rd_ctl_reg & ( UE1_R_ctrl_ld & ( UE1_av_ld_byte0_data[4] ) ) ) # ( !UE1_R_ctrl_rd_ctl_reg & ( !UE1_R_ctrl_ld & ( (UE1_W_alu_result[4] & !UE1_R_ctrl_br_cmp) ) ) );


--UE1L835 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[3]~8 at LABCELL_X35_Y5_N36
UE1L835 = ( UE1_av_ld_byte0_data[3] & ( ((!UE1_R_ctrl_br_cmp & (UE1_W_alu_result[3] & !UE1_R_ctrl_rd_ctl_reg))) # (UE1_R_ctrl_ld) ) ) # ( !UE1_av_ld_byte0_data[3] & ( (!UE1_R_ctrl_br_cmp & (!UE1_R_ctrl_ld & (UE1_W_alu_result[3] & !UE1_R_ctrl_rd_ctl_reg))) ) );


--UE1L458 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[16]~15 at MLABCELL_X39_Y5_N15
UE1L458 = (!UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[15])) # (UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[17])));


--WB8_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[19] at FF_X30_Y5_N19
--register power-up is low

WB8_av_readdata_pre[19] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[19],  ,  , VCC);


--UE1L641 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[19]~22 at LABCELL_X30_Y5_N3
UE1L641 = ( AC6L2 & ( (!UE1L287) # (((AC7L2 & VF1_q_a[19])) # (WB8_av_readdata_pre[19])) ) ) # ( !AC6L2 & ( (!UE1L287) # ((AC7L2 & VF1_q_a[19])) ) );


--UE1L847 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[15]~9 at LABCELL_X27_Y5_N18
UE1L847 = ( UE1_W_alu_result[15] & ( UE1_av_ld_byte1_data[7] & ( ((!UE1_R_ctrl_rd_ctl_reg & !UE1_R_ctrl_br_cmp)) # (UE1_R_ctrl_ld) ) ) ) # ( !UE1_W_alu_result[15] & ( UE1_av_ld_byte1_data[7] & ( UE1_R_ctrl_ld ) ) ) # ( UE1_W_alu_result[15] & ( !UE1_av_ld_byte1_data[7] & ( (!UE1_R_ctrl_rd_ctl_reg & (!UE1_R_ctrl_ld & !UE1_R_ctrl_br_cmp)) ) ) );


--WB8_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[21] at FF_X30_Y5_N56
--register power-up is low

WB8_av_readdata_pre[21] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[21],  ,  , VCC);


--UE1L643 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[21]~23 at LABCELL_X30_Y5_N9
UE1L643 = ( AC6L2 & ( (!UE1L287) # (((AC7L2 & VF1_q_a[21])) # (WB8_av_readdata_pre[21])) ) ) # ( !AC6L2 & ( (!UE1L287) # ((AC7L2 & VF1_q_a[21])) ) );


--WB8_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[20] at FF_X24_Y4_N55
--register power-up is low

WB8_av_readdata_pre[20] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[20],  ,  , VCC);


--UE1L642 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[20]~24 at LABCELL_X24_Y4_N9
UE1L642 = ( AC6L2 & ( (!UE1L287) # (((AC7L2 & VF1_q_a[20])) # (WB8_av_readdata_pre[20])) ) ) # ( !AC6L2 & ( (!UE1L287) # ((AC7L2 & VF1_q_a[20])) ) );


--UE1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[6] at FF_X28_Y5_N13
--register power-up is low

UE1_av_ld_byte1_data[6] = DFFEAS(UE1L927, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L900,  ,  ,  ,  );


--UE1L846 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[14]~10 at LABCELL_X27_Y5_N39
UE1L846 = ( UE1_R_ctrl_rd_ctl_reg & ( UE1_av_ld_byte1_data[6] & ( UE1_R_ctrl_ld ) ) ) # ( !UE1_R_ctrl_rd_ctl_reg & ( UE1_av_ld_byte1_data[6] & ( ((!UE1_R_ctrl_br_cmp & UE1_W_alu_result[14])) # (UE1_R_ctrl_ld) ) ) ) # ( !UE1_R_ctrl_rd_ctl_reg & ( !UE1_av_ld_byte1_data[6] & ( (!UE1_R_ctrl_br_cmp & (!UE1_R_ctrl_ld & UE1_W_alu_result[14])) ) ) );


--WB8_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[18] at FF_X29_Y4_N25
--register power-up is low

WB8_av_readdata_pre[18] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[18],  ,  , VCC);


--UE1L640 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[18]~25 at LABCELL_X31_Y4_N48
UE1L640 = ( UE1_intr_req & ( UE1L1052 ) ) # ( !UE1_intr_req & ( UE1L1052 ) ) # ( !UE1_intr_req & ( !UE1L1052 & ( (!WB8_av_readdata_pre[18] & (((AC7L2 & VF1_q_a[18])))) # (WB8_av_readdata_pre[18] & (((AC7L2 & VF1_q_a[18])) # (AC6L2))) ) ) );


--WB8_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[17] at FF_X29_Y4_N50
--register power-up is low

WB8_av_readdata_pre[17] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[17],  ,  , VCC);


--UE1L639 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[17]~26 at LABCELL_X31_Y5_N24
UE1L639 = ( VF1_q_a[17] & ( (((WB8_av_readdata_pre[17] & AC6L2)) # (AC7L2)) # (UE1_intr_req) ) ) # ( !VF1_q_a[17] & ( ((WB8_av_readdata_pre[17] & AC6L2)) # (UE1_intr_req) ) );


--UE1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[5] at FF_X29_Y4_N55
--register power-up is low

UE1_av_ld_byte1_data[5] = DFFEAS(UE1L924, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L900,  ,  ,  ,  );


--UE1L845 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[13]~11 at LABCELL_X30_Y4_N33
UE1L845 = ( UE1_av_ld_byte1_data[5] & ( ((!UE1_R_ctrl_rd_ctl_reg & (!UE1_R_ctrl_br_cmp & UE1_W_alu_result[13]))) # (UE1_R_ctrl_ld) ) ) # ( !UE1_av_ld_byte1_data[5] & ( (!UE1_R_ctrl_rd_ctl_reg & (!UE1_R_ctrl_br_cmp & (UE1_W_alu_result[13] & !UE1_R_ctrl_ld))) ) );


--UE1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[4] at FF_X28_Y5_N46
--register power-up is low

UE1_av_ld_byte1_data[4] = DFFEAS(UE1L920, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L900,  ,  ,  ,  );


--UE1L844 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[12]~12 at LABCELL_X35_Y4_N27
UE1L844 = ( UE1_W_alu_result[12] & ( UE1_R_ctrl_ld & ( UE1_av_ld_byte1_data[4] ) ) ) # ( !UE1_W_alu_result[12] & ( UE1_R_ctrl_ld & ( UE1_av_ld_byte1_data[4] ) ) ) # ( UE1_W_alu_result[12] & ( !UE1_R_ctrl_ld & ( (!UE1_R_ctrl_rd_ctl_reg & !UE1_R_ctrl_br_cmp) ) ) );


--UE1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[3] at FF_X28_Y5_N49
--register power-up is low

UE1_av_ld_byte1_data[3] = DFFEAS(UE1L915, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L900,  ,  ,  ,  );


--UE1L843 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[11]~13 at LABCELL_X27_Y5_N42
UE1L843 = ( UE1_R_ctrl_rd_ctl_reg & ( UE1_av_ld_byte1_data[3] & ( UE1_R_ctrl_ld ) ) ) # ( !UE1_R_ctrl_rd_ctl_reg & ( UE1_av_ld_byte1_data[3] & ( ((UE1_W_alu_result[11] & !UE1_R_ctrl_br_cmp)) # (UE1_R_ctrl_ld) ) ) ) # ( !UE1_R_ctrl_rd_ctl_reg & ( !UE1_av_ld_byte1_data[3] & ( (UE1_W_alu_result[11] & (!UE1_R_ctrl_ld & !UE1_R_ctrl_br_cmp)) ) ) );


--EB2L109 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at LABCELL_X7_Y2_N3
EB2L109 = AMPP_FUNCTION(!P1_irf_reg[2][0], !R1_state[4], !EB2_state, !P1_virtual_ir_scan_reg, !EB2_count[8], !J1_splitter_nodes_receive_1[3]);


--EB2_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X7_Y2_N8
--register power-up is low

EB2_td_shift[7] = AMPP_FUNCTION(A1L5, EB2L84, !P1_clr_reg, EB2L63);


--EB2L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at LABCELL_X7_Y2_N15
EB2L83 = AMPP_FUNCTION(!EB2L77, !EB2_count[9], !R1_state[4], !P1_irf_reg[2][0], !EB2_rdata[4], !EB2_td_shift[7]);


--XF3_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X21_Y2_N2
--register power-up is low

XF3_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23), !WF2L13,  ,  , XF3_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--RD1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X8_Y7_N55
--register power-up is low

RD1_writedata[24] = DFFEAS(CC2L27, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~4 at LABCELL_X7_Y6_N51
GE1L179 = ( GE1_jtag_ram_access & ( RD1_writedata[24] & ( GE1_MonDReg[24] ) ) ) # ( !GE1_jtag_ram_access & ( RD1_writedata[24] ) ) # ( GE1_jtag_ram_access & ( !RD1_writedata[24] & ( GE1_MonDReg[24] ) ) );


--RD1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X10_Y7_N52
--register power-up is low

RD1_byteenable[3] = DFFEAS(CC2_src_data[35], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~1 at LABCELL_X9_Y6_N24
GE1L153 = (GE1_jtag_ram_access) # (RD1_byteenable[3]);


--TC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~3 at LABCELL_X19_Y8_N54
TC1L6 = ( VB1_data_reg[0] & ( ((VC2L15 & T1_avalon_readdata[0])) # (TB2_mem[0][41]) ) ) # ( !VB1_data_reg[0] & ( (VC2L15 & T1_avalon_readdata[0]) ) );


--TC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~4 at LABCELL_X11_Y8_N48
TC1L7 = ( !TC1L45 & ( (!AC4L1 & ((!WB1_read_latency_shift_reg[0]) # ((!WB1_av_readdata_pre[0])))) # (AC4L1 & (!WB4_av_readdata_pre[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[0])))) ) );


--TC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~5 at MLABCELL_X15_Y9_N42
TC1L8 = ( UF1_q_a[0] & ( (!TC1L7) # (((TC1L6 & VB1L35)) # (AC5L1)) ) ) # ( !UF1_q_a[0] & ( (!TC1L7) # ((TC1L6 & VB1L35)) ) );


--ND1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at MLABCELL_X6_Y11_N12
ND1L343 = ( ND1_D_iw[8] & ( !ND1_D_iw[10] & ( (!ND1_D_iw[9] & (!ND1_D_iw[7] & (!ND1_D_iw[6] & ND1_W_ipending_reg[0]))) ) ) );


--ND1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at MLABCELL_X6_Y11_N0
ND1L344 = ( ND1_W_ienable_reg[0] & ( ND1L343 & ( (ND1L621 & (!ND1_D_iw[6] & !ND1_W_bstatus_reg)) ) ) ) # ( !ND1_W_ienable_reg[0] & ( ND1L343 & ( (ND1L621 & (!ND1_D_iw[6] & !ND1_W_bstatus_reg)) ) ) ) # ( ND1_W_ienable_reg[0] & ( !ND1L343 & ( (!ND1L621) # ((!ND1_D_iw[6] & !ND1_W_bstatus_reg)) ) ) ) # ( !ND1_W_ienable_reg[0] & ( !ND1L343 & ( (!ND1L621) # ((!ND1_W_bstatus_reg) # (ND1_D_iw[6])) ) ) );


--ND1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X10_Y9_N24
ND1L345 = ( ND1L344 & ( ND1_W_status_reg_pie & ( ((ND1L620 & ND1_W_estatus_reg)) # (ND1L619) ) ) ) # ( !ND1L344 & ( ND1_W_status_reg_pie & ( (!ND1L620) # ((ND1L619) # (ND1_W_estatus_reg)) ) ) ) # ( ND1L344 & ( !ND1_W_status_reg_pie & ( (ND1L620 & (ND1_W_estatus_reg & !ND1L619)) ) ) ) # ( !ND1L344 & ( !ND1_W_status_reg_pie & ( (!ND1L619 & ((!ND1L620) # (ND1_W_estatus_reg))) ) ) );


--ND1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~15 at LABCELL_X12_Y10_N3
ND1L307 = ( ND1L114 & ( (!ND1_R_ctrl_shift_rot & ((!ND1_R_ctrl_logic) # ((ND1L350)))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[0])))) ) ) # ( !ND1L114 & ( (!ND1_R_ctrl_shift_rot & (ND1_R_ctrl_logic & (ND1L350))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[0])))) ) );


--ND1L756 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~0 at MLABCELL_X6_Y10_N12
ND1L756 = ( ND1_R_ctrl_hi_imm16 & ( ND1_D_iw[20] ) ) # ( !ND1_R_ctrl_hi_imm16 & ( (!ND1_R_src2_use_imm & ((UD2_q_b[30]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21])) ) );


--ND1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X7_Y9_N49
--register power-up is low

ND1_R_ctrl_unsigned_lo_imm16 = DFFEAS(ND1L252, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L758 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at MLABCELL_X6_Y10_N18
ND1L758 = ( ND1_R_ctrl_force_src2_zero ) # ( !ND1_R_ctrl_force_src2_zero & ( ND1_R_ctrl_unsigned_lo_imm16 ) );


--ND1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~2 at MLABCELL_X6_Y10_N33
ND1L747 = ( ND1_R_ctrl_hi_imm16 & ( ND1_D_iw[11] ) ) # ( !ND1_R_ctrl_hi_imm16 & ( (!ND1_R_src2_use_imm & (UD2_q_b[21])) # (ND1_R_src2_use_imm & ((ND1_D_iw[21]))) ) );


--ND1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~3 at MLABCELL_X6_Y10_N48
ND1L746 = ( UD2_q_b[20] & ( (!ND1_R_ctrl_hi_imm16 & (((!ND1_R_src2_use_imm)) # (ND1_D_iw[21]))) # (ND1_R_ctrl_hi_imm16 & (((ND1_D_iw[10])))) ) ) # ( !UD2_q_b[20] & ( (!ND1_R_ctrl_hi_imm16 & (ND1_D_iw[21] & (ND1_R_src2_use_imm))) # (ND1_R_ctrl_hi_imm16 & (((ND1_D_iw[10])))) ) );


--ND1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~4 at MLABCELL_X6_Y10_N51
ND1L745 = ( UD2_q_b[19] & ( (!ND1_R_ctrl_hi_imm16 & (((!ND1_R_src2_use_imm)) # (ND1_D_iw[21]))) # (ND1_R_ctrl_hi_imm16 & (((ND1_D_iw[9])))) ) ) # ( !UD2_q_b[19] & ( (!ND1_R_ctrl_hi_imm16 & (ND1_D_iw[21] & (ND1_R_src2_use_imm))) # (ND1_R_ctrl_hi_imm16 & (((ND1_D_iw[9])))) ) );


--ND1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~5 at MLABCELL_X6_Y10_N45
ND1L744 = ( ND1_D_iw[8] & ( ((!ND1_R_src2_use_imm & ((UD2_q_b[18]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21]))) # (ND1_R_ctrl_hi_imm16) ) ) # ( !ND1_D_iw[8] & ( (!ND1_R_ctrl_hi_imm16 & ((!ND1_R_src2_use_imm & ((UD2_q_b[18]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21])))) ) );


--ND1L743 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~6 at MLABCELL_X6_Y10_N36
ND1L743 = ( ND1_D_iw[7] & ( ((!ND1_R_src2_use_imm & ((UD2_q_b[17]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21]))) # (ND1_R_ctrl_hi_imm16) ) ) # ( !ND1_D_iw[7] & ( (!ND1_R_ctrl_hi_imm16 & ((!ND1_R_src2_use_imm & ((UD2_q_b[17]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21])))) ) );


--ND1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~7 at MLABCELL_X6_Y10_N39
ND1L742 = ( UD2_q_b[16] & ( (!ND1_R_ctrl_hi_imm16 & ((!ND1_R_src2_use_imm) # ((ND1_D_iw[21])))) # (ND1_R_ctrl_hi_imm16 & (((ND1_D_iw[6])))) ) ) # ( !UD2_q_b[16] & ( (!ND1_R_ctrl_hi_imm16 & (ND1_R_src2_use_imm & ((ND1_D_iw[21])))) # (ND1_R_ctrl_hi_imm16 & (((ND1_D_iw[6])))) ) );


--ND1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~8 at MLABCELL_X6_Y10_N54
ND1L749 = ( UD2_q_b[23] & ( (!ND1_R_ctrl_hi_imm16 & (((!ND1_R_src2_use_imm)) # (ND1_D_iw[21]))) # (ND1_R_ctrl_hi_imm16 & (((ND1_D_iw[13])))) ) ) # ( !UD2_q_b[23] & ( (!ND1_R_ctrl_hi_imm16 & (ND1_D_iw[21] & (ND1_R_src2_use_imm))) # (ND1_R_ctrl_hi_imm16 & (((ND1_D_iw[13])))) ) );


--ND1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~9 at MLABCELL_X6_Y10_N57
ND1L748 = ( ND1_D_iw[12] & ( ((!ND1_R_src2_use_imm & ((UD2_q_b[22]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21]))) # (ND1_R_ctrl_hi_imm16) ) ) # ( !ND1_D_iw[12] & ( (!ND1_R_ctrl_hi_imm16 & ((!ND1_R_src2_use_imm & ((UD2_q_b[22]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21])))) ) );


--ND1L751 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~10 at MLABCELL_X6_Y10_N24
ND1L751 = ( UD2_q_b[25] & ( (!ND1_R_ctrl_hi_imm16 & (((!ND1_R_src2_use_imm)) # (ND1_D_iw[21]))) # (ND1_R_ctrl_hi_imm16 & (((ND1_D_iw[15])))) ) ) # ( !UD2_q_b[25] & ( (!ND1_R_ctrl_hi_imm16 & (ND1_D_iw[21] & ((ND1_R_src2_use_imm)))) # (ND1_R_ctrl_hi_imm16 & (((ND1_D_iw[15])))) ) );


--ND1L750 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~11 at MLABCELL_X6_Y10_N27
ND1L750 = ( ND1_D_iw[14] & ( ((!ND1_R_src2_use_imm & ((UD2_q_b[24]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21]))) # (ND1_R_ctrl_hi_imm16) ) ) # ( !ND1_D_iw[14] & ( (!ND1_R_ctrl_hi_imm16 & ((!ND1_R_src2_use_imm & ((UD2_q_b[24]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21])))) ) );


--ND1L753 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~12 at MLABCELL_X6_Y10_N6
ND1L753 = ( ND1_D_iw[17] & ( ((!ND1_R_src2_use_imm & ((UD2_q_b[27]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21]))) # (ND1_R_ctrl_hi_imm16) ) ) # ( !ND1_D_iw[17] & ( (!ND1_R_ctrl_hi_imm16 & ((!ND1_R_src2_use_imm & ((UD2_q_b[27]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21])))) ) );


--ND1L752 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~13 at MLABCELL_X6_Y10_N9
ND1L752 = ( ND1_D_iw[16] & ( ((!ND1_R_src2_use_imm & ((UD2_q_b[26]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21]))) # (ND1_R_ctrl_hi_imm16) ) ) # ( !ND1_D_iw[16] & ( (!ND1_R_ctrl_hi_imm16 & ((!ND1_R_src2_use_imm & ((UD2_q_b[26]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21])))) ) );


--ND1L757 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~14 at MLABCELL_X6_Y10_N3
ND1L757 = ( !ND1L758 & ( (!ND1_R_ctrl_hi_imm16 & ((!ND1_R_src2_use_imm & ((UD2_q_b[31]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21])))) # (ND1_R_ctrl_hi_imm16 & (ND1_D_iw[21])) ) );


--ND1L755 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~15 at MLABCELL_X6_Y10_N42
ND1L755 = ( ND1_D_iw[19] & ( ((!ND1_R_src2_use_imm & ((UD2_q_b[29]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21]))) # (ND1_R_ctrl_hi_imm16) ) ) # ( !ND1_D_iw[19] & ( (!ND1_R_ctrl_hi_imm16 & ((!ND1_R_src2_use_imm & ((UD2_q_b[29]))) # (ND1_R_src2_use_imm & (ND1_D_iw[21])))) ) );


--ND1L754 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~16 at MLABCELL_X6_Y10_N0
ND1L754 = ( UD2_q_b[28] & ( (!ND1_R_ctrl_hi_imm16 & (((!ND1_R_src2_use_imm)) # (ND1_D_iw[21]))) # (ND1_R_ctrl_hi_imm16 & (((ND1_D_iw[18])))) ) ) # ( !UD2_q_b[28] & ( (!ND1_R_ctrl_hi_imm16 & (ND1_D_iw[21] & ((ND1_R_src2_use_imm)))) # (ND1_R_ctrl_hi_imm16 & (((ND1_D_iw[18])))) ) );


--KE1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at MLABCELL_X3_Y5_N45
KE1L81 = ( P1_irf_reg[3][1] & ( XD1_break_readreg[6] ) ) # ( !P1_irf_reg[3][1] & ( GE1_MonDReg[6] ) );


--KE1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at MLABCELL_X3_Y5_N24
KE1L82 = ( P1_irf_reg[3][0] & ( HE1_virtual_state_cdr & ( (HE1L3 & KE1_sr[8]) ) ) ) # ( !P1_irf_reg[3][0] & ( HE1_virtual_state_cdr & ( (!HE1L3 & (KE1L81)) # (HE1L3 & ((KE1_sr[8]))) ) ) ) # ( P1_irf_reg[3][0] & ( !HE1_virtual_state_cdr & ( (!HE1L3 & (KE1_sr[7])) # (HE1L3 & ((KE1_sr[8]))) ) ) ) # ( !P1_irf_reg[3][0] & ( !HE1_virtual_state_cdr & ( (!HE1L3 & (KE1_sr[7])) # (HE1L3 & ((KE1_sr[8]))) ) ) );


--JE1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X2_Y5_N59
--register power-up is low

JE1_jdo[8] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[8],  ,  , VCC);


--GE1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at LABCELL_X2_Y5_N0
GE1L119 = ( JE1_take_action_ocimem_b & ( GE1_MonAReg[2] & ( (GE1_jtag_ram_rd_d1 & TE1_q_a[5]) ) ) ) # ( !JE1_take_action_ocimem_b & ( GE1_MonAReg[2] & ( JE1_jdo[8] ) ) ) # ( JE1_take_action_ocimem_b & ( !GE1_MonAReg[2] & ( (!GE1_jtag_ram_rd_d1 & (GE1L125)) # (GE1_jtag_ram_rd_d1 & ((TE1_q_a[5]))) ) ) ) # ( !JE1_take_action_ocimem_b & ( !GE1_MonAReg[2] & ( JE1_jdo[8] ) ) );


--RD1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X9_Y5_N46
--register power-up is low

RD1_writedata[4] = DFFEAS(CC2L28, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~5 at LABCELL_X2_Y5_N54
GE1L159 = (!GE1_jtag_ram_access & ((RD1_writedata[4]))) # (GE1_jtag_ram_access & (GE1L63Q));


--CC2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~4 at LABCELL_X4_Y8_N21
CC2L26 = ( CC2_saved_grant[0] & ( ND1_d_writedata[3] ) );


--ND1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1] at FF_X6_Y11_N22
--register power-up is low

ND1_W_control_rd_data[1] = DFFEAS(ND1L346, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~14 at LABCELL_X16_Y9_N54
ND1L829 = ( ND1_W_control_rd_data[1] & ( ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & ((!ND1_R_ctrl_br_cmp))) # (ND1_R_ctrl_ld & (ND1_av_ld_byte0_data[1])) ) ) ) # ( !ND1_W_control_rd_data[1] & ( ND1_R_ctrl_rd_ctl_reg & ( (ND1_av_ld_byte0_data[1] & ND1_R_ctrl_ld) ) ) ) # ( ND1_W_control_rd_data[1] & ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (((ND1_W_alu_result[1] & !ND1_R_ctrl_br_cmp)))) # (ND1_R_ctrl_ld & (ND1_av_ld_byte0_data[1])) ) ) ) # ( !ND1_W_control_rd_data[1] & ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (((ND1_W_alu_result[1] & !ND1_R_ctrl_br_cmp)))) # (ND1_R_ctrl_ld & (ND1_av_ld_byte0_data[1])) ) ) );


--KE1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at LABCELL_X1_Y6_N21
KE1L83 = ( KE1_sr[19] & ( ((!P1_irf_reg[3][1] & ((GE1_MonDReg[17]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[17]))) # (HE1L3) ) ) # ( !KE1_sr[19] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & ((GE1_MonDReg[17]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[17])))) ) );


--JE1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X7_Y6_N50
--register power-up is low

JE1_jdo[16] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[16],  ,  , VCC);


--GE1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X2_Y5_N36
GE1L120 = ( GE1_jtag_ram_rd_d1 & ( GE1L126 & ( (!JE1_take_action_ocimem_b & ((JE1_jdo[32]))) # (JE1_take_action_ocimem_b & (TE1_q_a[29])) ) ) ) # ( !GE1_jtag_ram_rd_d1 & ( GE1L126 & ( (!JE1_take_action_ocimem_b & ((JE1_jdo[32]))) # (JE1_take_action_ocimem_b & (!GE1_MonAReg[2])) ) ) ) # ( GE1_jtag_ram_rd_d1 & ( !GE1L126 & ( (!JE1_take_action_ocimem_b & ((JE1_jdo[32]))) # (JE1_take_action_ocimem_b & (TE1_q_a[29])) ) ) ) # ( !GE1_jtag_ram_rd_d1 & ( !GE1L126 & ( (JE1_jdo[32] & !JE1_take_action_ocimem_b) ) ) );


--ZD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X4_Y6_N54
ZD1L12 = ( JE1_jdo[24] & ( (!JE1_take_action_ocimem_a & ((ZD1_resetlatch) # (ME1_dreg[0]))) ) ) # ( !JE1_jdo[24] & ( ((!JE1_take_action_ocimem_a & ME1_dreg[0])) # (ZD1_resetlatch) ) );


--CC3L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~12 at LABCELL_X4_Y9_N12
CC3L36 = ( ND1_d_writedata[8] & ( CC3_saved_grant[0] ) );


--CC3L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~13 at LABCELL_X4_Y7_N27
CC3L37 = ( CC3_saved_grant[0] & ( ND1_d_writedata[9] ) );


--CC3L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~14 at LABCELL_X9_Y5_N39
CC3L38 = ( CC3_saved_grant[0] & ( ND1_d_writedata[10] ) );


--ND1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X4_Y10_N22
--register power-up is low

ND1_d_writedata[6] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , UD2_q_b[6],  ,  , VCC);


--CC3L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~15 at LABCELL_X4_Y10_N51
CC3L39 = ( CC3_saved_grant[0] & ( ND1_d_writedata[6] ) );


--CC3L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~16 at LABCELL_X4_Y8_N33
CC3L40 = (CC3_saved_grant[0] & ND1_d_writedata[7]);


--EB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X9_Y2_N29
--register power-up is low

EB1_jupdate1 = AMPP_FUNCTION(A1L23, EB1L23Q, !WF1_r_sync_rst, GND);


--EB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X9_Y2_N58
--register power-up is low

EB1_jupdate2 = AMPP_FUNCTION(A1L23, EB1_jupdate1, !WF1_r_sync_rst, GND);


--EB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at LABCELL_X9_Y2_N57
EB1L4 = AMPP_FUNCTION(!EB1_jupdate2, !EB1_jupdate1);


--EB1L56 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at LABCELL_X9_Y2_N24
EB1L56 = AMPP_FUNCTION(!EB1_write_stalled, !EB1L4, !EB1L3, !EB1_write_valid, !V1_t_dav, !EB1_rst2);


--KE1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at LABCELL_X1_Y6_N0
KE1L84 = ( GE1_MonDReg[20] & ( (!HE1L3 & ((!P1_irf_reg[3][1]) # ((XD1_break_readreg[20])))) # (HE1L3 & (((KE1_sr[22])))) ) ) # ( !GE1_MonDReg[20] & ( (!HE1L3 & (P1_irf_reg[3][1] & ((XD1_break_readreg[20])))) # (HE1L3 & (((KE1_sr[22])))) ) );


--KE1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X1_Y6_N33
KE1L85 = ( KE1_sr[21] & ( ((!P1_irf_reg[3][1] & (GE1_MonDReg[19])) # (P1_irf_reg[3][1] & ((XD1_break_readreg[19])))) # (HE1L3) ) ) # ( !KE1_sr[21] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & (GE1_MonDReg[19])) # (P1_irf_reg[3][1] & ((XD1_break_readreg[19]))))) ) );


--JE1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X1_Y6_N8
--register power-up is low

JE1_jdo[23] = DFFEAS(JE1L38, GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe,  ,  ,  ,  );


--ZD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at MLABCELL_X6_Y5_N48
ZD1L8 = ( ZD1_monitor_go & ( JE1L64 & ( (!R1_state[1]) # ((JE1_jdo[23] & (!JE1_jdo[35] & JE1_jdo[34]))) ) ) ) # ( !ZD1_monitor_go & ( JE1L64 & ( (JE1_jdo[23] & (!JE1_jdo[35] & JE1_jdo[34])) ) ) ) # ( ZD1_monitor_go & ( !JE1L64 & ( !R1_state[1] ) ) );


--RD1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X4_Y7_N43
--register power-up is low

RD1_writedata[5] = DFFEAS(CC2L29, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~6 at LABCELL_X2_Y5_N57
GE1L160 = (!GE1_jtag_ram_access & (RD1_writedata[5])) # (GE1_jtag_ram_access & ((GE1_MonDReg[5])));


--RD1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X4_Y7_N20
--register power-up is low

RD1_writedata[11] = DFFEAS(CC2L30, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~7 at LABCELL_X4_Y7_N57
GE1L166 = ( GE1_jtag_ram_access & ( GE1_MonDReg[11] ) ) # ( !GE1_jtag_ram_access & ( RD1_writedata[11] ) );


--RD1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X6_Y7_N19
--register power-up is low

RD1_byteenable[1] = DFFEAS(RD1L15, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~2 at LABCELL_X7_Y7_N12
GE1L151 = ( GE1_jtag_ram_access & ( RD1_byteenable[1] ) ) # ( !GE1_jtag_ram_access & ( RD1_byteenable[1] ) ) # ( GE1_jtag_ram_access & ( !RD1_byteenable[1] ) );


--GE1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X2_Y5_N23
--register power-up is low

GE1_MonDReg[12] = DFFEAS(GE1L121, GLOBAL(A1L23),  ,  , GE1L53,  ,  ,  ,  );


--RD1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X4_Y7_N47
--register power-up is low

RD1_writedata[12] = DFFEAS(CC2L31, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~8 at LABCELL_X4_Y7_N48
GE1L167 = ( GE1_jtag_ram_access & ( GE1L78Q ) ) # ( !GE1_jtag_ram_access & ( RD1_writedata[12] ) );


--RD1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X9_Y7_N10
--register power-up is low

RD1_writedata[13] = DFFEAS(CC2L32, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~9 at LABCELL_X7_Y6_N36
GE1L168 = ( RD1_writedata[13] & ( (!GE1_jtag_ram_access) # (GE1_MonDReg[13]) ) ) # ( !RD1_writedata[13] & ( (GE1_jtag_ram_access & GE1_MonDReg[13]) ) );


--GE1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X8_Y5_N37
--register power-up is low

GE1_MonDReg[14] = DFFEAS(GE1L122, GLOBAL(A1L23),  ,  , !JE1L65,  ,  ,  ,  );


--RD1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X4_Y7_N32
--register power-up is low

RD1_writedata[14] = DFFEAS(CC2L33, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~10 at LABCELL_X4_Y7_N15
GE1L169 = ( RD1_writedata[14] & ( (!GE1_jtag_ram_access) # (GE1_MonDReg[14]) ) ) # ( !RD1_writedata[14] & ( (GE1_jtag_ram_access & GE1_MonDReg[14]) ) );


--RD1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X4_Y8_N53
--register power-up is low

RD1_writedata[15] = DFFEAS(CC2L34, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~11 at LABCELL_X4_Y8_N48
GE1L170 = ( RD1_writedata[15] & ( (!GE1_jtag_ram_access) # (GE1_MonDReg[15]) ) ) # ( !RD1_writedata[15] & ( (GE1_jtag_ram_access & GE1_MonDReg[15]) ) );


--RD1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X6_Y8_N44
--register power-up is low

RD1_writedata[16] = DFFEAS(CC2L35, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~12 at MLABCELL_X6_Y8_N9
GE1L171 = ( GE1_MonDReg[16] & ( (GE1_jtag_ram_access) # (RD1_writedata[16]) ) ) # ( !GE1_MonDReg[16] & ( (RD1_writedata[16] & !GE1_jtag_ram_access) ) );


--RD1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X10_Y7_N46
--register power-up is low

RD1_byteenable[2] = DFFEAS(CC2_src_data[34], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~3 at LABCELL_X7_Y7_N6
GE1L152 = ( GE1_jtag_ram_access & ( RD1_byteenable[2] ) ) # ( !GE1_jtag_ram_access & ( RD1_byteenable[2] ) ) # ( GE1_jtag_ram_access & ( !RD1_byteenable[2] ) );


--ND1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X17_Y8_N46
--register power-up is low

ND1_av_ld_byte2_data[0] = DFFEAS(ND1L941, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15 at LABCELL_X16_Y10_N3
ND1L844 = ( ND1_R_ctrl_rd_ctl_reg & ( (ND1_R_ctrl_ld & ND1_av_ld_byte2_data[0]) ) ) # ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp & (ND1_W_alu_result[16]))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte2_data[0])))) ) );


--XF5_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X22_Y7_N7
--register power-up is low

XF5_altera_reset_synchronizer_int_chain[1] = DFFEAS(XF5L4, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--XE1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[24] at FF_X21_Y3_N23
--register power-up is low

XE1_writedata[24] = DFFEAS(CC4L28, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L172 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[24]~4 at MLABCELL_X21_Y3_N51
LF1L172 = (!LF1_jtag_ram_access & (XE1_writedata[24])) # (LF1_jtag_ram_access & ((LF1_MonDReg[24])));


--XE1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|byteenable[3] at FF_X31_Y3_N5
--register power-up is low

XE1_byteenable[3] = DFFEAS(CC4_src_data[35], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L146 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_byteenable[3]~1 at LABCELL_X31_Y3_N0
LF1L146 = ( LF1_jtag_ram_access ) # ( !LF1_jtag_ram_access & ( XE1_byteenable[3] ) );


--TC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[0]~3 at MLABCELL_X25_Y5_N24
TC2L6 = ( VC7L15 & ( ((TB7_mem[0][41] & VB2_data_reg[0])) # (T2_avalon_readdata[0]) ) ) # ( !VC7L15 & ( (TB7_mem[0][41] & VB2_data_reg[0]) ) );


--TC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[0]~4 at LABCELL_X23_Y4_N51
TC2L7 = ( WB8_av_readdata_pre[0] & ( WB6_av_readdata_pre[0] & ( (!AC6L1 & (!TC2L45 & !WB6_read_latency_shift_reg[0])) ) ) ) # ( !WB8_av_readdata_pre[0] & ( WB6_av_readdata_pre[0] & ( (!TC2L45 & !WB6_read_latency_shift_reg[0]) ) ) ) # ( WB8_av_readdata_pre[0] & ( !WB6_av_readdata_pre[0] & ( (!AC6L1 & !TC2L45) ) ) ) # ( !WB8_av_readdata_pre[0] & ( !WB6_av_readdata_pre[0] & ( !TC2L45 ) ) );


--TC2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[0]~5 at LABCELL_X30_Y4_N24
TC2L8 = ( TC2L7 & ( (!TC2L6 & (VF1_q_a[0] & (AC7L1))) # (TC2L6 & (((VF1_q_a[0] & AC7L1)) # (VB2L36))) ) ) # ( !TC2L7 );


--UE1L344 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_control_rd_data[0]~0 at LABCELL_X31_Y4_N6
UE1L344 = ( !UE1_D_iw[7] & ( UE1_W_ipending_reg[0] & ( (UE1_D_iw[8] & (!UE1_D_iw[6] & (!UE1_D_iw[10] & !UE1_D_iw[9]))) ) ) );


--UE1L345 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_control_rd_data[0]~1 at LABCELL_X31_Y4_N24
UE1L345 = ( UE1L344 & ( (UE1L621 & (!UE1_D_iw[6] & !UE1_W_bstatus_reg)) ) ) # ( !UE1L344 & ( (!UE1L621) # ((!UE1_D_iw[6] & (!UE1_W_bstatus_reg)) # (UE1_D_iw[6] & ((!UE1_W_ienable_reg[0])))) ) );


--UE1L346 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X30_Y6_N6
UE1L346 = ( UE1L619 & ( UE1_W_status_reg_pie ) ) # ( !UE1L619 & ( (!UE1L620 & (!UE1L345)) # (UE1L620 & ((UE1_W_estatus_reg))) ) );


--UE1L308 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[0]~15 at MLABCELL_X34_Y6_N39
UE1L308 = ( UE1_R_ctrl_logic & ( UE1_E_shift_rot_result[0] & ( (UE1_R_ctrl_shift_rot) # (UE1L351) ) ) ) # ( !UE1_R_ctrl_logic & ( UE1_E_shift_rot_result[0] & ( (UE1_R_ctrl_shift_rot) # (UE1L114) ) ) ) # ( UE1_R_ctrl_logic & ( !UE1_E_shift_rot_result[0] & ( (UE1L351 & !UE1_R_ctrl_shift_rot) ) ) ) # ( !UE1_R_ctrl_logic & ( !UE1_E_shift_rot_result[0] & ( (UE1L114 & !UE1_R_ctrl_shift_rot) ) ) );


--UE1L753 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[6]~0 at MLABCELL_X34_Y5_N24
UE1L753 = ( UE1_D_iw[21] & ( (!UE1L703Q & (((UD4_q_b[22])) # (UE1_R_src2_use_imm))) # (UE1L703Q & (((UE1_D_iw[12])))) ) ) # ( !UE1_D_iw[21] & ( (!UE1L703Q & (!UE1_R_src2_use_imm & ((UD4_q_b[22])))) # (UE1L703Q & (((UE1_D_iw[12])))) ) );


--UE1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X30_Y7_N25
--register power-up is low

UE1_R_ctrl_unsigned_lo_imm16 = DFFEAS(UE1L252, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L763 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi~1 at LABCELL_X33_Y5_N33
UE1L763 = ( UE1_R_ctrl_unsigned_lo_imm16 ) # ( !UE1_R_ctrl_unsigned_lo_imm16 & ( UE1_R_ctrl_force_src2_zero ) );


--UE1L750 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[3]~2 at MLABCELL_X34_Y5_N21
UE1L750 = ( UE1_D_iw[21] & ( (!UE1L703Q & (((UD4_q_b[19])) # (UE1_R_src2_use_imm))) # (UE1L703Q & (((UE1_D_iw[9])))) ) ) # ( !UE1_D_iw[21] & ( (!UE1L703Q & (!UE1_R_src2_use_imm & ((UD4_q_b[19])))) # (UE1L703Q & (((UE1_D_iw[9])))) ) );


--UE1L749 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[2]~3 at MLABCELL_X34_Y5_N12
UE1L749 = ( UD4_q_b[18] & ( UE1L273Q & ( ((!UE1_R_src2_use_imm) # (UE1L703Q)) # (UE1_D_iw[21]) ) ) ) # ( !UD4_q_b[18] & ( UE1L273Q & ( ((UE1_D_iw[21] & UE1_R_src2_use_imm)) # (UE1L703Q) ) ) ) # ( UD4_q_b[18] & ( !UE1L273Q & ( (!UE1L703Q & ((!UE1_R_src2_use_imm) # (UE1_D_iw[21]))) ) ) ) # ( !UD4_q_b[18] & ( !UE1L273Q & ( (UE1_D_iw[21] & (UE1_R_src2_use_imm & !UE1L703Q)) ) ) );


--UE1L748 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[1]~4 at MLABCELL_X34_Y5_N45
UE1L748 = ( UE1L703Q & ( UD4_q_b[17] & ( UE1_D_iw[7] ) ) ) # ( !UE1L703Q & ( UD4_q_b[17] & ( (!UE1_R_src2_use_imm) # (UE1_D_iw[21]) ) ) ) # ( UE1L703Q & ( !UD4_q_b[17] & ( UE1_D_iw[7] ) ) ) # ( !UE1L703Q & ( !UD4_q_b[17] & ( (UE1_R_src2_use_imm & UE1_D_iw[21]) ) ) );


--UE1L747 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[0]~5 at MLABCELL_X34_Y5_N48
UE1L747 = ( UD4_q_b[16] & ( (!UE1L703Q & ((!UE1_R_src2_use_imm) # ((UE1_D_iw[21])))) # (UE1L703Q & (((UE1_D_iw[6])))) ) ) # ( !UD4_q_b[16] & ( (!UE1L703Q & (UE1_R_src2_use_imm & (UE1_D_iw[21]))) # (UE1L703Q & (((UE1_D_iw[6])))) ) );


--UE1L752 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[5]~6 at MLABCELL_X34_Y5_N51
UE1L752 = ( UE1_D_iw[11] & ( ((!UE1_R_src2_use_imm & ((UD4_q_b[21]))) # (UE1_R_src2_use_imm & (UE1_D_iw[21]))) # (UE1L703Q) ) ) # ( !UE1_D_iw[11] & ( (!UE1L703Q & ((!UE1_R_src2_use_imm & ((UD4_q_b[21]))) # (UE1_R_src2_use_imm & (UE1_D_iw[21])))) ) );


--UE1L754 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[7]~7 at MLABCELL_X34_Y5_N54
UE1L754 = ( UE1_D_iw[21] & ( (!UE1L703Q & (((UD4_q_b[23])) # (UE1_R_src2_use_imm))) # (UE1L703Q & (((UE1_D_iw[13])))) ) ) # ( !UE1_D_iw[21] & ( (!UE1L703Q & (!UE1_R_src2_use_imm & (UD4_q_b[23]))) # (UE1L703Q & (((UE1_D_iw[13])))) ) );


--UE1L751 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[4]~8 at MLABCELL_X34_Y5_N57
UE1L751 = ( UE1_D_iw[21] & ( (!UE1L703Q & (((UD4_q_b[20])) # (UE1_R_src2_use_imm))) # (UE1L703Q & (((UE1_D_iw[10])))) ) ) # ( !UE1_D_iw[21] & ( (!UE1L703Q & (!UE1_R_src2_use_imm & ((UD4_q_b[20])))) # (UE1L703Q & (((UE1_D_iw[10])))) ) );


--UE1L756 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[9]~9 at MLABCELL_X34_Y5_N0
UE1L756 = ( UD4_q_b[25] & ( (!UE1L703Q & ((!UE1_R_src2_use_imm) # ((UE1_D_iw[21])))) # (UE1L703Q & (((UE1_D_iw[15])))) ) ) # ( !UD4_q_b[25] & ( (!UE1L703Q & (UE1_R_src2_use_imm & (UE1_D_iw[21]))) # (UE1L703Q & (((UE1_D_iw[15])))) ) );


--UE1L755 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[8]~10 at MLABCELL_X34_Y5_N3
UE1L755 = ( UD4_q_b[24] & ( (!UE1L703Q & ((!UE1_R_src2_use_imm) # ((UE1_D_iw[21])))) # (UE1L703Q & (((UE1_D_iw[14])))) ) ) # ( !UD4_q_b[24] & ( (!UE1L703Q & (UE1_R_src2_use_imm & (UE1_D_iw[21]))) # (UE1L703Q & (((UE1_D_iw[14])))) ) );


--UE1L758 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[11]~11 at MLABCELL_X34_Y5_N30
UE1L758 = ( UE1_D_iw[21] & ( (!UE1L703Q & (((UD4_q_b[27])) # (UE1_R_src2_use_imm))) # (UE1L703Q & (((UE1_D_iw[17])))) ) ) # ( !UE1_D_iw[21] & ( (!UE1L703Q & (!UE1_R_src2_use_imm & (UD4_q_b[27]))) # (UE1L703Q & (((UE1_D_iw[17])))) ) );


--UE1L757 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[10]~12 at MLABCELL_X34_Y5_N33
UE1L757 = ( UD4_q_b[26] & ( (!UE1L703Q & ((!UE1_R_src2_use_imm) # ((UE1_D_iw[21])))) # (UE1L703Q & (((UE1_D_iw[16])))) ) ) # ( !UD4_q_b[26] & ( (!UE1L703Q & (UE1_R_src2_use_imm & (UE1_D_iw[21]))) # (UE1L703Q & (((UE1_D_iw[16])))) ) );


--UE1L762 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[15]~13 at MLABCELL_X34_Y5_N9
UE1L762 = ( UD4_q_b[31] & ( (!UE1L763 & (((!UE1_R_src2_use_imm & !UE1L703Q)) # (UE1_D_iw[21]))) ) ) # ( !UD4_q_b[31] & ( (UE1_D_iw[21] & (!UE1L763 & ((UE1L703Q) # (UE1_R_src2_use_imm)))) ) );


--UE1L761 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[14]~14 at MLABCELL_X34_Y5_N36
UE1L761 = ( UD4_q_b[30] & ( (!UE1_R_ctrl_hi_imm16 & ((!UE1_R_src2_use_imm) # ((UE1_D_iw[21])))) # (UE1_R_ctrl_hi_imm16 & (((UE1_D_iw[20])))) ) ) # ( !UD4_q_b[30] & ( (!UE1_R_ctrl_hi_imm16 & (UE1_R_src2_use_imm & (UE1_D_iw[21]))) # (UE1_R_ctrl_hi_imm16 & (((UE1_D_iw[20])))) ) );


--UE1L760 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[13]~15 at MLABCELL_X34_Y5_N39
UE1L760 = ( UD4_q_b[29] & ( (!UE1L703Q & ((!UE1_R_src2_use_imm) # ((UE1_D_iw[21])))) # (UE1L703Q & (((UE1_D_iw[19])))) ) ) # ( !UD4_q_b[29] & ( (!UE1L703Q & (UE1_R_src2_use_imm & (UE1_D_iw[21]))) # (UE1L703Q & (((UE1_D_iw[19])))) ) );


--UE1L759 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[12]~16 at MLABCELL_X34_Y5_N6
UE1L759 = ( UE1_D_iw[18] & ( ((!UE1_R_src2_use_imm & ((UD4_q_b[28]))) # (UE1_R_src2_use_imm & (UE1_D_iw[21]))) # (UE1L703Q) ) ) # ( !UE1_D_iw[18] & ( (!UE1L703Q & ((!UE1_R_src2_use_imm & ((UD4_q_b[28]))) # (UE1_R_src2_use_imm & (UE1_D_iw[21])))) ) );


--NF1L80 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~36 at LABCELL_X11_Y3_N42
NF1L80 = ( LF1_MonDReg[6] & ( (!P1_irf_reg[4][1]) # (BF1_break_readreg[6]) ) ) # ( !LF1_MonDReg[6] & ( (BF1_break_readreg[6] & P1_irf_reg[4][1]) ) );


--NF1L81 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~37 at LABCELL_X7_Y3_N0
NF1L81 = ( HE2L3 & ( NF1L80 & ( NF1_sr[8] ) ) ) # ( !HE2L3 & ( NF1L80 & ( (!HE2_virtual_state_cdr & (NF1_sr[7])) # (HE2_virtual_state_cdr & ((!P1_irf_reg[4][0]))) ) ) ) # ( HE2L3 & ( !NF1L80 & ( NF1_sr[8] ) ) ) # ( !HE2L3 & ( !NF1L80 & ( (NF1_sr[7] & !HE2_virtual_state_cdr) ) ) );


--MF1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[8] at FF_X7_Y3_N59
--register power-up is low

MF1_jdo[8] = DFFEAS(MF1L20, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--LF1L113 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~4 at LABCELL_X18_Y3_N30
LF1L113 = ( LF1_jtag_ram_rd_d1 & ( MF1_take_action_ocimem_b & ( TE2_q_a[5] ) ) ) # ( !LF1_jtag_ram_rd_d1 & ( MF1_take_action_ocimem_b & ( (LF1L119 & !LF1L40Q) ) ) ) # ( LF1_jtag_ram_rd_d1 & ( !MF1_take_action_ocimem_b & ( MF1_jdo[8] ) ) ) # ( !LF1_jtag_ram_rd_d1 & ( !MF1_take_action_ocimem_b & ( MF1_jdo[8] ) ) );


--XE1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[4] at FF_X24_Y3_N55
--register power-up is low

XE1_writedata[4] = DFFEAS(CC4L29, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L152 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[4]~5 at LABCELL_X24_Y3_N57
LF1L152 = ( LF1_jtag_ram_access & ( LF1_MonDReg[4] ) ) # ( !LF1_jtag_ram_access & ( XE1_writedata[4] ) );


--CC4L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~4 at LABCELL_X22_Y3_N24
CC4L27 = ( UE1_d_writedata[3] & ( CC4_saved_grant[0] ) );


--UE1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_control_rd_data[1] at FF_X30_Y6_N20
--register power-up is low

UE1_W_control_rd_data[1] = DFFEAS(UE1L347, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L833 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[1]~14 at LABCELL_X30_Y4_N36
UE1L833 = ( UE1_R_ctrl_ld & ( UE1_av_ld_byte0_data[1] ) ) # ( !UE1_R_ctrl_ld & ( UE1_av_ld_byte0_data[1] & ( (!UE1_R_ctrl_br_cmp & ((!UE1_R_ctrl_rd_ctl_reg & (UE1_W_alu_result[1])) # (UE1_R_ctrl_rd_ctl_reg & ((UE1_W_control_rd_data[1]))))) ) ) ) # ( !UE1_R_ctrl_ld & ( !UE1_av_ld_byte0_data[1] & ( (!UE1_R_ctrl_br_cmp & ((!UE1_R_ctrl_rd_ctl_reg & (UE1_W_alu_result[1])) # (UE1_R_ctrl_rd_ctl_reg & ((UE1_W_control_rd_data[1]))))) ) ) );


--NF1L82 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~38 at LABCELL_X13_Y3_N45
NF1L82 = ( NF1_sr[19] & ( ((!P1_irf_reg[4][1] & ((LF1_MonDReg[17]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[17]))) # (HE2L3) ) ) # ( !NF1_sr[19] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & ((LF1_MonDReg[17]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[17])))) ) );


--MF1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[16] at FF_X10_Y3_N11
--register power-up is low

MF1_jdo[16] = DFFEAS(MF1L33, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--LF1L114 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X17_Y3_N6
LF1L114 = ( MF1_jdo[32] & ( LF1L120 & ( (!MF1_take_action_ocimem_b) # ((!LF1_jtag_ram_rd_d1 & (!LF1_MonAReg[2])) # (LF1_jtag_ram_rd_d1 & ((TE2_q_a[29])))) ) ) ) # ( !MF1_jdo[32] & ( LF1L120 & ( (MF1_take_action_ocimem_b & ((!LF1_jtag_ram_rd_d1 & (!LF1_MonAReg[2])) # (LF1_jtag_ram_rd_d1 & ((TE2_q_a[29]))))) ) ) ) # ( MF1_jdo[32] & ( !LF1L120 & ( (!MF1_take_action_ocimem_b) # ((LF1_jtag_ram_rd_d1 & TE2_q_a[29])) ) ) ) # ( !MF1_jdo[32] & ( !LF1L120 & ( (LF1_jtag_ram_rd_d1 & (TE2_q_a[29] & MF1_take_action_ocimem_b)) ) ) );


--DF1L12 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X11_Y3_N0
DF1L12 = ( DF1_resetlatch & ( ME6_dreg[0] & ( (!MF1_take_action_ocimem_a) # (!MF1_jdo[24]) ) ) ) # ( !DF1_resetlatch & ( ME6_dreg[0] & ( !MF1_take_action_ocimem_a ) ) ) # ( DF1_resetlatch & ( !ME6_dreg[0] & ( (!MF1_take_action_ocimem_a) # (!MF1_jdo[24]) ) ) );


--CC5L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~12 at MLABCELL_X34_Y3_N39
CC5L37 = (CC5_saved_grant[0] & UE1_d_writedata[8]);


--CC5L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~13 at LABCELL_X36_Y3_N18
CC5L38 = ( UE1_d_writedata[9] & ( CC5_saved_grant[0] ) );


--CC5L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~14 at LABCELL_X36_Y3_N21
CC5L39 = ( UE1_d_writedata[10] & ( CC5_saved_grant[0] ) );


--UE1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[6] at FF_X31_Y3_N35
--register power-up is low

UE1_d_writedata[6] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD4_q_b[6],  ,  , VCC);


--CC5L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~15 at LABCELL_X31_Y3_N6
CC5L40 = ( UE1_d_writedata[6] & ( CC5_saved_grant[0] ) );


--CC5L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~16 at LABCELL_X30_Y3_N51
CC5L41 = ( UE1_d_writedata[7] & ( CC5_saved_grant[0] ) );


--EB2_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X23_Y2_N47
--register power-up is low

EB2_jupdate1 = AMPP_FUNCTION(A1L23, EB2_jupdate, !WF2_r_sync_rst, GND);


--EB2_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X23_Y2_N19
--register power-up is low

EB2_jupdate2 = AMPP_FUNCTION(A1L23, EB2_jupdate1, !WF2_r_sync_rst, GND);


--EB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at LABCELL_X23_Y2_N18
EB2L3 = AMPP_FUNCTION(!EB2_jupdate2, !EB2_jupdate1);


--EB2L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at LABCELL_X23_Y2_N42
EB2L57 = AMPP_FUNCTION(!EB2_rst2, !EB2L2, !EB2L3, !EB2_write_valid, !V2_t_dav, !EB2_write_stalled);


--V2L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|fifo_rd~1 at LABCELL_X27_Y2_N12
V2L73 = ( V2L68 & ( (!UE1_W_alu_result[2] & EC3L8) ) );


--NF1L83 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~39 at LABCELL_X13_Y3_N48
NF1L83 = ( NF1_sr[22] & ( ((!P1_irf_reg[4][1] & ((LF1_MonDReg[20]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[20]))) # (HE2L3) ) ) # ( !NF1_sr[22] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & ((LF1_MonDReg[20]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[20])))) ) );


--NF1L84 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~40 at LABCELL_X13_Y3_N57
NF1L84 = ( NF1_sr[21] & ( ((!P1_irf_reg[4][1] & ((LF1_MonDReg[19]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[19]))) # (HE2L3) ) ) # ( !NF1_sr[21] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & ((LF1_MonDReg[19]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[19])))) ) );


--MF1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[23] at FF_X16_Y3_N56
--register power-up is low

MF1_jdo[23] = DFFEAS(MF1L44, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--DF1L8 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|monitor_go~0 at LABCELL_X16_Y3_N12
DF1L8 = ( DF1_monitor_go & ( R1_state[1] & ( (MF1_jdo[34] & (!MF1_jdo[35] & (MF1L69 & MF1_jdo[23]))) ) ) ) # ( !DF1_monitor_go & ( R1_state[1] & ( (MF1_jdo[34] & (!MF1_jdo[35] & (MF1L69 & MF1_jdo[23]))) ) ) ) # ( DF1_monitor_go & ( !R1_state[1] ) ) # ( !DF1_monitor_go & ( !R1_state[1] & ( (MF1_jdo[34] & (!MF1_jdo[35] & (MF1L69 & MF1_jdo[23]))) ) ) );


--XE1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[5] at FF_X18_Y3_N26
--register power-up is low

XE1_writedata[5] = DFFEAS(CC4L30, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L153 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[5]~6 at LABCELL_X18_Y3_N27
LF1L153 = (!LF1_jtag_ram_access & (XE1_writedata[5])) # (LF1_jtag_ram_access & ((LF1_MonDReg[5])));


--XE1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[11] at FF_X28_Y3_N53
--register power-up is low

XE1_writedata[11] = DFFEAS(CC4L31, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L159 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[11]~7 at MLABCELL_X28_Y3_N48
LF1L159 = ( XE1_writedata[11] & ( (!LF1_jtag_ram_access) # (LF1_MonDReg[11]) ) ) # ( !XE1_writedata[11] & ( (LF1_jtag_ram_access & LF1_MonDReg[11]) ) );


--XE1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|byteenable[1] at FF_X31_Y3_N53
--register power-up is low

XE1_byteenable[1] = DFFEAS(CC4_src_data[33], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L144 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_byteenable[1]~2 at LABCELL_X31_Y3_N48
LF1L144 = ( XE1_byteenable[1] ) # ( !XE1_byteenable[1] & ( LF1_jtag_ram_access ) );


--LF1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[12] at FF_X23_Y3_N49
--register power-up is low

LF1_MonDReg[12] = DFFEAS(LF1L115, GLOBAL(A1L23),  ,  , LF1L51,  ,  ,  ,  );


--XE1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[12] at FF_X28_Y3_N44
--register power-up is low

XE1_writedata[12] = DFFEAS(CC4L32, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L160 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[12]~8 at MLABCELL_X28_Y3_N45
LF1L160 = ( LF1_jtag_ram_access & ( LF1_MonDReg[12] ) ) # ( !LF1_jtag_ram_access & ( XE1_writedata[12] ) );


--XE1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[13] at FF_X28_Y3_N25
--register power-up is low

XE1_writedata[13] = DFFEAS(CC4L33, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L161 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[13]~9 at LABCELL_X27_Y3_N12
LF1L161 = ( LF1_jtag_ram_access & ( XE1_writedata[13] & ( LF1_MonDReg[13] ) ) ) # ( !LF1_jtag_ram_access & ( XE1_writedata[13] ) ) # ( LF1_jtag_ram_access & ( !XE1_writedata[13] & ( LF1_MonDReg[13] ) ) );


--LF1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[14] at FF_X23_Y3_N7
--register power-up is low

LF1_MonDReg[14] = DFFEAS(LF1L116, GLOBAL(A1L23),  ,  , !MF1L70,  ,  ,  ,  );


--XE1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[14] at FF_X28_Y4_N7
--register power-up is low

XE1_writedata[14] = DFFEAS(CC4L34, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L162 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[14]~10 at LABCELL_X27_Y3_N45
LF1L162 = ( XE1_writedata[14] & ( (!LF1_jtag_ram_access) # (LF1_MonDReg[14]) ) ) # ( !XE1_writedata[14] & ( (LF1_jtag_ram_access & LF1_MonDReg[14]) ) );


--XE1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[15] at FF_X28_Y3_N35
--register power-up is low

XE1_writedata[15] = DFFEAS(CC4L35, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L163 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[15]~11 at MLABCELL_X28_Y3_N30
LF1L163 = ( XE1_writedata[15] & ( (!LF1_jtag_ram_access) # (LF1_MonDReg[15]) ) ) # ( !XE1_writedata[15] & ( (LF1_jtag_ram_access & LF1_MonDReg[15]) ) );


--XE1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[16] at FF_X36_Y3_N49
--register power-up is low

XE1_writedata[16] = DFFEAS(CC4L36, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L164 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[16]~12 at LABCELL_X27_Y3_N24
LF1L164 = ( LF1_MonDReg[16] & ( (XE1_writedata[16]) # (LF1_jtag_ram_access) ) ) # ( !LF1_MonDReg[16] & ( (!LF1_jtag_ram_access & XE1_writedata[16]) ) );


--XE1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|byteenable[2] at FF_X29_Y3_N29
--register power-up is low

XE1_byteenable[2] = DFFEAS(CC4_src_data[34], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L145 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_byteenable[2]~3 at LABCELL_X29_Y3_N39
LF1L145 = ( LF1_jtag_ram_access ) # ( !LF1_jtag_ram_access & ( XE1_byteenable[2] ) );


--UE1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[0] at FF_X28_Y5_N40
--register power-up is low

UE1_av_ld_byte2_data[0] = DFFEAS(UE1L946, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L848 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[16]~15 at LABCELL_X35_Y5_N39
UE1L848 = ( UE1_W_alu_result[16] & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_br_cmp & ((!UE1_R_ctrl_rd_ctl_reg)))) # (UE1_R_ctrl_ld & (((UE1_av_ld_byte2_data[0])))) ) ) # ( !UE1_W_alu_result[16] & ( (UE1_R_ctrl_ld & UE1_av_ld_byte2_data[0]) ) );


--T1L70 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[12]~0 at LABCELL_X19_Y8_N27
T1L70 = ( WF1_r_sync_rst ) # ( !WF1_r_sync_rst & ( !E1_current_state.CPU_0 ) );


--T1L71 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[12]~1 at LABCELL_X18_Y7_N36
T1L71 = ( T1L77 ) # ( !T1L77 & ( WF1_r_sync_rst ) );


--VB1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~0 at LABCELL_X19_Y8_N36
VB1L19 = ((VC2L15 & T1_avalon_readdata[7])) # (VB1_data_reg[7]);


--CC1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[38] at LABCELL_X18_Y6_N6
CC1_src_data[38] = ( UE1_W_alu_result[2] & ( ((CC1_saved_grant[0] & ND1_W_alu_result[2])) # (CC1_saved_grant[1]) ) ) # ( !UE1_W_alu_result[2] & ( (CC1_saved_grant[0] & ND1_W_alu_result[2]) ) );


--ND1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X16_Y9_N6
ND1L689 = ( ND1_av_ld_align_cycle[1] & ( (ND1_W_alu_result[1] & (!ND1L871Q & ND1_W_alu_result[0])) ) ) # ( !ND1_av_ld_align_cycle[1] & ( ((!ND1L871Q & ND1_W_alu_result[0])) # (ND1_W_alu_result[1]) ) );


--WB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X11_Y6_N28
--register power-up is low

WB1_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , V1_rvalid,  ,  , VCC);


--ND1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X7_Y10_N19
--register power-up is low

ND1_R_ctrl_ld_signed = DFFEAS(ND1L227, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X10_Y8_N9
ND1L868 = ( ND1_av_ld_byte1_data[7] & ( (ND1_R_ctrl_ld_signed & ((ND1L235) # (ND1_av_ld_byte0_data[7]))) ) ) # ( !ND1_av_ld_byte1_data[7] & ( (ND1_av_ld_byte0_data[7] & (ND1_R_ctrl_ld_signed & !ND1L235)) ) );


--ND1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X16_Y8_N7
--register power-up is low

ND1_av_ld_byte2_data[7] = DFFEAS(ND1L963, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~0 at MLABCELL_X15_Y8_N0
ND1L926 = ( UF1_q_a[15] & ( ND1L929 & ( (!ND1_av_ld_aligning_data & (((AC5L1)))) # (ND1_av_ld_aligning_data & (ND1L868 & ((!ND1L689)))) ) ) ) # ( !UF1_q_a[15] & ( ND1L929 & ( (ND1_av_ld_aligning_data & (ND1L868 & !ND1L689)) ) ) ) # ( UF1_q_a[15] & ( !ND1L929 & ( (!ND1_av_ld_aligning_data) # ((ND1L689) # (ND1L868)) ) ) ) # ( !UF1_q_a[15] & ( !ND1L929 & ( (!ND1_av_ld_aligning_data) # ((ND1L689) # (ND1L868)) ) ) );


--ND1L897 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X16_Y9_N12
ND1L897 = ( ND1_D_iw[4] ) # ( !ND1_D_iw[4] & ( (!ND1L234) # (ND1L882) ) );


--ND1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~16 at LABCELL_X12_Y10_N30
ND1L308 = ( ND1L351 & ( ND1L118 & ( (!ND1_R_ctrl_shift_rot) # (ND1_E_shift_rot_result[1]) ) ) ) # ( !ND1L351 & ( ND1L118 & ( (!ND1_R_ctrl_shift_rot & ((!ND1_R_ctrl_logic))) # (ND1_R_ctrl_shift_rot & (ND1_E_shift_rot_result[1])) ) ) ) # ( ND1L351 & ( !ND1L118 & ( (!ND1_R_ctrl_shift_rot & ((ND1_R_ctrl_logic))) # (ND1_R_ctrl_shift_rot & (ND1_E_shift_rot_result[1])) ) ) ) # ( !ND1L351 & ( !ND1L118 & ( (ND1_R_ctrl_shift_rot & ND1_E_shift_rot_result[1]) ) ) );


--CC3L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~17 at LABCELL_X12_Y11_N51
CC3L41 = ( ND1_d_writedata[22] & ( CC3_saved_grant[0] ) );


--CC3L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~18 at LABCELL_X4_Y9_N30
CC3L42 = ( CC3_saved_grant[0] & ( ND1_d_writedata[23] ) );


--ND1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X4_Y10_N49
--register power-up is low

ND1_d_writedata[24] = DFFEAS(ND1L561, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC3L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~19 at MLABCELL_X8_Y7_N51
CC3L43 = ( ND1_d_writedata[24] & ( CC3_saved_grant[0] ) );


--CC3_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[35] at LABCELL_X10_Y7_N24
CC3_src_data[35] = ( CC3_saved_grant[0] & ( (ND1_d_byteenable[3]) # (CC3_saved_grant[1]) ) ) # ( !CC3_saved_grant[0] & ( CC3_saved_grant[1] ) );


--ND1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X4_Y10_N58
--register power-up is low

ND1_d_writedata[25] = DFFEAS(ND1L562, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC3L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~20 at MLABCELL_X8_Y7_N57
CC3L44 = (CC3_saved_grant[0] & ND1_d_writedata[25]);


--ND1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X4_Y10_N19
--register power-up is low

ND1_d_writedata[26] = DFFEAS(ND1L563, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC3L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~21 at MLABCELL_X6_Y8_N15
CC3L45 = ( CC3_saved_grant[0] & ( ND1_d_writedata[26] ) );


--WB3_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3] at FF_X18_Y6_N10
--register power-up is low

WB3_av_readdata_pre[3] = DFFEAS(WB3L7, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--WB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X16_Y8_N44
--register power-up is low

WB4_av_readdata_pre[27] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[27],  ,  , VCC);


--ND1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27 at LABCELL_X13_Y8_N12
ND1L649 = ( !ND1_intr_req & ( (!AC4L2 & (AC5L2 & (UF1_q_a[27]))) # (AC4L2 & (((AC5L2 & UF1_q_a[27])) # (WB4_av_readdata_pre[27]))) ) );


--WB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X15_Y6_N49
--register power-up is low

WB4_av_readdata_pre[28] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[28],  ,  , VCC);


--ND1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at LABCELL_X13_Y8_N57
ND1L650 = ( WB4_av_readdata_pre[28] & ( (!ND1_intr_req & (((AC5L2 & UF1_q_a[28])) # (AC4L2))) ) ) # ( !WB4_av_readdata_pre[28] & ( (AC5L2 & (!ND1_intr_req & UF1_q_a[28])) ) );


--WB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X11_Y8_N19
--register power-up is low

WB4_av_readdata_pre[29] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[29],  ,  , VCC);


--ND1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29 at LABCELL_X12_Y8_N6
ND1L651 = ( WB4_av_readdata_pre[29] & ( (!ND1_intr_req & (((AC5L2 & UF1_q_a[29])) # (AC4L2))) ) ) # ( !WB4_av_readdata_pre[29] & ( (AC5L2 & (!ND1_intr_req & UF1_q_a[29])) ) );


--WB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X13_Y8_N35
--register power-up is low

WB4_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[30],  ,  , VCC);


--ND1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30 at LABCELL_X13_Y8_N18
ND1L652 = ( AC4L2 & ( (!ND1_intr_req & (((AC5L2 & UF1_q_a[30])) # (WB4_av_readdata_pre[30]))) ) ) # ( !AC4L2 & ( (AC5L2 & (UF1_q_a[30] & !ND1_intr_req)) ) );


--WB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X12_Y8_N59
--register power-up is low

WB4_av_readdata_pre[31] = DFFEAS(WB4L36, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31 at LABCELL_X12_Y8_N39
ND1L653 = ( !ND1_intr_req & ( (!AC5L2 & (AC4L2 & ((WB4_av_readdata_pre[31])))) # (AC5L2 & (((AC4L2 & WB4_av_readdata_pre[31])) # (UF1_q_a[31]))) ) );


--TC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~6 at LABCELL_X19_Y8_N6
TC1L21 = ( VB1_data_reg[4] & ( ((VC2L15 & T1_avalon_readdata[4])) # (TB2_mem[0][41]) ) ) # ( !VB1_data_reg[4] & ( (VC2L15 & T1_avalon_readdata[4]) ) );


--TC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~7 at LABCELL_X13_Y5_N9
TC1L22 = (!WB1_av_readdata_pre[4] & (((AC4L1 & WB4_av_readdata_pre[4])))) # (WB1_av_readdata_pre[4] & (((AC4L1 & WB4_av_readdata_pre[4])) # (WB1_read_latency_shift_reg[0])));


--TC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~8 at LABCELL_X16_Y9_N30
TC1L23 = ( VB1L35 & ( (((UF1_q_a[4] & AC5L1)) # (TC1L21)) # (TC1L22) ) ) # ( !VB1L35 & ( ((UF1_q_a[4] & AC5L1)) # (TC1L22) ) );


--TC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~9 at LABCELL_X19_Y8_N12
TC1L24 = ( VB1_data_reg[5] & ( ((VC2L15 & T1L57Q)) # (TB2_mem[0][41]) ) ) # ( !VB1_data_reg[5] & ( (VC2L15 & T1L57Q) ) );


--TC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~10 at LABCELL_X13_Y5_N51
TC1L25 = ( WB1_read_latency_shift_reg[0] & ( ((AC4L1 & WB4_av_readdata_pre[5])) # (WB1_av_readdata_pre[5]) ) ) # ( !WB1_read_latency_shift_reg[0] & ( (AC4L1 & WB4_av_readdata_pre[5]) ) );


--TC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~11 at MLABCELL_X15_Y9_N24
TC1L26 = ( UF1_q_a[5] & ( (((VB1L35 & TC1L24)) # (AC5L1)) # (TC1L25) ) ) # ( !UF1_q_a[5] & ( ((VB1L35 & TC1L24)) # (TC1L25) ) );


--WB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X12_Y6_N52
--register power-up is low

WB1_av_readdata_pre[8] = DFFEAS(V1L66, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L898 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1 at MLABCELL_X15_Y8_N54
ND1L898 = ( UF1_q_a[8] & ( ND1L901 & ( (!ND1_av_ld_aligning_data & (((AC5L1)))) # (ND1_av_ld_aligning_data & (!ND1L689 & ((ND1L868)))) ) ) ) # ( !UF1_q_a[8] & ( ND1L901 & ( (ND1_av_ld_aligning_data & (!ND1L689 & ND1L868)) ) ) ) # ( UF1_q_a[8] & ( !ND1L901 & ( (!ND1_av_ld_aligning_data) # ((ND1L868) # (ND1L689)) ) ) ) # ( !UF1_q_a[8] & ( !ND1L901 & ( (!ND1_av_ld_aligning_data) # ((ND1L868) # (ND1L689)) ) ) );


--WB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X10_Y6_N25
--register power-up is low

WB1_av_readdata_pre[9] = DFFEAS(V1_av_readdata[9], GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X15_Y8_N29
--register power-up is low

ND1_av_ld_byte2_data[1] = DFFEAS(ND1L944, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L902 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~2 at MLABCELL_X15_Y8_N57
ND1L902 = ( UF1_q_a[9] & ( ND1L905 & ( (!ND1_av_ld_aligning_data & (((AC5L1)))) # (ND1_av_ld_aligning_data & (!ND1L689 & (ND1L868))) ) ) ) # ( !UF1_q_a[9] & ( ND1L905 & ( (ND1_av_ld_aligning_data & (!ND1L689 & ND1L868)) ) ) ) # ( UF1_q_a[9] & ( !ND1L905 & ( (!ND1_av_ld_aligning_data) # ((ND1L868) # (ND1L689)) ) ) ) # ( !UF1_q_a[9] & ( !ND1L905 & ( (!ND1_av_ld_aligning_data) # ((ND1L868) # (ND1L689)) ) ) );


--WB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X12_Y6_N59
--register power-up is low

WB1_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , V1_ac,  ,  , VCC);


--ND1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X15_Y8_N23
--register power-up is low

ND1_av_ld_byte2_data[2] = DFFEAS(ND1L947, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~3 at MLABCELL_X15_Y8_N36
ND1L906 = ( UF1_q_a[10] & ( ND1L909 & ( (!ND1_av_ld_aligning_data & (((AC5L1)))) # (ND1_av_ld_aligning_data & (ND1L868 & ((!ND1L689)))) ) ) ) # ( !UF1_q_a[10] & ( ND1L909 & ( (ND1_av_ld_aligning_data & (ND1L868 & !ND1L689)) ) ) ) # ( UF1_q_a[10] & ( !ND1L909 & ( (!ND1_av_ld_aligning_data) # ((ND1L689) # (ND1L868)) ) ) ) # ( !UF1_q_a[10] & ( !ND1L909 & ( (!ND1_av_ld_aligning_data) # ((ND1L689) # (ND1L868)) ) ) );


--CC3L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~22 at MLABCELL_X6_Y11_N6
CC3L46 = ( ND1_d_writedata[17] & ( CC3_saved_grant[0] ) );


--WB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X11_Y8_N44
--register power-up is low

WB1_av_readdata_pre[13] = DFFEAS(WB1L23, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~4 at LABCELL_X11_Y8_N51
ND1L918 = ( !TC1L45 & ( (!AC4L1 & ((!WB1_read_latency_shift_reg[0]) # ((!WB1_av_readdata_pre[13])))) # (AC4L1 & (!WB4_av_readdata_pre[13] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[13])))) ) );


--ND1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X15_Y8_N13
--register power-up is low

ND1_av_ld_byte2_data[5] = DFFEAS(ND1L956, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~5 at MLABCELL_X15_Y8_N39
ND1L919 = ( UF1_q_a[13] & ( ND1L921 & ( (!ND1_av_ld_aligning_data & (((AC5L1)))) # (ND1_av_ld_aligning_data & (ND1L868 & (!ND1L689))) ) ) ) # ( !UF1_q_a[13] & ( ND1L921 & ( (ND1_av_ld_aligning_data & (ND1L868 & !ND1L689)) ) ) ) # ( UF1_q_a[13] & ( !ND1L921 & ( (!ND1_av_ld_aligning_data) # ((ND1L689) # (ND1L868)) ) ) ) # ( !UF1_q_a[13] & ( !ND1L921 & ( (!ND1_av_ld_aligning_data) # ((ND1L689) # (ND1L868)) ) ) );


--CC3L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~23 at MLABCELL_X6_Y7_N36
CC3L47 = ( ND1_d_writedata[19] & ( CC3_saved_grant[0] ) );


--TC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~12 at LABCELL_X19_Y8_N48
TC1L27 = ( T1_avalon_readdata[6] & ( ((VB1_data_reg[6] & TB2_mem[0][41])) # (VC2L15) ) ) # ( !T1_avalon_readdata[6] & ( (VB1_data_reg[6] & TB2_mem[0][41]) ) );


--TC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~13 at LABCELL_X13_Y5_N15
TC1L28 = ( WB1_read_latency_shift_reg[0] & ( (!TC1L45 & (!WB1_av_readdata_pre[6] & ((!AC4L1) # (!WB4_av_readdata_pre[6])))) ) ) # ( !WB1_read_latency_shift_reg[0] & ( (!TC1L45 & ((!AC4L1) # (!WB4_av_readdata_pre[6]))) ) );


--TC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~14 at MLABCELL_X15_Y9_N30
TC1L29 = ( TC1L27 & ( VB1L35 ) ) # ( !TC1L27 & ( VB1L35 & ( (!TC1L28) # ((UF1_q_a[6] & AC5L1)) ) ) ) # ( TC1L27 & ( !VB1L35 & ( (!TC1L28) # ((UF1_q_a[6] & AC5L1)) ) ) ) # ( !TC1L27 & ( !VB1L35 & ( (!TC1L28) # ((UF1_q_a[6] & AC5L1)) ) ) );


--CC3L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~24 at MLABCELL_X6_Y7_N9
CC3L48 = ( CC3_saved_grant[0] & ( ND1_d_writedata[18] ) );


--WB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X11_Y8_N47
--register power-up is low

WB1_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , NB2L10Q,  ,  , VCC);


--ND1L914 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~6 at LABCELL_X11_Y8_N45
ND1L914 = ( !TC1L45 & ( (!AC4L1 & ((!WB1_read_latency_shift_reg[0]) # ((!WB1_av_readdata_pre[12])))) # (AC4L1 & (!WB4_av_readdata_pre[12] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[12])))) ) );


--ND1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X15_Y8_N17
--register power-up is low

ND1_av_ld_byte2_data[4] = DFFEAS(ND1L953, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~7 at MLABCELL_X15_Y8_N3
ND1L915 = ( UF1_q_a[12] & ( ND1L917 & ( (!ND1_av_ld_aligning_data & (((AC5L1)))) # (ND1_av_ld_aligning_data & (ND1L868 & (!ND1L689))) ) ) ) # ( !UF1_q_a[12] & ( ND1L917 & ( (ND1_av_ld_aligning_data & (ND1L868 & !ND1L689)) ) ) ) # ( UF1_q_a[12] & ( !ND1L917 & ( (!ND1_av_ld_aligning_data) # ((ND1L689) # (ND1L868)) ) ) ) # ( !UF1_q_a[12] & ( !ND1L917 & ( (!ND1_av_ld_aligning_data) # ((ND1L689) # (ND1L868)) ) ) );


--ND1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X15_Y8_N25
--register power-up is low

ND1_av_ld_byte2_data[3] = DFFEAS(ND1L950, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~8 at LABCELL_X16_Y9_N15
ND1L910 = ( UF1_q_a[11] & ( (!ND1_av_ld_aligning_data & (((!ND1L912)) # (AC5L1))) # (ND1_av_ld_aligning_data & (((ND1L913)))) ) ) # ( !UF1_q_a[11] & ( (!ND1_av_ld_aligning_data & (!ND1L912)) # (ND1_av_ld_aligning_data & ((ND1L913))) ) );


--WB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X13_Y6_N44
--register power-up is low

WB1_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , V1_woverflow,  ,  , VCC);


--ND1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X15_Y8_N19
--register power-up is low

ND1_av_ld_byte2_data[6] = DFFEAS(ND1L959, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~9 at MLABCELL_X15_Y8_N6
ND1L922 = ( UF1_q_a[14] & ( ND1L925 & ( (!ND1_av_ld_aligning_data & (AC5L1)) # (ND1_av_ld_aligning_data & (((ND1L868 & !ND1L689)))) ) ) ) # ( !UF1_q_a[14] & ( ND1L925 & ( (ND1L868 & (ND1_av_ld_aligning_data & !ND1L689)) ) ) ) # ( UF1_q_a[14] & ( !ND1L925 & ( ((!ND1_av_ld_aligning_data) # (ND1L689)) # (ND1L868) ) ) ) # ( !UF1_q_a[14] & ( !ND1L925 & ( ((!ND1_av_ld_aligning_data) # (ND1L689)) # (ND1L868) ) ) );


--CC3L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~25 at MLABCELL_X6_Y8_N45
CC3L49 = ( CC3_saved_grant[0] & ( ND1_d_writedata[20] ) );


--ND1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~16 at LABCELL_X11_Y10_N45
ND1L460 = (!ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[16]))) # (ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[18]));


--CC3L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~26 at MLABCELL_X6_Y7_N51
CC3L50 = ( ND1_d_writedata[21] & ( CC3_saved_grant[0] ) );


--ND1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X10_Y12_N34
--register power-up is low

ND1_R_ctrl_shift_logical = DFFEAS(ND1L241, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X11_Y10_N11
--register power-up is low

ND1_R_ctrl_rot_right = DFFEAS(ND1_R_ctrl_rot_right_nxt, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L396 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at LABCELL_X11_Y10_N6
ND1L396 = ( ND1_E_shift_rot_result[31] & ( (!ND1_R_ctrl_shift_logical & ((!ND1_R_ctrl_rot_right) # (ND1L399Q))) ) ) # ( !ND1_E_shift_rot_result[31] & ( (!ND1_R_ctrl_shift_logical & (ND1_R_ctrl_rot_right & ND1L399Q)) ) );


--ND1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17 at LABCELL_X11_Y10_N27
ND1L443 = (!ND1_R_ctrl_shift_rot_right & (ND1L396)) # (ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[1])));


--TC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~15 at LABCELL_X19_Y6_N15
TC1L12 = ( VB1_data_reg[2] & ( ((VC2L15 & T1_avalon_readdata[2])) # (TB2_mem[0][41]) ) ) # ( !VB1_data_reg[2] & ( (VC2L15 & T1_avalon_readdata[2]) ) );


--TC1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at LABCELL_X13_Y8_N51
TC1L46 = ( WB3L12Q & ( (WB3_av_readdata_pre[1] & !TB3_mem[0][74]) ) );


--TC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~16 at LABCELL_X13_Y8_N45
TC1L13 = ( !TC1L46 & ( (!WB1_av_readdata_pre[2] & ((!AC4L1) # ((!WB4_av_readdata_pre[2])))) # (WB1_av_readdata_pre[2] & (!WB1_read_latency_shift_reg[0] & ((!AC4L1) # (!WB4_av_readdata_pre[2])))) ) );


--TC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~17 at MLABCELL_X15_Y9_N12
TC1L14 = ( UF1_q_a[2] & ( TC1L13 & ( ((TC1L12 & VB1L35)) # (AC5L1) ) ) ) # ( !UF1_q_a[2] & ( TC1L13 & ( (TC1L12 & VB1L35) ) ) ) # ( UF1_q_a[2] & ( !TC1L13 ) ) # ( !UF1_q_a[2] & ( !TC1L13 ) );


--EB1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at MLABCELL_X6_Y2_N0
EB1L84 = AMPP_FUNCTION(!EB1L77, !EB1_td_shift[8], !R1_state[4], !EB1_count[9], !EB1_rdata[5]);


--XF1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X7_Y4_N52
--register power-up is low

XF1_altera_reset_synchronizer_int_chain[0] = DFFEAS(XF1L3, GLOBAL(A1L23), !WF1L14,  ,  ,  ,  ,  ,  );


--ZD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X7_Y4_N11
--register power-up is low

ZD1_resetrequest = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_take_action_ocimem_a, JE1_jdo[22],  ,  , VCC);


--WF1L14 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 at LABCELL_X7_Y4_N9
WF1L14 = ( ZD1_resetrequest & ( A1L117 ) ) # ( ZD1_resetrequest & ( !A1L117 ) ) # ( !ZD1_resetrequest & ( !A1L117 ) );


--T2L53 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[4]~0 at LABCELL_X23_Y7_N18
T2L53 = (WF2_r_sync_rst) # (E1_current_state.CPU_0);


--T2L54 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[4]~1 at MLABCELL_X25_Y6_N18
T2L54 = ( T2L71 ) # ( !T2L71 & ( WF2_r_sync_rst ) );


--VB2L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~0 at LABCELL_X24_Y5_N27
VB2L20 = ( T2_avalon_readdata[7] & ( (VB2_data_reg[7]) # (VC7L15) ) ) # ( !T2_avalon_readdata[7] & ( VB2_data_reg[7] ) );


--UE1L691 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|LessThan0~0 at LABCELL_X30_Y4_N45
UE1L691 = ( UE1L875Q & ( (UE1_W_alu_result[1] & (!UE1_av_ld_align_cycle[0] & UE1_W_alu_result[0])) ) ) # ( !UE1L875Q & ( ((!UE1_av_ld_align_cycle[0] & UE1_W_alu_result[0])) # (UE1_W_alu_result[1]) ) );


--WB6_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X27_Y2_N26
--register power-up is low

WB6_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , V2_rvalid,  ,  , VCC);


--UE1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_ld_signed at FF_X31_Y7_N46
--register power-up is low

UE1_R_ctrl_ld_signed = DFFEAS(UE1L227, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L871 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_fill_bit~0 at LABCELL_X27_Y5_N48
UE1L871 = ( UE1_av_ld_byte1_data[7] & ( (UE1_R_ctrl_ld_signed & ((UE1L235) # (UE1_av_ld_byte0_data[7]))) ) ) # ( !UE1_av_ld_byte1_data[7] & ( (UE1_av_ld_byte0_data[7] & (UE1_R_ctrl_ld_signed & !UE1L235)) ) );


--UE1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[7] at FF_X29_Y5_N1
--register power-up is low

UE1_av_ld_byte2_data[7] = DFFEAS(UE1L968, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L931 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[7]~0 at MLABCELL_X28_Y5_N30
UE1L931 = ( UE1L934 & ( UE1_av_ld_aligning_data & ( (!UE1L691 & UE1L871) ) ) ) # ( !UE1L934 & ( UE1_av_ld_aligning_data & ( (UE1L871) # (UE1L691) ) ) ) # ( UE1L934 & ( !UE1_av_ld_aligning_data & ( (AC7L1 & VF1_q_a[15]) ) ) ) # ( !UE1L934 & ( !UE1_av_ld_aligning_data ) );


--UE1L900 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X24_Y4_N36
UE1L900 = ( UE1_D_iw[4] ) # ( !UE1_D_iw[4] & ( (!UE1L234) # (UE1L884) ) );


--UE1L309 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[1]~16 at MLABCELL_X39_Y6_N3
UE1L309 = ( UE1L352 & ( (!UE1L715Q & (((UE1L118)) # (UE1_R_ctrl_logic))) # (UE1L715Q & (((UE1L401Q)))) ) ) # ( !UE1L352 & ( (!UE1L715Q & (!UE1_R_ctrl_logic & (UE1L118))) # (UE1L715Q & (((UE1L401Q)))) ) );


--CC5L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~17 at LABCELL_X29_Y3_N21
CC5L42 = ( CC5_saved_grant[0] & ( UE1_d_writedata[22] ) );


--CC5L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~18 at LABCELL_X33_Y3_N57
CC5L43 = ( UE1_d_writedata[23] & ( CC5_saved_grant[0] ) );


--UE1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[24] at FF_X34_Y3_N58
--register power-up is low

UE1_d_writedata[24] = DFFEAS(UE1L560, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC5L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~19 at LABCELL_X33_Y3_N9
CC5L44 = ( UE1_d_writedata[24] & ( CC5_saved_grant[0] ) );


--CC5_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[35] at LABCELL_X31_Y3_N45
CC5_src_data[35] = ( CC5_saved_grant[1] & ( UE1_d_byteenable[3] ) ) # ( !CC5_saved_grant[1] & ( UE1_d_byteenable[3] & ( CC5_saved_grant[0] ) ) ) # ( CC5_saved_grant[1] & ( !UE1_d_byteenable[3] ) );


--UE1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[25] at FF_X34_Y3_N4
--register power-up is low

UE1_d_writedata[25] = DFFEAS(UE1L561, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC5L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~20 at MLABCELL_X34_Y3_N54
CC5L45 = ( UE1_d_writedata[25] & ( CC5_saved_grant[0] ) );


--UE1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[26] at FF_X34_Y3_N22
--register power-up is low

UE1_d_writedata[26] = DFFEAS(UE1L562, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC5L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~21 at LABCELL_X36_Y3_N54
CC5L46 = ( UE1_d_writedata[26] & ( CC5_saved_grant[0] ) );


--UE1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_shift_logical at FF_X39_Y5_N56
--register power-up is low

UE1_R_ctrl_shift_logical = DFFEAS(UE1L241, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_rot_right at FF_X39_Y5_N59
--register power-up is low

UE1_R_ctrl_rot_right = DFFEAS(UE1_R_ctrl_rot_right_nxt, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L397 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_fill_bit~0 at MLABCELL_X39_Y5_N18
UE1L397 = (!UE1_R_ctrl_shift_logical & ((!UE1_R_ctrl_rot_right & (UE1_E_shift_rot_result[31])) # (UE1_R_ctrl_rot_right & ((UE1_E_shift_rot_result[0])))));


--UE1L442 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[0]~16 at MLABCELL_X39_Y5_N21
UE1L442 = ( UE1L397 & ( (!UE1_R_ctrl_shift_rot_right) # (UE1L401Q) ) ) # ( !UE1L397 & ( (UE1_R_ctrl_shift_rot_right & UE1L401Q) ) );


--TC2L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[2]~6 at LABCELL_X16_Y2_N27
TC2L12 = ( TB7_mem[0][41] & ( T2L50Q & ( (VC7L15) # (VB2_data_reg[2]) ) ) ) # ( !TB7_mem[0][41] & ( T2L50Q & ( VC7L15 ) ) ) # ( TB7_mem[0][41] & ( !T2L50Q & ( VB2_data_reg[2] ) ) );


--TC2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_payload~1 at LABCELL_X16_Y5_N9
TC2L46 = ( TB3_mem[0][74] & ( WB3_av_readdata_pre[1] & ( WB3L12Q ) ) );


--TC2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[2]~7 at LABCELL_X23_Y4_N15
TC2L13 = ( WB8_av_readdata_pre[2] & ( (!AC6L1 & (!TC2L46 & ((!WB6_av_readdata_pre[2]) # (!WB6_read_latency_shift_reg[0])))) ) ) # ( !WB8_av_readdata_pre[2] & ( (!TC2L46 & ((!WB6_av_readdata_pre[2]) # (!WB6_read_latency_shift_reg[0]))) ) );


--TC2L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[2]~8 at LABCELL_X30_Y4_N57
TC2L14 = ( VF1_q_a[2] & ( ((!TC2L13) # ((VB2L36 & TC2L12))) # (AC7L1) ) ) # ( !VF1_q_a[2] & ( (!TC2L13) # ((VB2L36 & TC2L12)) ) );


--WB8_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[27] at FF_X31_Y5_N59
--register power-up is low

WB8_av_readdata_pre[27] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[27],  ,  , VCC);


--UE1L649 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[27]~27 at LABCELL_X31_Y5_N27
UE1L649 = ( VF1_q_a[27] & ( (!UE1_intr_req & (((AC6L2 & WB8_av_readdata_pre[27])) # (AC7L2))) ) ) # ( !VF1_q_a[27] & ( (!UE1_intr_req & (AC6L2 & WB8_av_readdata_pre[27])) ) );


--WB8_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[28] at FF_X31_Y5_N38
--register power-up is low

WB8_av_readdata_pre[28] = DFFEAS(WB8L36, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L650 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[28]~28 at LABCELL_X31_Y5_N18
UE1L650 = ( VF1_q_a[28] & ( !UE1_intr_req & ( ((WB8_av_readdata_pre[28] & AC6L2)) # (AC7L2) ) ) ) # ( !VF1_q_a[28] & ( !UE1_intr_req & ( (WB8_av_readdata_pre[28] & AC6L2) ) ) );


--WB8_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[29] at FF_X30_Y5_N31
--register power-up is low

WB8_av_readdata_pre[29] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[29],  ,  , VCC);


--UE1L651 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[29]~29 at LABCELL_X31_Y5_N0
UE1L651 = ( WB8_av_readdata_pre[29] & ( (!UE1_intr_req & (((VF1_q_a[29] & AC7L2)) # (AC6L2))) ) ) # ( !WB8_av_readdata_pre[29] & ( (!UE1_intr_req & (VF1_q_a[29] & AC7L2)) ) );


--WB8_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[30] at FF_X30_Y5_N14
--register power-up is low

WB8_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[30],  ,  , VCC);


--UE1L652 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[30]~30 at LABCELL_X30_Y5_N48
UE1L652 = ( WB8_av_readdata_pre[30] & ( (!UE1_intr_req & (((AC7L2 & VF1_q_a[30])) # (AC6L2))) ) ) # ( !WB8_av_readdata_pre[30] & ( (AC7L2 & (!UE1_intr_req & VF1_q_a[30])) ) );


--WB8_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[31] at FF_X31_Y5_N31
--register power-up is low

WB8_av_readdata_pre[31] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[31],  ,  , VCC);


--UE1L653 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[31]~31 at LABCELL_X31_Y5_N48
UE1L653 = ( AC7L2 & ( WB8_av_readdata_pre[31] & ( (!UE1_intr_req & ((AC6L2) # (VF1_q_a[31]))) ) ) ) # ( !AC7L2 & ( WB8_av_readdata_pre[31] & ( (AC6L2 & !UE1_intr_req) ) ) ) # ( AC7L2 & ( !WB8_av_readdata_pre[31] & ( (VF1_q_a[31] & !UE1_intr_req) ) ) );


--WB6_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X29_Y4_N47
--register power-up is low

WB6_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , V2_ac,  ,  , VCC);


--UE1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[2] at FF_X29_Y4_N13
--register power-up is low

UE1_av_ld_byte2_data[2] = DFFEAS(UE1L952, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L909 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[2]~1 at LABCELL_X29_Y4_N57
UE1L909 = ( VF1_q_a[10] & ( UE1L912 & ( (!UE1_av_ld_aligning_data & (((AC7L1)))) # (UE1_av_ld_aligning_data & (!UE1L691 & ((UE1L871)))) ) ) ) # ( !VF1_q_a[10] & ( UE1L912 & ( (!UE1L691 & (UE1L871 & UE1_av_ld_aligning_data)) ) ) ) # ( VF1_q_a[10] & ( !UE1L912 & ( ((!UE1_av_ld_aligning_data) # (UE1L871)) # (UE1L691) ) ) ) # ( !VF1_q_a[10] & ( !UE1L912 & ( ((!UE1_av_ld_aligning_data) # (UE1L871)) # (UE1L691) ) ) );


--WB6_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X27_Y2_N4
--register power-up is low

WB6_av_readdata_pre[9] = DFFEAS(V2_av_readdata[9], GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[1] at FF_X29_Y4_N17
--register power-up is low

UE1_av_ld_byte2_data[1] = DFFEAS(UE1L949, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L905 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[1]~2 at LABCELL_X29_Y4_N36
UE1L905 = ( UE1L871 & ( UE1L691 & ( (!UE1L908) # ((!UE1_av_ld_aligning_data & (AC7L1 & VF1_q_a[9]))) ) ) ) # ( !UE1L871 & ( UE1L691 & ( (!UE1L908) # ((!UE1_av_ld_aligning_data & (AC7L1 & VF1_q_a[9]))) ) ) ) # ( UE1L871 & ( !UE1L691 & ( ((!UE1L908) # ((AC7L1 & VF1_q_a[9]))) # (UE1_av_ld_aligning_data) ) ) ) # ( !UE1L871 & ( !UE1L691 & ( (!UE1_av_ld_aligning_data & ((!UE1L908) # ((AC7L1 & VF1_q_a[9])))) ) ) );


--WB6_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X24_Y2_N28
--register power-up is low

WB6_av_readdata_pre[8] = DFFEAS(V2L65, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L901 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[0]~3 at LABCELL_X29_Y4_N6
UE1L901 = ( VF1_q_a[8] & ( UE1L691 & ( (!UE1L904) # ((AC7L1 & !UE1_av_ld_aligning_data)) ) ) ) # ( !VF1_q_a[8] & ( UE1L691 & ( !UE1L904 ) ) ) # ( VF1_q_a[8] & ( !UE1L691 & ( (!UE1_av_ld_aligning_data & ((!UE1L904) # ((AC7L1)))) # (UE1_av_ld_aligning_data & (((UE1L871)))) ) ) ) # ( !VF1_q_a[8] & ( !UE1L691 & ( (!UE1_av_ld_aligning_data & (!UE1L904)) # (UE1_av_ld_aligning_data & ((UE1L871))) ) ) );


--TC2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[6]~9 at LABCELL_X24_Y5_N51
TC2L27 = ( T2_avalon_readdata[6] & ( ((VB2_data_reg[6] & TB7_mem[0][41])) # (VC7L15) ) ) # ( !T2_avalon_readdata[6] & ( (VB2_data_reg[6] & TB7_mem[0][41]) ) );


--TC2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[6]~10 at MLABCELL_X25_Y3_N51
TC2L28 = ( WB8_av_readdata_pre[6] & ( WB6_av_readdata_pre[6] & ( (!TC2L45 & (!AC6L1 & !WB6_read_latency_shift_reg[0])) ) ) ) # ( !WB8_av_readdata_pre[6] & ( WB6_av_readdata_pre[6] & ( (!TC2L45 & !WB6_read_latency_shift_reg[0]) ) ) ) # ( WB8_av_readdata_pre[6] & ( !WB6_av_readdata_pre[6] & ( (!TC2L45 & !AC6L1) ) ) ) # ( !WB8_av_readdata_pre[6] & ( !WB6_av_readdata_pre[6] & ( !TC2L45 ) ) );


--TC2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[6]~11 at LABCELL_X27_Y5_N6
TC2L29 = ( TC2L27 & ( VF1_q_a[6] & ( ((!TC2L28) # (AC7L1)) # (VB2L36) ) ) ) # ( !TC2L27 & ( VF1_q_a[6] & ( (!TC2L28) # (AC7L1) ) ) ) # ( TC2L27 & ( !VF1_q_a[6] & ( (!TC2L28) # (VB2L36) ) ) ) # ( !TC2L27 & ( !VF1_q_a[6] & ( !TC2L28 ) ) );


--TC2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[5]~12 at LABCELL_X24_Y5_N39
TC2L24 = ( T2_avalon_readdata[5] & ( ((TB7_mem[0][41] & VB2_data_reg[5])) # (VC7L15) ) ) # ( !T2_avalon_readdata[5] & ( (TB7_mem[0][41] & VB2_data_reg[5]) ) );


--TC2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[5]~13 at LABCELL_X24_Y4_N33
TC2L25 = ( AC6L1 & ( ((WB6_read_latency_shift_reg[0] & WB6_av_readdata_pre[5])) # (WB8_av_readdata_pre[5]) ) ) # ( !AC6L1 & ( (WB6_read_latency_shift_reg[0] & WB6_av_readdata_pre[5]) ) );


--TC2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[5]~14 at LABCELL_X30_Y4_N12
TC2L26 = ( VB2L36 & ( TC2L25 ) ) # ( !VB2L36 & ( TC2L25 ) ) # ( VB2L36 & ( !TC2L25 & ( ((AC7L1 & VF1_q_a[5])) # (TC2L24) ) ) ) # ( !VB2L36 & ( !TC2L25 & ( (AC7L1 & VF1_q_a[5]) ) ) );


--TC2L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[4]~15 at LABCELL_X16_Y2_N18
TC2L21 = ( TB7_mem[0][41] & ( T2_avalon_readdata[4] & ( (VB2_data_reg[4]) # (VC7L15) ) ) ) # ( !TB7_mem[0][41] & ( T2_avalon_readdata[4] & ( VC7L15 ) ) ) # ( TB7_mem[0][41] & ( !T2_avalon_readdata[4] & ( VB2_data_reg[4] ) ) );


--TC2L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[4]~16 at LABCELL_X24_Y4_N21
TC2L22 = ( WB6_read_latency_shift_reg[0] & ( ((AC6L1 & WB8_av_readdata_pre[4])) # (WB6_av_readdata_pre[4]) ) ) # ( !WB6_read_latency_shift_reg[0] & ( (AC6L1 & WB8_av_readdata_pre[4]) ) );


--TC2L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[4]~17 at LABCELL_X27_Y5_N24
TC2L23 = ( TC2L22 ) # ( !TC2L22 & ( (!AC7L1 & (TC2L21 & ((VB2L36)))) # (AC7L1 & (((TC2L21 & VB2L36)) # (VF1_q_a[4]))) ) );


--UE1L459 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[17]~17 at MLABCELL_X39_Y5_N12
UE1L459 = ( UE1_E_shift_rot_result[18] & ( (UE1_E_shift_rot_result[16]) # (UE1_R_ctrl_shift_rot_right) ) ) # ( !UE1_E_shift_rot_result[18] & ( (!UE1_R_ctrl_shift_rot_right & UE1_E_shift_rot_result[16]) ) );


--CC5L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~22 at LABCELL_X33_Y3_N21
CC5L47 = ( UE1_d_writedata[19] & ( CC5_saved_grant[0] ) );


--CC5L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~23 at LABCELL_X33_Y3_N0
CC5L48 = ( UE1_d_writedata[21] & ( CC5_saved_grant[0] ) );


--CC5L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~24 at LABCELL_X36_Y3_N51
CC5L49 = ( CC5_saved_grant[0] & ( UE1_d_writedata[20] ) );


--WB6_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X27_Y2_N20
--register power-up is low

WB6_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , V2_woverflow,  ,  , VCC);


--UE1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[6] at FF_X28_Y5_N19
--register power-up is low

UE1_av_ld_byte2_data[6] = DFFEAS(UE1L964, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L927 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[6]~4 at MLABCELL_X28_Y5_N12
UE1L927 = ( UE1L691 & ( UE1L930 & ( (AC7L1 & (!UE1_av_ld_aligning_data & VF1_q_a[14])) ) ) ) # ( !UE1L691 & ( UE1L930 & ( (!UE1_av_ld_aligning_data & (AC7L1 & (VF1_q_a[14]))) # (UE1_av_ld_aligning_data & (((UE1L871)))) ) ) ) # ( UE1L691 & ( !UE1L930 ) ) # ( !UE1L691 & ( !UE1L930 & ( (!UE1_av_ld_aligning_data) # (UE1L871) ) ) );


--CC5L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~25 at LABCELL_X29_Y3_N42
CC5L50 = ( UE1_d_writedata[18] & ( CC5_saved_grant[0] ) );


--CC5L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~26 at LABCELL_X27_Y3_N0
CC5L51 = ( UE1_d_writedata[17] & ( CC5_saved_grant[0] ) );


--WB6_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X23_Y5_N4
--register power-up is low

WB6_av_readdata_pre[13] = DFFEAS(WB6L23, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L923 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[5]~5 at MLABCELL_X25_Y3_N30
UE1L923 = ( WB6_read_latency_shift_reg[0] & ( (!TC2L45 & (!WB6_av_readdata_pre[13] & ((!AC6L1) # (!WB8_av_readdata_pre[13])))) ) ) # ( !WB6_read_latency_shift_reg[0] & ( (!TC2L45 & ((!AC6L1) # (!WB8_av_readdata_pre[13]))) ) );


--UE1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[5] at FF_X28_Y5_N4
--register power-up is low

UE1_av_ld_byte2_data[5] = DFFEAS(UE1L961, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L924 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[5]~6 at LABCELL_X29_Y4_N54
UE1L924 = ( VF1_q_a[13] & ( UE1L926 & ( (!UE1_av_ld_aligning_data & (((AC7L1)))) # (UE1_av_ld_aligning_data & (!UE1L691 & ((UE1L871)))) ) ) ) # ( !VF1_q_a[13] & ( UE1L926 & ( (!UE1L691 & (UE1_av_ld_aligning_data & UE1L871)) ) ) ) # ( VF1_q_a[13] & ( !UE1L926 & ( ((!UE1_av_ld_aligning_data) # (UE1L871)) # (UE1L691) ) ) ) # ( !VF1_q_a[13] & ( !UE1L926 & ( ((!UE1_av_ld_aligning_data) # (UE1L871)) # (UE1L691) ) ) );


--WB6_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X30_Y5_N29
--register power-up is low

WB6_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , NB4_b_non_empty,  ,  , VCC);


--UE1L919 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[4]~7 at LABCELL_X30_Y5_N27
UE1L919 = ( WB8_av_readdata_pre[12] & ( (!AC6L1 & (!TC2L45 & ((!WB6_read_latency_shift_reg[0]) # (!WB6_av_readdata_pre[12])))) ) ) # ( !WB8_av_readdata_pre[12] & ( (!TC2L45 & ((!WB6_read_latency_shift_reg[0]) # (!WB6_av_readdata_pre[12]))) ) );


--UE1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[4] at FF_X28_Y5_N22
--register power-up is low

UE1_av_ld_byte2_data[4] = DFFEAS(UE1L958, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L920 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[4]~8 at MLABCELL_X28_Y5_N45
UE1L920 = ( UE1L691 & ( UE1_av_ld_aligning_data & ( !UE1L922 ) ) ) # ( !UE1L691 & ( UE1_av_ld_aligning_data & ( UE1L871 ) ) ) # ( UE1L691 & ( !UE1_av_ld_aligning_data & ( (!UE1L922) # ((AC7L1 & VF1_q_a[12])) ) ) ) # ( !UE1L691 & ( !UE1_av_ld_aligning_data & ( (!UE1L922) # ((AC7L1 & VF1_q_a[12])) ) ) );


--UE1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[3] at FF_X28_Y5_N56
--register power-up is low

UE1_av_ld_byte2_data[3] = DFFEAS(UE1L955, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB2L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at LABCELL_X7_Y2_N6
EB2L84 = AMPP_FUNCTION(!EB2L77, !R1_state[4], !EB2_rdata[5], !EB2_count[9], !EB2_td_shift[8]);


--XF3_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X21_Y2_N40
--register power-up is low

XF3_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L23), !WF2L13,  ,  , XF3_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--DF1_resetrequest is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|resetrequest at FF_X18_Y4_N26
--register power-up is low

DF1_resetrequest = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_take_action_ocimem_a, MF1_jdo[22],  ,  , VCC);


--WF2L13 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|merged_reset~0 at LABCELL_X18_Y4_N24
WF2L13 = ( DF1_resetrequest & ( A1L117 ) ) # ( DF1_resetrequest & ( !A1L117 ) ) # ( !DF1_resetrequest & ( !A1L117 ) );


--RD1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X8_Y7_N25
--register power-up is low

RD1_writedata[25] = DFFEAS(CC2L36, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~13 at LABCELL_X7_Y6_N42
GE1L180 = ( GE1_jtag_ram_access & ( GE1_MonDReg[25] ) ) # ( !GE1_jtag_ram_access & ( GE1_MonDReg[25] & ( RD1_writedata[25] ) ) ) # ( !GE1_jtag_ram_access & ( !GE1_MonDReg[25] & ( RD1_writedata[25] ) ) );


--KE1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at LABCELL_X1_Y6_N51
KE1L86 = ( KE1_sr[25] & ( ((!P1_irf_reg[3][1] & (GE1_MonDReg[23])) # (P1_irf_reg[3][1] & ((XD1_break_readreg[23])))) # (HE1L3) ) ) # ( !KE1_sr[25] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & (GE1_MonDReg[23])) # (P1_irf_reg[3][1] & ((XD1_break_readreg[23]))))) ) );


--CC2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~5 at MLABCELL_X8_Y7_N54
CC2L27 = ( CC2_saved_grant[0] & ( ND1_d_writedata[24] ) );


--CC2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[35] at LABCELL_X10_Y7_N51
CC2_src_data[35] = ( CC2_saved_grant[1] ) # ( !CC2_saved_grant[1] & ( (CC2_saved_grant[0] & ND1_d_byteenable[3]) ) );


--VB1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~1 at LABCELL_X19_Y8_N39
VB1L20 = ( T1_avalon_readdata[0] & ( (VB1_data_reg[0]) # (VC2L15) ) ) # ( !T1_avalon_readdata[0] & ( VB1_data_reg[0] ) );


--ND1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X7_Y9_N37
--register power-up is low

ND1_E_invert_arith_src_msb = DFFEAS(ND1L349, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~16 at LABCELL_X16_Y10_N57
ND1L858 = ( ND1_av_ld_byte3_data[6] & ( ((!ND1_R_ctrl_rd_ctl_reg & (ND1_W_alu_result[30] & !ND1_R_ctrl_br_cmp))) # (ND1_R_ctrl_ld) ) ) # ( !ND1_av_ld_byte3_data[6] & ( (!ND1_R_ctrl_rd_ctl_reg & (ND1_W_alu_result[30] & (!ND1_R_ctrl_br_cmp & !ND1_R_ctrl_ld))) ) );


--ND1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X7_Y9_N48
ND1L252 = ( ND1L231 ) # ( !ND1L231 & ( ((ND1L582) # (ND1L576)) # (ND1L767) ) );


--ND1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~17 at MLABCELL_X15_Y10_N36
ND1L849 = ( ND1_av_ld_byte2_data[5] & ( ((!ND1_R_ctrl_rd_ctl_reg & (ND1_W_alu_result[21] & !ND1_R_ctrl_br_cmp))) # (ND1_R_ctrl_ld) ) ) # ( !ND1_av_ld_byte2_data[5] & ( (!ND1_R_ctrl_rd_ctl_reg & (!ND1_R_ctrl_ld & (ND1_W_alu_result[21] & !ND1_R_ctrl_br_cmp))) ) );


--ND1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~18 at LABCELL_X16_Y10_N48
ND1L848 = ( ND1_R_ctrl_rd_ctl_reg & ( (ND1_R_ctrl_ld & ND1L937Q) ) ) # ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp & (ND1_W_alu_result[20]))) # (ND1_R_ctrl_ld & (((ND1L937Q)))) ) );


--ND1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~19 at LABCELL_X16_Y10_N18
ND1L847 = ( ND1_R_ctrl_rd_ctl_reg & ( (ND1_R_ctrl_ld & ND1_av_ld_byte2_data[3]) ) ) # ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp & (ND1_W_alu_result[19]))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte2_data[3])))) ) );


--ND1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~20 at MLABCELL_X15_Y10_N54
ND1L846 = ( ND1_W_alu_result[18] & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_rd_ctl_reg & ((!ND1_R_ctrl_br_cmp)))) # (ND1_R_ctrl_ld & (((ND1L934Q)))) ) ) # ( !ND1_W_alu_result[18] & ( (ND1_R_ctrl_ld & ND1L934Q) ) );


--ND1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~21 at LABCELL_X16_Y10_N21
ND1L845 = ( ND1_R_ctrl_rd_ctl_reg & ( (ND1_R_ctrl_ld & ND1_av_ld_byte2_data[1]) ) ) # ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp & ((ND1_W_alu_result[17])))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte2_data[1])))) ) );


--ND1L851 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~22 at LABCELL_X16_Y10_N15
ND1L851 = ( ND1_R_ctrl_rd_ctl_reg & ( (ND1_R_ctrl_ld & ND1_av_ld_byte2_data[7]) ) ) # ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp & ((ND1_W_alu_result[23])))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte2_data[7])))) ) );


--ND1L850 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~23 at MLABCELL_X15_Y10_N57
ND1L850 = ( ND1_W_alu_result[22] & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_rd_ctl_reg & ((!ND1_R_ctrl_br_cmp)))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte2_data[6])))) ) ) # ( !ND1_W_alu_result[22] & ( (ND1_R_ctrl_ld & ND1_av_ld_byte2_data[6]) ) );


--ND1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~24 at LABCELL_X16_Y10_N39
ND1L853 = ( ND1_W_alu_result[25] & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp & (!ND1_R_ctrl_rd_ctl_reg))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte3_data[1])))) ) ) # ( !ND1_W_alu_result[25] & ( (ND1_R_ctrl_ld & ND1_av_ld_byte3_data[1]) ) );


--ND1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~25 at MLABCELL_X15_Y10_N39
ND1L852 = ( ND1_W_alu_result[24] & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_rd_ctl_reg & ((!ND1_R_ctrl_br_cmp)))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte3_data[0])))) ) ) # ( !ND1_W_alu_result[24] & ( (ND1_R_ctrl_ld & ND1_av_ld_byte3_data[0]) ) );


--ND1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~26 at LABCELL_X16_Y10_N12
ND1L855 = ( ND1_R_ctrl_rd_ctl_reg & ( (ND1_R_ctrl_ld & ND1_av_ld_byte3_data[3]) ) ) # ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp & ((ND1_W_alu_result[27])))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte3_data[3])))) ) );


--ND1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~27 at LABCELL_X16_Y10_N0
ND1L854 = ( ND1_R_ctrl_rd_ctl_reg & ( (ND1_R_ctrl_ld & ND1_av_ld_byte3_data[2]) ) ) # ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp & ((ND1_W_alu_result[26])))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte3_data[2])))) ) );


--ND1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~28 at LABCELL_X16_Y10_N42
ND1L859 = ( ND1_R_ctrl_rd_ctl_reg & ( (ND1_R_ctrl_ld & ND1L976Q) ) ) # ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp & (ND1_W_alu_result[31]))) # (ND1_R_ctrl_ld & (((ND1L976Q)))) ) );


--ND1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~29 at LABCELL_X16_Y10_N45
ND1L857 = ( ND1_R_ctrl_rd_ctl_reg & ( (ND1_R_ctrl_ld & ND1_av_ld_byte3_data[5]) ) ) # ( !ND1_R_ctrl_rd_ctl_reg & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp & (ND1_W_alu_result[29]))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte3_data[5])))) ) );


--ND1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~30 at LABCELL_X16_Y10_N51
ND1L856 = ( ND1_W_alu_result[28] & ( (!ND1_R_ctrl_ld & (!ND1_R_ctrl_br_cmp & ((!ND1_R_ctrl_rd_ctl_reg)))) # (ND1_R_ctrl_ld & (((ND1_av_ld_byte3_data[4])))) ) ) # ( !ND1_W_alu_result[28] & ( (ND1_R_ctrl_ld & ND1_av_ld_byte3_data[4]) ) );


--KE1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X1_Y5_N9
KE1L87 = ( GE1_MonDReg[7] & ( (!HE1L3 & ((!P1_irf_reg[3][1]) # ((XD1_break_readreg[7])))) # (HE1L3 & (((KE1_sr[9])))) ) ) # ( !GE1_MonDReg[7] & ( (!HE1L3 & (P1_irf_reg[3][1] & (XD1_break_readreg[7]))) # (HE1L3 & (((KE1_sr[9])))) ) );


--JE1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X1_Y5_N47
--register power-up is low

JE1_jdo[9] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[9],  ,  , VCC);


--CC2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~6 at LABCELL_X9_Y5_N45
CC2L28 = ( ND1_d_writedata[4] & ( CC2_saved_grant[0] ) );


--TC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~18 at LABCELL_X19_Y8_N33
TC1L9 = ( VB1_data_reg[1] & ( ((VC2L15 & T1L50Q)) # (TB2_mem[0][41]) ) ) # ( !VB1_data_reg[1] & ( (VC2L15 & T1L50Q) ) );


--TC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~19 at LABCELL_X13_Y8_N24
TC1L10 = ( AC4L1 & ( (!TC1L46 & (!WB4_av_readdata_pre[1] & ((!WB1_av_readdata_pre[1]) # (!WB1_read_latency_shift_reg[0])))) ) ) # ( !AC4L1 & ( (!TC1L46 & ((!WB1_av_readdata_pre[1]) # (!WB1_read_latency_shift_reg[0]))) ) );


--TC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~20 at LABCELL_X16_Y9_N24
TC1L11 = ( VB1L35 & ( ((!TC1L10) # ((AC5L1 & UF1_q_a[1]))) # (TC1L9) ) ) # ( !VB1L35 & ( (!TC1L10) # ((AC5L1 & UF1_q_a[1])) ) );


--ND1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1] at FF_X6_Y11_N17
--register power-up is low

ND1_W_ienable_reg[1] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1L821, ND1_E_src1[1],  ,  , VCC);


--ND1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3 at MLABCELL_X6_Y11_N21
ND1L346 = ( ND1_W_ienable_reg[1] & ( (ND1_D_iw[6] & ND1L621) ) );


--GE1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X2_Y5_N13
--register power-up is low

GE1_MonDReg[18] = DFFEAS(GE1L123, GLOBAL(A1L23),  ,  , GE1L53,  ,  ,  ,  );


--KE1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X1_Y6_N30
KE1L88 = ( KE1_sr[20] & ( ((!P1_irf_reg[3][1] & ((GE1_MonDReg[18]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[18]))) # (HE1L3) ) ) # ( !KE1_sr[20] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & ((GE1_MonDReg[18]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[18])))) ) );


--RD1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X6_Y8_N13
--register power-up is low

RD1_writedata[26] = DFFEAS(CC2L37, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~14 at LABCELL_X4_Y6_N3
GE1L181 = ( GE1_jtag_ram_access & ( GE1L106Q ) ) # ( !GE1_jtag_ram_access & ( RD1_writedata[26] ) );


--RD1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X6_Y8_N56
--register power-up is low

RD1_writedata[27] = DFFEAS(CC2L38, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~15 at MLABCELL_X6_Y8_N33
GE1L182 = ( RD1_writedata[27] & ( (!GE1_jtag_ram_access) # (GE1_MonDReg[27]) ) ) # ( !RD1_writedata[27] & ( (GE1_MonDReg[27] & GE1_jtag_ram_access) ) );


--RD1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X4_Y8_N43
--register power-up is low

RD1_writedata[28] = DFFEAS(CC2L39, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~16 at LABCELL_X1_Y6_N54
GE1L183 = ( RD1_writedata[28] & ( (!GE1_jtag_ram_access) # (GE1_MonDReg[28]) ) ) # ( !RD1_writedata[28] & ( (GE1_jtag_ram_access & GE1_MonDReg[28]) ) );


--RD1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X8_Y7_N44
--register power-up is low

RD1_writedata[29] = DFFEAS(CC2L40, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~17 at MLABCELL_X8_Y7_N45
GE1L184 = ( RD1_writedata[29] & ( (!GE1_jtag_ram_access) # (GE1_MonDReg[29]) ) ) # ( !RD1_writedata[29] & ( (GE1_jtag_ram_access & GE1_MonDReg[29]) ) );


--RD1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X8_Y7_N14
--register power-up is low

RD1_writedata[30] = DFFEAS(CC2L41, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~18 at MLABCELL_X8_Y7_N15
GE1L185 = ( RD1_writedata[30] & ( (!GE1_jtag_ram_access) # (GE1_MonDReg[30]) ) ) # ( !RD1_writedata[30] & ( (GE1_jtag_ram_access & GE1_MonDReg[30]) ) );


--RD1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X10_Y7_N49
--register power-up is low

RD1_writedata[31] = DFFEAS(CC2L42, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~19 at LABCELL_X7_Y6_N27
GE1L186 = ( GE1_jtag_ram_access & ( GE1_MonDReg[31] ) ) # ( !GE1_jtag_ram_access & ( GE1_MonDReg[31] & ( RD1_writedata[31] ) ) ) # ( !GE1_jtag_ram_access & ( !GE1_MonDReg[31] & ( RD1_writedata[31] ) ) );


--EB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X1_Y3_N5
--register power-up is low

EB1_jupdate = AMPP_FUNCTION(!A1L5, EB1L22, !P1_clr_reg, GND);


--KE1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X1_Y6_N3
KE1L89 = ( KE1_sr[23] & ( ((!P1_irf_reg[3][1] & ((GE1_MonDReg[21]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[21]))) # (HE1L3) ) ) # ( !KE1_sr[23] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & ((GE1_MonDReg[21]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[21])))) ) );


--JE1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X3_Y6_N14
--register power-up is low

JE1_jdo[22] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[22],  ,  , VCC);


--CC2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~7 at LABCELL_X4_Y7_N42
CC2L29 = (CC2_saved_grant[0] & ND1_d_writedata[5]);


--JE1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X1_Y5_N59
--register power-up is low

JE1_jdo[14] = DFFEAS(JE1L27, GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe,  ,  ,  ,  );


--CC2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~8 at LABCELL_X4_Y7_N18
CC2L30 = ( CC2_saved_grant[0] & ( ND1_d_writedata[11] ) );


--CC2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[33] at LABCELL_X10_Y7_N30
CC2_src_data[33] = ( CC2_saved_grant[0] & ( (ND1_d_byteenable[1]) # (CC2_saved_grant[1]) ) ) # ( !CC2_saved_grant[0] & ( CC2_saved_grant[1] ) );


--JE1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X2_Y5_N53
--register power-up is low

JE1_jdo[15] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[15],  ,  , VCC);


--GE1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6 at LABCELL_X2_Y5_N21
GE1L121 = ( TE1_q_a[12] & ( (!JE1_take_action_ocimem_b & (((JE1_jdo[15])))) # (JE1_take_action_ocimem_b & (((GE1_jtag_ram_rd_d1)) # (GE1L117))) ) ) # ( !TE1_q_a[12] & ( (!JE1_take_action_ocimem_b & ((JE1_jdo[15]))) # (JE1_take_action_ocimem_b & (GE1L117)) ) );


--CC2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~9 at LABCELL_X4_Y7_N45
CC2L31 = (CC2_saved_grant[0] & ND1_d_writedata[12]);


--CC2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~10 at LABCELL_X9_Y7_N9
CC2L32 = ( ND1_d_writedata[13] & ( CC2_saved_grant[0] ) );


--GE1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 at MLABCELL_X8_Y5_N36
GE1L122 = ( GE1_jtag_rd_d1 & ( GE1L127 & ( (!JE1_take_action_ocimem_b & (JE1_jdo[17])) # (JE1_take_action_ocimem_b & (((!GE1_jtag_ram_rd_d1) # (TE1_q_a[14])))) ) ) ) # ( !GE1_jtag_rd_d1 & ( GE1L127 & ( (JE1_take_action_ocimem_b) # (JE1_jdo[17]) ) ) ) # ( GE1_jtag_rd_d1 & ( !GE1L127 & ( (!JE1_take_action_ocimem_b & (JE1_jdo[17])) # (JE1_take_action_ocimem_b & (((TE1_q_a[14] & GE1_jtag_ram_rd_d1)))) ) ) ) # ( !GE1_jtag_rd_d1 & ( !GE1L127 & ( (JE1_jdo[17] & !JE1_take_action_ocimem_b) ) ) );


--CC2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~11 at LABCELL_X4_Y7_N30
CC2L33 = ( CC2_saved_grant[0] & ( ND1_d_writedata[14] ) );


--CC2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~12 at LABCELL_X4_Y8_N51
CC2L34 = (ND1_d_writedata[15] & CC2_saved_grant[0]);


--CC2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~13 at MLABCELL_X6_Y8_N42
CC2L35 = ( ND1_d_writedata[16] & ( CC2_saved_grant[0] ) );


--CC2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[34] at LABCELL_X10_Y7_N45
CC2_src_data[34] = ( CC2_saved_grant[1] ) # ( !CC2_saved_grant[1] & ( (CC2_saved_grant[0] & ND1_d_byteenable[2]) ) );


--TC1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2 at LABCELL_X18_Y8_N39
TC1L47 = (SB2_rp_valid & !VC2L15);


--ND1L941 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0 at LABCELL_X17_Y8_N45
ND1L941 = ( ND1_av_ld_aligning_data & ( AC5L1 & ( (!ND1L689 & ((ND1L868))) # (ND1L689 & (!ND1L943)) ) ) ) # ( !ND1_av_ld_aligning_data & ( AC5L1 & ( (!ND1L943) # (UF1_q_a[16]) ) ) ) # ( ND1_av_ld_aligning_data & ( !AC5L1 & ( (!ND1L689 & ((ND1L868))) # (ND1L689 & (!ND1L943)) ) ) ) # ( !ND1_av_ld_aligning_data & ( !AC5L1 & ( !ND1L943 ) ) );


--ND1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~17 at LABCELL_X12_Y10_N39
ND1L323 = ( ND1_R_ctrl_logic & ( ND1L420Q & ( (ND1_R_ctrl_shift_rot) # (ND1L366) ) ) ) # ( !ND1_R_ctrl_logic & ( ND1L420Q & ( (ND1_R_ctrl_shift_rot) # (ND1L138) ) ) ) # ( ND1_R_ctrl_logic & ( !ND1L420Q & ( (ND1L366 & !ND1_R_ctrl_shift_rot) ) ) ) # ( !ND1_R_ctrl_logic & ( !ND1L420Q & ( (ND1L138 & !ND1_R_ctrl_shift_rot) ) ) );


--XE1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[25] at FF_X21_Y3_N14
--register power-up is low

XE1_writedata[25] = DFFEAS(CC4L37, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L173 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[25]~13 at MLABCELL_X21_Y3_N15
LF1L173 = ( XE1_writedata[25] & ( (!LF1_jtag_ram_access) # (LF1_MonDReg[25]) ) ) # ( !XE1_writedata[25] & ( (LF1_MonDReg[25] & LF1_jtag_ram_access) ) );


--NF1L85 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~41 at LABCELL_X13_Y3_N3
NF1L85 = ( LF1L93Q & ( (!HE2L3 & ((!P1_irf_reg[4][1]) # ((BF1_break_readreg[23])))) # (HE2L3 & (((NF1_sr[25])))) ) ) # ( !LF1L93Q & ( (!HE2L3 & (P1_irf_reg[4][1] & ((BF1_break_readreg[23])))) # (HE2L3 & (((NF1_sr[25])))) ) );


--CC4L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~5 at MLABCELL_X21_Y3_N21
CC4L28 = ( UE1_d_writedata[24] & ( CC4_saved_grant[0] ) );


--CC4_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[35] at LABCELL_X31_Y3_N3
CC4_src_data[35] = ( CC4_saved_grant[1] ) # ( !CC4_saved_grant[1] & ( (CC4_saved_grant[0] & UE1_d_byteenable[3]) ) );


--VB2L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~1 at LABCELL_X24_Y5_N21
VB2L21 = ( VB2_data_reg[0] & ( T2_avalon_readdata[0] ) ) # ( !VB2_data_reg[0] & ( T2_avalon_readdata[0] & ( VC7L15 ) ) ) # ( VB2_data_reg[0] & ( !T2_avalon_readdata[0] ) );


--UE1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_invert_arith_src_msb at FF_X30_Y7_N43
--register power-up is low

UE1_E_invert_arith_src_msb = DFFEAS(UE1L350, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L854 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[22]~16 at LABCELL_X35_Y5_N42
UE1L854 = ( UE1_W_alu_result[22] & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_br_cmp & ((!UE1_R_ctrl_rd_ctl_reg)))) # (UE1_R_ctrl_ld & (((UE1_av_ld_byte2_data[6])))) ) ) # ( !UE1_W_alu_result[22] & ( (UE1_R_ctrl_ld & UE1_av_ld_byte2_data[6]) ) );


--UE1L252 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X30_Y7_N24
UE1L252 = ( UE1L231 ) # ( !UE1L231 & ( ((UE1L582) # (UE1L576)) # (UE1L772) ) );


--UE1L851 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[19]~17 at LABCELL_X35_Y5_N45
UE1L851 = ( UE1L941Q & ( ((!UE1_R_ctrl_br_cmp & (UE1_W_alu_result[19] & !UE1_R_ctrl_rd_ctl_reg))) # (UE1_R_ctrl_ld) ) ) # ( !UE1L941Q & ( (!UE1_R_ctrl_br_cmp & (!UE1_R_ctrl_ld & (UE1_W_alu_result[19] & !UE1_R_ctrl_rd_ctl_reg))) ) );


--UE1L850 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[18]~18 at LABCELL_X35_Y5_N24
UE1L850 = ( UE1_av_ld_byte2_data[2] & ( ((!UE1_R_ctrl_rd_ctl_reg & (!UE1_R_ctrl_br_cmp & UE1_W_alu_result[18]))) # (UE1_R_ctrl_ld) ) ) # ( !UE1_av_ld_byte2_data[2] & ( (!UE1_R_ctrl_rd_ctl_reg & (!UE1_R_ctrl_ld & (!UE1_R_ctrl_br_cmp & UE1_W_alu_result[18]))) ) );


--UE1L849 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[17]~19 at LABCELL_X35_Y5_N27
UE1L849 = ( UE1_R_ctrl_br_cmp & ( (UE1_R_ctrl_ld & UE1L938Q) ) ) # ( !UE1_R_ctrl_br_cmp & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_rd_ctl_reg & (UE1_W_alu_result[17]))) # (UE1_R_ctrl_ld & (((UE1L938Q)))) ) );


--UE1L853 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[21]~20 at LABCELL_X35_Y5_N30
UE1L853 = ( UE1_av_ld_byte2_data[5] & ( ((!UE1_R_ctrl_rd_ctl_reg & (!UE1_R_ctrl_br_cmp & UE1_W_alu_result[21]))) # (UE1_R_ctrl_ld) ) ) # ( !UE1_av_ld_byte2_data[5] & ( (!UE1_R_ctrl_rd_ctl_reg & (!UE1_R_ctrl_ld & (!UE1_R_ctrl_br_cmp & UE1_W_alu_result[21]))) ) );


--UE1L855 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[23]~21 at LABCELL_X35_Y5_N33
UE1L855 = ( UE1_R_ctrl_br_cmp & ( (UE1_R_ctrl_ld & UE1_av_ld_byte2_data[7]) ) ) # ( !UE1_R_ctrl_br_cmp & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_rd_ctl_reg & (UE1_W_alu_result[23]))) # (UE1_R_ctrl_ld & (((UE1_av_ld_byte2_data[7])))) ) );


--UE1L852 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[20]~22 at LABCELL_X35_Y5_N48
UE1L852 = ( UE1_W_alu_result[20] & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_br_cmp & ((!UE1_R_ctrl_rd_ctl_reg)))) # (UE1_R_ctrl_ld & (((UE1_av_ld_byte2_data[4])))) ) ) # ( !UE1_W_alu_result[20] & ( (UE1_R_ctrl_ld & UE1_av_ld_byte2_data[4]) ) );


--UE1L857 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[25]~23 at LABCELL_X35_Y5_N51
UE1L857 = ( UE1_W_alu_result[25] & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_br_cmp & ((!UE1_R_ctrl_rd_ctl_reg)))) # (UE1_R_ctrl_ld & (((UE1_av_ld_byte3_data[1])))) ) ) # ( !UE1_W_alu_result[25] & ( (UE1_R_ctrl_ld & UE1_av_ld_byte3_data[1]) ) );


--UE1L856 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[24]~24 at LABCELL_X35_Y5_N18
UE1L856 = ( UE1_W_alu_result[24] & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_rd_ctl_reg & (!UE1_R_ctrl_br_cmp))) # (UE1_R_ctrl_ld & (((UE1_av_ld_byte3_data[0])))) ) ) # ( !UE1_W_alu_result[24] & ( (UE1_R_ctrl_ld & UE1_av_ld_byte3_data[0]) ) );


--UE1L859 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[27]~25 at LABCELL_X35_Y5_N3
UE1L859 = ( UE1_W_alu_result[27] & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_br_cmp & ((!UE1_R_ctrl_rd_ctl_reg)))) # (UE1_R_ctrl_ld & (((UE1_av_ld_byte3_data[3])))) ) ) # ( !UE1_W_alu_result[27] & ( (UE1_R_ctrl_ld & UE1_av_ld_byte3_data[3]) ) );


--UE1L858 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[26]~26 at LABCELL_X35_Y5_N21
UE1L858 = ( UE1_R_ctrl_br_cmp & ( (UE1_R_ctrl_ld & UE1_av_ld_byte3_data[2]) ) ) # ( !UE1_R_ctrl_br_cmp & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_rd_ctl_reg & (UE1_W_alu_result[26]))) # (UE1_R_ctrl_ld & (((UE1_av_ld_byte3_data[2])))) ) );


--UE1L863 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[31]~27 at LABCELL_X35_Y5_N6
UE1L863 = ( UE1_av_ld_byte3_data[7] & ( UE1_R_ctrl_ld ) ) # ( UE1_av_ld_byte3_data[7] & ( !UE1_R_ctrl_ld & ( (!UE1_R_ctrl_rd_ctl_reg & (!UE1_R_ctrl_br_cmp & UE1_W_alu_result[31])) ) ) ) # ( !UE1_av_ld_byte3_data[7] & ( !UE1_R_ctrl_ld & ( (!UE1_R_ctrl_rd_ctl_reg & (!UE1_R_ctrl_br_cmp & UE1_W_alu_result[31])) ) ) );


--UE1L862 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[30]~28 at LABCELL_X37_Y4_N6
UE1L862 = ( UE1_R_ctrl_rd_ctl_reg & ( UE1_W_alu_result[30] & ( (UE1_R_ctrl_ld & UE1_av_ld_byte3_data[6]) ) ) ) # ( !UE1_R_ctrl_rd_ctl_reg & ( UE1_W_alu_result[30] & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_br_cmp)) # (UE1_R_ctrl_ld & ((UE1_av_ld_byte3_data[6]))) ) ) ) # ( UE1_R_ctrl_rd_ctl_reg & ( !UE1_W_alu_result[30] & ( (UE1_R_ctrl_ld & UE1_av_ld_byte3_data[6]) ) ) ) # ( !UE1_R_ctrl_rd_ctl_reg & ( !UE1_W_alu_result[30] & ( (UE1_R_ctrl_ld & UE1_av_ld_byte3_data[6]) ) ) );


--UE1L861 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[29]~29 at LABCELL_X35_Y5_N0
UE1L861 = ( UE1_av_ld_byte3_data[5] & ( ((!UE1_R_ctrl_br_cmp & (UE1_W_alu_result[29] & !UE1_R_ctrl_rd_ctl_reg))) # (UE1_R_ctrl_ld) ) ) # ( !UE1_av_ld_byte3_data[5] & ( (!UE1_R_ctrl_br_cmp & (!UE1_R_ctrl_ld & (UE1_W_alu_result[29] & !UE1_R_ctrl_rd_ctl_reg))) ) );


--UE1L860 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[28]~30 at LABCELL_X35_Y5_N54
UE1L860 = ( UE1_W_alu_result[28] & ( (!UE1_R_ctrl_ld & (!UE1_R_ctrl_rd_ctl_reg & (!UE1_R_ctrl_br_cmp))) # (UE1_R_ctrl_ld & (((UE1_av_ld_byte3_data[4])))) ) ) # ( !UE1_W_alu_result[28] & ( (UE1_R_ctrl_ld & UE1_av_ld_byte3_data[4]) ) );


--NF1L86 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~42 at LABCELL_X7_Y3_N6
NF1L86 = ( BF1_break_readreg[7] & ( (!HE2L3 & (((LF1_MonDReg[7])) # (P1_irf_reg[4][1]))) # (HE2L3 & (((NF1_sr[9])))) ) ) # ( !BF1_break_readreg[7] & ( (!HE2L3 & (!P1_irf_reg[4][1] & (LF1_MonDReg[7]))) # (HE2L3 & (((NF1_sr[9])))) ) );


--MF1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[9] at FF_X7_Y3_N4
--register power-up is low

MF1_jdo[9] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[9],  ,  , VCC);


--CC4L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~6 at LABCELL_X24_Y3_N54
CC4L29 = ( UE1_d_writedata[4] & ( CC4_saved_grant[0] ) );


--TC2L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[1]~18 at LABCELL_X16_Y2_N9
TC2L9 = ( VB2_data_reg[1] & ( ((T2_avalon_readdata[1] & VC7L15)) # (TB7_mem[0][41]) ) ) # ( !VB2_data_reg[1] & ( (T2_avalon_readdata[1] & VC7L15) ) );


--TC2L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[1]~19 at LABCELL_X23_Y4_N54
TC2L10 = ( !WB8_av_readdata_pre[1] & ( AC6L1 & ( (!TC2L46 & ((!WB6_av_readdata_pre[1]) # (!WB6_read_latency_shift_reg[0]))) ) ) ) # ( WB8_av_readdata_pre[1] & ( !AC6L1 & ( (!TC2L46 & ((!WB6_av_readdata_pre[1]) # (!WB6_read_latency_shift_reg[0]))) ) ) ) # ( !WB8_av_readdata_pre[1] & ( !AC6L1 & ( (!TC2L46 & ((!WB6_av_readdata_pre[1]) # (!WB6_read_latency_shift_reg[0]))) ) ) );


--TC2L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[1]~20 at LABCELL_X30_Y4_N6
TC2L11 = ( AC7L1 & ( (!TC2L10) # (((TC2L9 & VB2L36)) # (VF1_q_a[1])) ) ) # ( !AC7L1 & ( (!TC2L10) # ((TC2L9 & VB2L36)) ) );


--UE1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_ienable_reg[1] at FF_X31_Y4_N10
--register power-up is low

UE1_W_ienable_reg[1] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L825, UE1_E_src1[1],  ,  , VCC);


--UE1L347 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_control_rd_data[1]~3 at LABCELL_X30_Y6_N18
UE1L347 = ( UE1_W_ienable_reg[1] & ( (UE1L621 & UE1_D_iw[6]) ) );


--LF1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[18] at FF_X18_Y3_N19
--register power-up is low

LF1_MonDReg[18] = DFFEAS(LF1L117, GLOBAL(A1L23),  ,  , LF1L51,  ,  ,  ,  );


--NF1L87 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~43 at LABCELL_X13_Y3_N54
NF1L87 = ( BF1_break_readreg[18] & ( (!HE2L3 & (((LF1_MonDReg[18])) # (P1_irf_reg[4][1]))) # (HE2L3 & (((NF1_sr[20])))) ) ) # ( !BF1_break_readreg[18] & ( (!HE2L3 & (!P1_irf_reg[4][1] & ((LF1_MonDReg[18])))) # (HE2L3 & (((NF1_sr[20])))) ) );


--XE1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[26] at FF_X21_Y3_N11
--register power-up is low

XE1_writedata[26] = DFFEAS(CC4L38, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L174 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[26]~14 at MLABCELL_X21_Y3_N6
LF1L174 = ( XE1_writedata[26] & ( (!LF1_jtag_ram_access) # (LF1_MonDReg[26]) ) ) # ( !XE1_writedata[26] & ( (LF1_jtag_ram_access & LF1_MonDReg[26]) ) );


--XE1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[27] at FF_X27_Y3_N8
--register power-up is low

XE1_writedata[27] = DFFEAS(CC4L39, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L175 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[27]~15 at LABCELL_X27_Y3_N9
LF1L175 = ( LF1_MonDReg[27] & ( (XE1_writedata[27]) # (LF1_jtag_ram_access) ) ) # ( !LF1_MonDReg[27] & ( (!LF1_jtag_ram_access & XE1_writedata[27]) ) );


--XE1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[28] at FF_X33_Y3_N50
--register power-up is low

XE1_writedata[28] = DFFEAS(CC4L40, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L176 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[28]~16 at LABCELL_X27_Y3_N21
LF1L176 = ( XE1_writedata[28] & ( (!LF1_jtag_ram_access) # (LF1_MonDReg[28]) ) ) # ( !XE1_writedata[28] & ( (LF1_jtag_ram_access & LF1_MonDReg[28]) ) );


--XE1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[29] at FF_X29_Y3_N2
--register power-up is low

XE1_writedata[29] = DFFEAS(CC4L41, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L177 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[29]~17 at LABCELL_X29_Y3_N51
LF1L177 = ( LF1_jtag_ram_access & ( LF1_MonDReg[29] ) ) # ( !LF1_jtag_ram_access & ( XE1_writedata[29] ) );


--XE1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[30] at FF_X33_Y3_N43
--register power-up is low

XE1_writedata[30] = DFFEAS(CC4L42, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L178 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[30]~18 at LABCELL_X27_Y3_N33
LF1L178 = ( LF1_jtag_ram_access & ( LF1_MonDReg[30] ) ) # ( !LF1_jtag_ram_access & ( LF1_MonDReg[30] & ( XE1_writedata[30] ) ) ) # ( !LF1_jtag_ram_access & ( !LF1_MonDReg[30] & ( XE1_writedata[30] ) ) );


--XE1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[31] at FF_X24_Y3_N34
--register power-up is low

XE1_writedata[31] = DFFEAS(CC4L43, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L179 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[31]~19 at LABCELL_X10_Y3_N36
LF1L179 = ( LF1_MonDReg[31] & ( (XE1_writedata[31]) # (LF1_jtag_ram_access) ) ) # ( !LF1_MonDReg[31] & ( (!LF1_jtag_ram_access & XE1_writedata[31]) ) );


--EB2_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X11_Y2_N34
--register power-up is low

EB2_jupdate = AMPP_FUNCTION(!A1L5, EB2L24, !P1_clr_reg);


--NF1L88 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~44 at LABCELL_X13_Y3_N51
NF1L88 = ( NF1_sr[23] & ( ((!P1_irf_reg[4][1] & (LF1_MonDReg[21])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[21])))) # (HE2L3) ) ) # ( !NF1_sr[23] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & (LF1_MonDReg[21])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[21]))))) ) );


--MF1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[22] at FF_X13_Y3_N41
--register power-up is low

MF1_jdo[22] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[22],  ,  , VCC);


--CC4L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~7 at LABCELL_X18_Y3_N24
CC4L30 = (CC4_saved_grant[0] & UE1_d_writedata[5]);


--MF1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[14] at FF_X16_Y3_N32
--register power-up is low

MF1_jdo[14] = DFFEAS(MF1L29, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--CC4L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~8 at MLABCELL_X28_Y3_N51
CC4L31 = ( UE1_d_writedata[11] & ( CC4_saved_grant[0] ) );


--CC4_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[33] at LABCELL_X31_Y3_N51
CC4_src_data[33] = ( CC4_saved_grant[1] ) # ( !CC4_saved_grant[1] & ( (CC4_saved_grant[0] & UE1_d_byteenable[1]) ) );


--MF1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[15] at FF_X16_Y3_N35
--register power-up is low

MF1_jdo[15] = DFFEAS(MF1L31, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--LF1L115 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~6 at LABCELL_X23_Y3_N48
LF1L115 = ( TE2_q_a[12] & ( (!MF1_take_action_ocimem_b & (((MF1_jdo[15])))) # (MF1_take_action_ocimem_b & (((LF1L111)) # (LF1_jtag_ram_rd_d1))) ) ) # ( !TE2_q_a[12] & ( (!MF1_take_action_ocimem_b & (MF1_jdo[15])) # (MF1_take_action_ocimem_b & ((LF1L111))) ) );


--CC4L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~9 at MLABCELL_X28_Y3_N42
CC4L32 = ( UE1_d_writedata[12] & ( CC4_saved_grant[0] ) );


--CC4L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~10 at MLABCELL_X28_Y3_N24
CC4L33 = ( UE1_d_writedata[13] & ( CC4_saved_grant[0] ) );


--LF1L116 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~7 at LABCELL_X23_Y3_N6
LF1L116 = ( TE2_q_a[14] & ( LF1_jtag_rd_d1 & ( (!MF1_take_action_ocimem_b & (((MF1_jdo[17])))) # (MF1_take_action_ocimem_b & (((LF1_jtag_ram_rd_d1)) # (LF1L121))) ) ) ) # ( !TE2_q_a[14] & ( LF1_jtag_rd_d1 & ( (!MF1_take_action_ocimem_b & (((MF1_jdo[17])))) # (MF1_take_action_ocimem_b & (LF1L121 & ((!LF1_jtag_ram_rd_d1)))) ) ) ) # ( TE2_q_a[14] & ( !LF1_jtag_rd_d1 & ( (!MF1_take_action_ocimem_b & ((MF1_jdo[17]))) # (MF1_take_action_ocimem_b & (LF1L121)) ) ) ) # ( !TE2_q_a[14] & ( !LF1_jtag_rd_d1 & ( (!MF1_take_action_ocimem_b & ((MF1_jdo[17]))) # (MF1_take_action_ocimem_b & (LF1L121)) ) ) );


--CC4L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~11 at MLABCELL_X28_Y4_N6
CC4L34 = ( UE1_d_writedata[14] & ( CC4_saved_grant[0] ) );


--CC4L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~12 at MLABCELL_X28_Y3_N33
CC4L35 = (UE1_d_writedata[15] & CC4_saved_grant[0]);


--CC4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~13 at LABCELL_X36_Y3_N48
CC4L36 = ( UE1_d_writedata[16] & ( CC4_saved_grant[0] ) );


--CC4_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[34] at LABCELL_X29_Y3_N27
CC4_src_data[34] = ((CC4_saved_grant[0] & UE1_d_byteenable[2])) # (CC4_saved_grant[1]);


--TC2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_payload~2 at LABCELL_X23_Y5_N33
TC2L47 = ( !VC7L15 & ( SB7_rp_valid ) );


--UE1L946 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[0]~0 at MLABCELL_X28_Y5_N39
UE1L946 = ( UE1L691 & ( VF1_q_a[16] & ( (!UE1L948) # ((!UE1_av_ld_aligning_data & AC7L1)) ) ) ) # ( !UE1L691 & ( VF1_q_a[16] & ( (!UE1_av_ld_aligning_data & ((!UE1L948) # ((AC7L1)))) # (UE1_av_ld_aligning_data & (((UE1L871)))) ) ) ) # ( UE1L691 & ( !VF1_q_a[16] & ( !UE1L948 ) ) ) # ( !UE1L691 & ( !VF1_q_a[16] & ( (!UE1_av_ld_aligning_data & (!UE1L948)) # (UE1_av_ld_aligning_data & ((UE1L871))) ) ) );


--UE1L324 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[16]~17 at LABCELL_X36_Y5_N27
UE1L324 = ( UE1L138 & ( (!UE1L715Q & (((!UE1_R_ctrl_logic) # (UE1L367)))) # (UE1L715Q & (UE1_E_shift_rot_result[16])) ) ) # ( !UE1L138 & ( (!UE1L715Q & (((UE1L367 & UE1_R_ctrl_logic)))) # (UE1L715Q & (UE1_E_shift_rot_result[16])) ) );


--YF1_ram_wren is Bus_Arbiter:u1|RAM_controller:u1|ram_wren at MLABCELL_X21_Y5_N15
YF1_ram_wren = ( E1_current_state.CPU_0 & ( T2_bus_enable & ( (!T1_rw & T1_bus_enable) ) ) ) # ( !E1_current_state.CPU_0 & ( T2_bus_enable & ( !T2_rw ) ) ) # ( E1_current_state.CPU_0 & ( !T2_bus_enable & ( (!T1_rw & T1_bus_enable) ) ) );


--E1L26 is Bus_Arbiter:u1|write_data[7]~0 at MLABCELL_X25_Y7_N36
E1L26 = ( T2_write_data[7] & ( (!E1_current_state.CPU_0) # (T1_write_data[7]) ) ) # ( !T2_write_data[7] & ( (T1_write_data[7] & E1_current_state.CPU_0) ) );


--E1L12 is Bus_Arbiter:u1|byte_enable[1]~0 at MLABCELL_X21_Y5_N18
E1L12 = ( E1_current_state.CPU_0 & ( T2_byte_enable[1] & ( T1_byte_enable[1] ) ) ) # ( !E1_current_state.CPU_0 & ( T2_byte_enable[1] ) ) # ( E1_current_state.CPU_0 & ( !T2_byte_enable[1] & ( T1_byte_enable[1] ) ) );


--E1L1 is Bus_Arbiter:u1|address[1]~0 at LABCELL_X23_Y7_N3
E1L1 = ( T1_address[1] & ( (E1_current_state.CPU_0) # (T2_address[1]) ) ) # ( !T1_address[1] & ( (T2_address[1] & !E1_current_state.CPU_0) ) );


--E1L2 is Bus_Arbiter:u1|address[2]~1 at LABCELL_X23_Y7_N27
E1L2 = ( T2_address[2] & ( (!E1_current_state.CPU_0) # (T1_address[2]) ) ) # ( !T2_address[2] & ( (T1_address[2] & E1_current_state.CPU_0) ) );


--E1L3 is Bus_Arbiter:u1|address[3]~2 at LABCELL_X23_Y7_N9
E1L3 = ( T2_address[3] & ( (!E1_current_state.CPU_0) # (T1_address[3]) ) ) # ( !T2_address[3] & ( (E1_current_state.CPU_0 & T1_address[3]) ) );


--E1L4 is Bus_Arbiter:u1|address[4]~3 at LABCELL_X23_Y7_N12
E1L4 = ( T1_address[4] & ( (E1_current_state.CPU_0) # (T2_address[4]) ) ) # ( !T1_address[4] & ( (T2_address[4] & !E1_current_state.CPU_0) ) );


--E1L5 is Bus_Arbiter:u1|address[5]~4 at LABCELL_X24_Y8_N36
E1L5 = ( T2_address[5] & ( T1_address[5] ) ) # ( !T2_address[5] & ( T1_address[5] & ( E1_current_state.CPU_0 ) ) ) # ( T2_address[5] & ( !T1_address[5] & ( !E1_current_state.CPU_0 ) ) );


--E1L6 is Bus_Arbiter:u1|address[6]~5 at LABCELL_X24_Y8_N18
E1L6 = ( E1_current_state.CPU_0 & ( T1_address[6] ) ) # ( !E1_current_state.CPU_0 & ( T2_address[6] ) );


--E1L7 is Bus_Arbiter:u1|address[7]~6 at LABCELL_X23_Y7_N33
E1L7 = ( E1_current_state.CPU_0 & ( T1_address[7] ) ) # ( !E1_current_state.CPU_0 & ( T1_address[7] & ( T2_address[7] ) ) ) # ( !E1_current_state.CPU_0 & ( !T1_address[7] & ( T2_address[7] ) ) );


--E1L8 is Bus_Arbiter:u1|address[8]~7 at LABCELL_X24_Y8_N27
E1L8 = ( T2_address[8] & ( T1_address[8] ) ) # ( !T2_address[8] & ( T1_address[8] & ( E1_current_state.CPU_0 ) ) ) # ( T2_address[8] & ( !T1_address[8] & ( !E1_current_state.CPU_0 ) ) );


--E1L9 is Bus_Arbiter:u1|address[9]~8 at LABCELL_X24_Y6_N39
E1L9 = ( E1_current_state.CPU_0 & ( T1_address[9] ) ) # ( !E1_current_state.CPU_0 & ( T2_address[9] ) );


--E1L10 is Bus_Arbiter:u1|address[10]~9 at LABCELL_X22_Y6_N9
E1L10 = ( T2_address[10] & ( (!E1_current_state.CPU_0) # (T1_address[10]) ) ) # ( !T2_address[10] & ( (T1_address[10] & E1_current_state.CPU_0) ) );


--EB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X6_Y2_N46
--register power-up is low

EB1_wdata[7] = AMPP_FUNCTION(A1L5, A1L6, !P1_clr_reg, GND, EB1L110);


--QB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X13_Y5_N31
--register power-up is low

QB4_counter_reg_bit[0] = DFFEAS(QB4_counter_comb_bita0, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X13_Y5_N34
--register power-up is low

QB4_counter_reg_bit[1] = DFFEAS(QB4_counter_comb_bita1, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X13_Y5_N37
--register power-up is low

QB4_counter_reg_bit[2] = DFFEAS(QB4_counter_comb_bita2, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X13_Y5_N40
--register power-up is low

QB4_counter_reg_bit[3] = DFFEAS(QB4_counter_comb_bita3, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X13_Y5_N43
--register power-up is low

QB4_counter_reg_bit[4] = DFFEAS(QB4_counter_comb_bita4, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X13_Y5_N46
--register power-up is low

QB4_counter_reg_bit[5] = DFFEAS(QB4_counter_comb_bita5, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--QB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X15_Y5_N1
--register power-up is low

QB3_counter_reg_bit[0] = DFFEAS(QB3_counter_comb_bita0, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X15_Y5_N4
--register power-up is low

QB3_counter_reg_bit[1] = DFFEAS(QB3_counter_comb_bita1, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X15_Y5_N7
--register power-up is low

QB3_counter_reg_bit[2] = DFFEAS(QB3_counter_comb_bita2, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X15_Y5_N10
--register power-up is low

QB3_counter_reg_bit[3] = DFFEAS(QB3_counter_comb_bita3, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X15_Y5_N13
--register power-up is low

QB3_counter_reg_bit[4] = DFFEAS(QB3_counter_comb_bita4, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X15_Y5_N16
--register power-up is low

QB3_counter_reg_bit[5] = DFFEAS(QB3_counter_comb_bita5, GLOBAL(A1L23), !WF1_r_sync_rst,  , V1L74,  ,  ,  ,  );


--VB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~2 at LABCELL_X19_Y8_N57
VB1L21 = ((VC2L15 & T1_avalon_readdata[15])) # (VB1_data_reg[15]);


--V1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X11_Y6_N46
--register power-up is low

V1_rvalid = DFFEAS(V1L89, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at LABCELL_X4_Y10_N48
ND1L561 = ( UD2_q_b[24] & ( (!ND1L233 & (((UD2_q_b[0])))) # (ND1L233 & (((!ND1L235)) # (UD2_q_b[8]))) ) ) # ( !UD2_q_b[24] & ( (!ND1L233 & (((UD2_q_b[0])))) # (ND1L233 & (UD2_q_b[8] & ((ND1L235)))) ) );


--ND1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2 at LABCELL_X4_Y10_N57
ND1L562 = ( UD2_q_b[9] & ( UD2_q_b[1] & ( (!ND1L233) # ((ND1L235) # (UD2_q_b[25])) ) ) ) # ( !UD2_q_b[9] & ( UD2_q_b[1] & ( (!ND1L233) # ((UD2_q_b[25] & !ND1L235)) ) ) ) # ( UD2_q_b[9] & ( !UD2_q_b[1] & ( (ND1L233 & ((ND1L235) # (UD2_q_b[25]))) ) ) ) # ( !UD2_q_b[9] & ( !UD2_q_b[1] & ( (ND1L233 & (UD2_q_b[25] & !ND1L235)) ) ) );


--ND1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at LABCELL_X4_Y10_N18
ND1L563 = ( UD2_q_b[10] & ( (!ND1L233 & (UD2_q_b[2])) # (ND1L233 & (((UD2_q_b[26]) # (ND1L235)))) ) ) # ( !UD2_q_b[10] & ( (!ND1L233 & (UD2_q_b[2])) # (ND1L233 & (((!ND1L235 & UD2_q_b[26])))) ) );


--VB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~3 at LABCELL_X19_Y8_N24
VB1L22 = ( T1_avalon_readdata[3] & ( (VB1_data_reg[3]) # (VC2L15) ) ) # ( !T1_avalon_readdata[3] & ( VB1_data_reg[3] ) );


--ND1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X4_Y10_N16
--register power-up is low

ND1_d_writedata[27] = DFFEAS(ND1L564, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC3L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~27 at MLABCELL_X6_Y8_N57
CC3L51 = ( CC3_saved_grant[0] & ( ND1_d_writedata[27] ) );


--ND1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X4_Y10_N7
--register power-up is low

ND1_d_writedata[28] = DFFEAS(ND1L565, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC3L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~28 at MLABCELL_X8_Y7_N33
CC3L52 = ( CC3_saved_grant[0] & ( ND1_d_writedata[28] ) );


--ND1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X4_Y10_N1
--register power-up is low

ND1_d_writedata[29] = DFFEAS(ND1L566, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC3L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~29 at MLABCELL_X8_Y7_N9
CC3L53 = ( ND1_d_writedata[29] & ( CC3_saved_grant[0] ) );


--ND1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X4_Y10_N34
--register power-up is low

ND1_d_writedata[30] = DFFEAS(ND1L567, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC3L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~30 at MLABCELL_X8_Y7_N39
CC3L54 = ( ND1_d_writedata[30] & ( CC3_saved_grant[0] ) );


--ND1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X10_Y7_N10
--register power-up is low

ND1_d_writedata[31] = DFFEAS(ND1L568, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC3L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~31 at LABCELL_X13_Y7_N18
CC3L55 = ( CC3_saved_grant[0] & ( ND1_d_writedata[31] ) );


--VB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~4 at LABCELL_X19_Y8_N9
VB1L23 = ((VC2L15 & T1_avalon_readdata[4])) # (VB1_data_reg[4]);


--VB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~5 at LABCELL_X19_Y8_N15
VB1L24 = ((VC2L15 & T1L57Q)) # (VB1_data_reg[5]);


--VB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~6 at MLABCELL_X21_Y8_N9
VB1L25 = ( T1_avalon_readdata[8] & ( (VB1_data_reg[8]) # (VC2L15) ) ) # ( !T1_avalon_readdata[8] & ( VB1_data_reg[8] ) );


--VB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~7 at LABCELL_X19_Y8_N42
VB1L26 = ( T1_avalon_readdata[9] & ( (VB1_data_reg[9]) # (VC2L15) ) ) # ( !T1_avalon_readdata[9] & ( VB1_data_reg[9] ) );


--ND1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~1 at MLABCELL_X15_Y8_N27
ND1L944 = ( UF1_q_a[17] & ( ND1L946 & ( (!ND1_av_ld_aligning_data & (AC5L1)) # (ND1_av_ld_aligning_data & (((!ND1L689 & ND1L868)))) ) ) ) # ( !UF1_q_a[17] & ( ND1L946 & ( (!ND1L689 & (ND1L868 & ND1_av_ld_aligning_data)) ) ) ) # ( UF1_q_a[17] & ( !ND1L946 & ( ((!ND1_av_ld_aligning_data) # (ND1L868)) # (ND1L689) ) ) ) # ( !UF1_q_a[17] & ( !ND1L946 & ( ((!ND1_av_ld_aligning_data) # (ND1L868)) # (ND1L689) ) ) );


--VB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~8 at LABCELL_X19_Y8_N0
VB1L27 = ( T1_avalon_readdata[10] & ( (VB1_data_reg[10]) # (VC2L15) ) ) # ( !T1_avalon_readdata[10] & ( VB1_data_reg[10] ) );


--V1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X11_Y6_N43
--register power-up is low

V1_ac = DFFEAS(V1L62, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L947 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~2 at MLABCELL_X15_Y8_N21
ND1L947 = ( UF1_q_a[18] & ( ND1L949 & ( (!ND1_av_ld_aligning_data & (((AC5L1)))) # (ND1_av_ld_aligning_data & (!ND1L689 & (ND1L868))) ) ) ) # ( !UF1_q_a[18] & ( ND1L949 & ( (ND1_av_ld_aligning_data & (!ND1L689 & ND1L868)) ) ) ) # ( UF1_q_a[18] & ( !ND1L949 & ( (!ND1_av_ld_aligning_data) # ((ND1L868) # (ND1L689)) ) ) ) # ( !UF1_q_a[18] & ( !ND1L949 & ( (!ND1_av_ld_aligning_data) # ((ND1L868) # (ND1L689)) ) ) );


--VB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~9 at MLABCELL_X21_Y8_N51
VB1L28 = ( VB1_data_reg[13] ) # ( !VB1_data_reg[13] & ( (VC2L15 & T1_avalon_readdata[13]) ) );


--ND1L956 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~3 at MLABCELL_X15_Y8_N12
ND1L956 = ( UF1_q_a[21] & ( ND1L958 & ( (!ND1_av_ld_aligning_data & (AC5L1)) # (ND1_av_ld_aligning_data & (((!ND1L689 & ND1L868)))) ) ) ) # ( !UF1_q_a[21] & ( ND1L958 & ( (!ND1L689 & (ND1_av_ld_aligning_data & ND1L868)) ) ) ) # ( UF1_q_a[21] & ( !ND1L958 & ( ((!ND1_av_ld_aligning_data) # (ND1L868)) # (ND1L689) ) ) ) # ( !UF1_q_a[21] & ( !ND1L958 & ( ((!ND1_av_ld_aligning_data) # (ND1L868)) # (ND1L689) ) ) );


--VB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~10 at LABCELL_X19_Y8_N3
VB1L29 = ( T1_avalon_readdata[6] & ( (VB1_data_reg[6]) # (VC2L15) ) ) # ( !T1_avalon_readdata[6] & ( VB1_data_reg[6] ) );


--VB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~11 at LABCELL_X19_Y8_N51
VB1L30 = ( T1_avalon_readdata[12] & ( (VB1_data_reg[12]) # (VC2L15) ) ) # ( !T1_avalon_readdata[12] & ( VB1_data_reg[12] ) );


--ND1L953 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~4 at MLABCELL_X15_Y8_N15
ND1L953 = ( UF1_q_a[20] & ( ND1L955 & ( (!ND1_av_ld_aligning_data & (AC5L1)) # (ND1_av_ld_aligning_data & (((!ND1L689 & ND1L868)))) ) ) ) # ( !UF1_q_a[20] & ( ND1L955 & ( (!ND1L689 & (ND1L868 & ND1_av_ld_aligning_data)) ) ) ) # ( UF1_q_a[20] & ( !ND1L955 & ( ((!ND1_av_ld_aligning_data) # (ND1L868)) # (ND1L689) ) ) ) # ( !UF1_q_a[20] & ( !ND1L955 & ( ((!ND1_av_ld_aligning_data) # (ND1L868)) # (ND1L689) ) ) );


--VB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~12 at LABCELL_X19_Y6_N36
VB1L31 = ( VB1_data_reg[11] & ( T1L67Q ) ) # ( !VB1_data_reg[11] & ( T1L67Q & ( VC2L15 ) ) ) # ( VB1_data_reg[11] & ( !T1L67Q ) );


--ND1L950 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~5 at MLABCELL_X15_Y8_N24
ND1L950 = ( UF1_q_a[19] & ( ND1L952 & ( (!ND1_av_ld_aligning_data & (AC5L1)) # (ND1_av_ld_aligning_data & (((!ND1L689 & ND1L868)))) ) ) ) # ( !UF1_q_a[19] & ( ND1L952 & ( (!ND1L689 & (ND1_av_ld_aligning_data & ND1L868)) ) ) ) # ( UF1_q_a[19] & ( !ND1L952 & ( ((!ND1_av_ld_aligning_data) # (ND1L868)) # (ND1L689) ) ) ) # ( !UF1_q_a[19] & ( !ND1L952 & ( ((!ND1_av_ld_aligning_data) # (ND1L868)) # (ND1L689) ) ) );


--VB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~13 at LABCELL_X19_Y6_N9
VB1L32 = ( VB1_data_reg[14] & ( VC2L15 ) ) # ( !VB1_data_reg[14] & ( VC2L15 & ( T1_avalon_readdata[14] ) ) ) # ( VB1_data_reg[14] & ( !VC2L15 ) );


--V1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X13_Y6_N41
--register power-up is low

V1_woverflow = DFFEAS(V1L95, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L959 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~6 at MLABCELL_X15_Y8_N18
ND1L959 = ( UF1_q_a[22] & ( ND1L961 & ( (!ND1_av_ld_aligning_data & (((AC5L1)))) # (ND1_av_ld_aligning_data & (!ND1L689 & ((ND1L868)))) ) ) ) # ( !UF1_q_a[22] & ( ND1L961 & ( (ND1_av_ld_aligning_data & (!ND1L689 & ND1L868)) ) ) ) # ( UF1_q_a[22] & ( !ND1L961 & ( (!ND1_av_ld_aligning_data) # ((ND1L868) # (ND1L689)) ) ) ) # ( !UF1_q_a[22] & ( !ND1L961 & ( (!ND1_av_ld_aligning_data) # ((ND1L868) # (ND1L689)) ) ) );


--ND1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18 at LABCELL_X11_Y10_N42
ND1L461 = (!ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[17]))) # (ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[19]));


--ND1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at LABCELL_X10_Y12_N33
ND1L241 = ( ND1L244 & ( ND1L575 ) ) # ( !ND1L244 & ( (ND1L575 & ND1L592) ) );


--ND1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at LABCELL_X11_Y10_N9
ND1_R_ctrl_rot_right_nxt = ( ND1L593 & ( ND1L575 ) );


--ND1L474 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19 at LABCELL_X11_Y10_N24
ND1L474 = ( ND1_E_shift_rot_result[30] & ( (!ND1_R_ctrl_shift_rot_right) # (ND1L396) ) ) # ( !ND1_E_shift_rot_result[30] & ( (ND1_R_ctrl_shift_rot_right & ND1L396) ) );


--VB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~14 at LABCELL_X19_Y6_N12
VB1L33 = ((VC2L15 & T1_avalon_readdata[2])) # (VB1_data_reg[2]);


--EB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at LABCELL_X4_Y2_N57
EB1L85 = AMPP_FUNCTION(!EB1_count[9], !EB1_rdata[6], !EB1_td_shift[9]);


--XF1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X7_Y4_N50
--register power-up is low

XF1_altera_reset_synchronizer_int_chain[1] = DFFEAS(XF1L5, GLOBAL(A1L23), !WF1L14,  ,  ,  ,  ,  ,  );


--EB2_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X8_Y2_N16
--register power-up is low

EB2_wdata[7] = AMPP_FUNCTION(A1L5, EB2L100, !P1_clr_reg, EB2L109);


--QB8_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X15_Y2_N31
--register power-up is low

QB8_counter_reg_bit[0] = DFFEAS(QB8_counter_comb_bita0, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2_wr_rfifo,  ,  ,  ,  );


--QB8_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X15_Y2_N34
--register power-up is low

QB8_counter_reg_bit[1] = DFFEAS(QB8_counter_comb_bita1, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2_wr_rfifo,  ,  ,  ,  );


--QB8_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X15_Y2_N37
--register power-up is low

QB8_counter_reg_bit[2] = DFFEAS(QB8_counter_comb_bita2, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2_wr_rfifo,  ,  ,  ,  );


--QB8_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X15_Y2_N40
--register power-up is low

QB8_counter_reg_bit[3] = DFFEAS(QB8_counter_comb_bita3, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2_wr_rfifo,  ,  ,  ,  );


--QB8_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X15_Y2_N43
--register power-up is low

QB8_counter_reg_bit[4] = DFFEAS(QB8_counter_comb_bita4, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2_wr_rfifo,  ,  ,  ,  );


--QB8_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X15_Y2_N46
--register power-up is low

QB8_counter_reg_bit[5] = DFFEAS(QB8_counter_comb_bita5, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2_wr_rfifo,  ,  ,  ,  );


--QB7_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X15_Y2_N1
--register power-up is low

QB7_counter_reg_bit[0] = DFFEAS(QB7_counter_comb_bita0, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2L72,  ,  ,  ,  );


--QB7_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X15_Y2_N4
--register power-up is low

QB7_counter_reg_bit[1] = DFFEAS(QB7_counter_comb_bita1, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2L72,  ,  ,  ,  );


--QB7_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X15_Y2_N7
--register power-up is low

QB7_counter_reg_bit[2] = DFFEAS(QB7_counter_comb_bita2, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2L72,  ,  ,  ,  );


--QB7_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X15_Y2_N10
--register power-up is low

QB7_counter_reg_bit[3] = DFFEAS(QB7_counter_comb_bita3, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2L72,  ,  ,  ,  );


--QB7_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X15_Y2_N13
--register power-up is low

QB7_counter_reg_bit[4] = DFFEAS(QB7_counter_comb_bita4, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2L72,  ,  ,  ,  );


--QB7_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X15_Y2_N16
--register power-up is low

QB7_counter_reg_bit[5] = DFFEAS(QB7_counter_comb_bita5, GLOBAL(A1L23), !WF2_r_sync_rst,  , V2L72,  ,  ,  ,  );


--VB2L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~2 at MLABCELL_X25_Y5_N6
VB2L22 = ((VC7L15 & T2_avalon_readdata[15])) # (VB2_data_reg[15]);


--V2_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|rvalid at FF_X27_Y2_N17
--register power-up is low

V2_rvalid = DFFEAS(V2L86, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L560 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[24]~1 at MLABCELL_X34_Y3_N57
UE1L560 = ( UE1L235 & ( (!UE1L233 & ((UD4_q_b[0]))) # (UE1L233 & (UD4_q_b[8])) ) ) # ( !UE1L235 & ( (!UE1L233 & (UD4_q_b[0])) # (UE1L233 & ((UD4_q_b[24]))) ) );


--UE1L561 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[25]~2 at MLABCELL_X34_Y3_N3
UE1L561 = ( UD4_q_b[25] & ( (!UE1L233 & (((UD4_q_b[1])))) # (UE1L233 & (((!UE1L235)) # (UD4_q_b[9]))) ) ) # ( !UD4_q_b[25] & ( (!UE1L233 & (((UD4_q_b[1])))) # (UE1L233 & (UD4_q_b[9] & ((UE1L235)))) ) );


--UE1L562 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[26]~3 at MLABCELL_X34_Y3_N21
UE1L562 = ( UE1L235 & ( (!UE1L233 & (UD4_q_b[2])) # (UE1L233 & ((UD4_q_b[10]))) ) ) # ( !UE1L235 & ( (!UE1L233 & ((UD4_q_b[2]))) # (UE1L233 & (UD4_q_b[26])) ) );


--UE1L241 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_shift_logical~0 at MLABCELL_X39_Y5_N54
UE1L241 = ( UE1L592 & ( UE1L575 ) ) # ( !UE1L592 & ( (UE1L575 & UE1L244) ) );


--UE1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_rot_right_nxt at MLABCELL_X39_Y5_N57
UE1_R_ctrl_rot_right_nxt = ( UE1L593 & ( UE1L575 ) );


--UE1L473 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[31]~18 at MLABCELL_X39_Y5_N3
UE1L473 = ( UE1L397 & ( (UE1_R_ctrl_shift_rot_right) # (UE1_E_shift_rot_result[30]) ) ) # ( !UE1L397 & ( (UE1_E_shift_rot_result[30] & !UE1_R_ctrl_shift_rot_right) ) );


--VB2L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~3 at LABCELL_X24_Y5_N0
VB2L23 = ( T2L50Q & ( (VB2_data_reg[2]) # (VC7L15) ) ) # ( !T2L50Q & ( VB2_data_reg[2] ) );


--UE1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[27] at FF_X34_Y3_N46
--register power-up is low

UE1_d_writedata[27] = DFFEAS(UE1L563, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC5L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~27 at LABCELL_X27_Y3_N39
CC5L52 = ( CC5_saved_grant[0] & ( UE1_d_writedata[27] ) );


--UE1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[28] at FF_X34_Y3_N16
--register power-up is low

UE1_d_writedata[28] = DFFEAS(UE1L564, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC5L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~28 at LABCELL_X33_Y3_N33
CC5L53 = ( UE1_d_writedata[28] & ( CC5_saved_grant[0] ) );


--UE1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[29] at FF_X34_Y3_N10
--register power-up is low

UE1_d_writedata[29] = DFFEAS(UE1L565, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC5L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~29 at LABCELL_X29_Y3_N3
CC5L54 = (UE1_d_writedata[29] & CC5_saved_grant[0]);


--UE1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[30] at FF_X34_Y3_N53
--register power-up is low

UE1_d_writedata[30] = DFFEAS(UE1L566, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC5L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~30 at LABCELL_X33_Y3_N45
CC5L55 = ( CC5_saved_grant[0] & ( UE1_d_writedata[30] ) );


--UE1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[31] at FF_X34_Y3_N34
--register power-up is low

UE1_d_writedata[31] = DFFEAS(UE1L567, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC5L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~31 at LABCELL_X27_Y6_N24
CC5L56 = ( CC5_saved_grant[0] & ( UE1_d_writedata[31] ) );


--VB2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~4 at LABCELL_X24_Y5_N3
VB2L24 = ((VC7L15 & T2_avalon_readdata[10])) # (VB2_data_reg[10]);


--V2_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|ac at FF_X23_Y2_N55
--register power-up is low

V2_ac = DFFEAS(V2L62, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L952 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[2]~1 at LABCELL_X29_Y4_N12
UE1L952 = ( VF1_q_a[18] & ( UE1L954 & ( (!UE1_av_ld_aligning_data & (((AC7L1)))) # (UE1_av_ld_aligning_data & (!UE1L691 & ((UE1L871)))) ) ) ) # ( !VF1_q_a[18] & ( UE1L954 & ( (!UE1L691 & (UE1_av_ld_aligning_data & UE1L871)) ) ) ) # ( VF1_q_a[18] & ( !UE1L954 & ( ((!UE1_av_ld_aligning_data) # (UE1L871)) # (UE1L691) ) ) ) # ( !VF1_q_a[18] & ( !UE1L954 & ( ((!UE1_av_ld_aligning_data) # (UE1L871)) # (UE1L691) ) ) );


--VB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~5 at LABCELL_X24_Y5_N30
VB2L25 = ( T2_avalon_readdata[9] & ( (VB2_data_reg[9]) # (VC7L15) ) ) # ( !T2_avalon_readdata[9] & ( VB2_data_reg[9] ) );


--UE1L949 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[1]~2 at LABCELL_X29_Y4_N15
UE1L949 = ( VF1_q_a[17] & ( UE1L951 & ( (!UE1_av_ld_aligning_data & (((AC7L1)))) # (UE1_av_ld_aligning_data & (!UE1L691 & ((UE1L871)))) ) ) ) # ( !VF1_q_a[17] & ( UE1L951 & ( (!UE1L691 & (UE1L871 & UE1_av_ld_aligning_data)) ) ) ) # ( VF1_q_a[17] & ( !UE1L951 & ( ((!UE1_av_ld_aligning_data) # (UE1L871)) # (UE1L691) ) ) ) # ( !VF1_q_a[17] & ( !UE1L951 & ( ((!UE1_av_ld_aligning_data) # (UE1L871)) # (UE1L691) ) ) );


--VB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~6 at LABCELL_X24_Y5_N33
VB2L26 = ( T2L60Q & ( (VB2_data_reg[8]) # (VC7L15) ) ) # ( !T2L60Q & ( VB2_data_reg[8] ) );


--VB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~7 at LABCELL_X24_Y5_N12
VB2L27 = ( T2_avalon_readdata[6] & ( (VB2_data_reg[6]) # (VC7L15) ) ) # ( !T2_avalon_readdata[6] & ( VB2_data_reg[6] ) );


--VB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~8 at LABCELL_X24_Y5_N15
VB2L28 = ( T2_avalon_readdata[5] & ( (VB2_data_reg[5]) # (VC7L15) ) ) # ( !T2_avalon_readdata[5] & ( VB2_data_reg[5] ) );


--VB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~9 at LABCELL_X24_Y5_N6
VB2L29 = ((VC7L15 & T2_avalon_readdata[4])) # (VB2_data_reg[4]);


--VB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~10 at LABCELL_X24_Y5_N9
VB2L30 = ( T2_avalon_readdata[3] & ( (VB2_data_reg[3]) # (VC7L15) ) ) # ( !T2_avalon_readdata[3] & ( VB2_data_reg[3] ) );


--UE1L460 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[18]~19 at MLABCELL_X39_Y5_N6
UE1L460 = ( UE1_E_shift_rot_result[17] & ( (!UE1_R_ctrl_shift_rot_right) # (UE1_E_shift_rot_result[19]) ) ) # ( !UE1_E_shift_rot_result[17] & ( (UE1_R_ctrl_shift_rot_right & UE1_E_shift_rot_result[19]) ) );


--VB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~11 at LABCELL_X24_Y5_N36
VB2L31 = ((VC7L15 & T2_avalon_readdata[14])) # (VB2_data_reg[14]);


--V2_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|woverflow at FF_X27_Y2_N59
--register power-up is low

V2_woverflow = DFFEAS(V2L91, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L964 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[6]~3 at MLABCELL_X28_Y5_N18
UE1L964 = ( VF1_q_a[22] & ( UE1L966 & ( (!UE1_av_ld_aligning_data & (AC7L1)) # (UE1_av_ld_aligning_data & (((!UE1L691 & UE1L871)))) ) ) ) # ( !VF1_q_a[22] & ( UE1L966 & ( (UE1_av_ld_aligning_data & (!UE1L691 & UE1L871)) ) ) ) # ( VF1_q_a[22] & ( !UE1L966 & ( (!UE1_av_ld_aligning_data) # ((UE1L871) # (UE1L691)) ) ) ) # ( !VF1_q_a[22] & ( !UE1L966 & ( (!UE1_av_ld_aligning_data) # ((UE1L871) # (UE1L691)) ) ) );


--VB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~12 at LABCELL_X16_Y2_N15
VB2L32 = ((T2_avalon_readdata[13] & VC7L15)) # (VB2_data_reg[13]);


--UE1L961 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[5]~4 at MLABCELL_X28_Y5_N3
UE1L961 = ( UE1L691 & ( UE1_av_ld_aligning_data & ( !UE1L963 ) ) ) # ( !UE1L691 & ( UE1_av_ld_aligning_data & ( UE1L871 ) ) ) # ( UE1L691 & ( !UE1_av_ld_aligning_data & ( (!UE1L963) # ((VF1_q_a[21] & AC7L1)) ) ) ) # ( !UE1L691 & ( !UE1_av_ld_aligning_data & ( (!UE1L963) # ((VF1_q_a[21] & AC7L1)) ) ) );


--VB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~13 at LABCELL_X24_Y5_N54
VB2L33 = ( T2L65Q & ( (VB2_data_reg[12]) # (VC7L15) ) ) # ( !T2L65Q & ( VB2_data_reg[12] ) );


--UE1L958 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[4]~5 at MLABCELL_X28_Y5_N21
UE1L958 = ( VF1_q_a[20] & ( UE1L960 & ( (!UE1_av_ld_aligning_data & (AC7L1)) # (UE1_av_ld_aligning_data & (((UE1L871 & !UE1L691)))) ) ) ) # ( !VF1_q_a[20] & ( UE1L960 & ( (UE1_av_ld_aligning_data & (UE1L871 & !UE1L691)) ) ) ) # ( VF1_q_a[20] & ( !UE1L960 & ( (!UE1_av_ld_aligning_data) # ((UE1L691) # (UE1L871)) ) ) ) # ( !VF1_q_a[20] & ( !UE1L960 & ( (!UE1_av_ld_aligning_data) # ((UE1L691) # (UE1L871)) ) ) );


--VB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~14 at LABCELL_X24_Y5_N57
VB2L34 = ((VC7L15 & T2_avalon_readdata[11])) # (VB2_data_reg[11]);


--UE1L955 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[3]~6 at MLABCELL_X28_Y5_N54
UE1L955 = ( AC7L1 & ( UE1_av_ld_aligning_data & ( (!UE1L691 & ((UE1L871))) # (UE1L691 & (!UE1L957)) ) ) ) # ( !AC7L1 & ( UE1_av_ld_aligning_data & ( (!UE1L691 & ((UE1L871))) # (UE1L691 & (!UE1L957)) ) ) ) # ( AC7L1 & ( !UE1_av_ld_aligning_data & ( (!UE1L957) # (VF1_q_a[19]) ) ) ) # ( !AC7L1 & ( !UE1_av_ld_aligning_data & ( !UE1L957 ) ) );


--EB2L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at LABCELL_X7_Y2_N51
EB2L85 = AMPP_FUNCTION(!EB2_rdata[6], !EB2_td_shift[9], !EB2_count[9]);


--XF3_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X21_Y2_N38
--register power-up is low

XF3_altera_reset_synchronizer_int_chain[1] = DFFEAS(XF3L4, GLOBAL(A1L23), !WF2L13,  ,  ,  ,  ,  ,  );


--CC2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~14 at MLABCELL_X8_Y7_N24
CC2L36 = ( ND1_d_writedata[25] & ( CC2_saved_grant[0] ) );


--E1L19 is Bus_Arbiter:u1|write_data[0]~1 at MLABCELL_X25_Y7_N9
E1L19 = ( T2_write_data[0] & ( (!E1_current_state.CPU_0) # (T1_write_data[0]) ) ) # ( !T2_write_data[0] & ( (E1_current_state.CPU_0 & T1_write_data[0]) ) );


--EB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X9_Y2_N31
--register power-up is low

EB1_wdata[0] = AMPP_FUNCTION(A1L5, A1L6, !P1_clr_reg, GND, EB1L106);


--ND1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X7_Y9_N6
ND1L348 = ( ND1L594 & ( (!ND1L575 & (!ND1L578 & !ND1L577)) ) ) # ( !ND1L594 & ( (!ND1L578 & (!ND1L577 & ((!ND1L575) # (!ND1L596)))) ) );


--ND1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X7_Y9_N36
ND1L349 = ( ND1L589 & ( ND1L772Q ) ) # ( !ND1L589 & ( (ND1L772Q & ((!ND1L348) # (ND1L583))) ) );


--TC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30]~21 at LABCELL_X13_Y8_N33
TC1L43 = (!TC1L45 & ((!AC4L1) # (!WB4_av_readdata_pre[30])));


--TC1_src_data[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30] at LABCELL_X16_Y8_N0
TC1_src_data[30] = ( AC5L1 & ( ((!TC1L43) # ((T1_avalon_readdata[14] & TC1L47))) # (UF1_q_a[30]) ) ) # ( !AC5L1 & ( (!TC1L43) # ((T1_avalon_readdata[14] & TC1L47)) ) );


--ND1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~18 at MLABCELL_X15_Y10_N3
ND1L337 = ( ND1L380 & ( ND1_R_ctrl_logic & ( (!ND1_R_ctrl_shift_rot) # (ND1_E_shift_rot_result[30]) ) ) ) # ( !ND1L380 & ( ND1_R_ctrl_logic & ( (ND1_R_ctrl_shift_rot & ND1_E_shift_rot_result[30]) ) ) ) # ( ND1L380 & ( !ND1_R_ctrl_logic & ( (!ND1_R_ctrl_shift_rot & (ND1L134)) # (ND1_R_ctrl_shift_rot & ((ND1_E_shift_rot_result[30]))) ) ) ) # ( !ND1L380 & ( !ND1_R_ctrl_logic & ( (!ND1_R_ctrl_shift_rot & (ND1L134)) # (ND1_R_ctrl_shift_rot & ((ND1_E_shift_rot_result[30]))) ) ) );


--ND1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~19 at LABCELL_X12_Y10_N9
ND1L328 = ( ND1_R_ctrl_shift_rot & ( ND1L426Q ) ) # ( !ND1_R_ctrl_shift_rot & ( (!ND1_R_ctrl_logic & ((ND1L146))) # (ND1_R_ctrl_logic & (ND1L371)) ) );


--ND1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~20 at LABCELL_X12_Y10_N48
ND1L327 = ( ND1L370 & ( (!ND1_R_ctrl_shift_rot & (((ND1L150)) # (ND1_R_ctrl_logic))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[20])))) ) ) # ( !ND1L370 & ( (!ND1_R_ctrl_shift_rot & (!ND1_R_ctrl_logic & ((ND1L150)))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[20])))) ) );


--ND1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~21 at LABCELL_X12_Y10_N51
ND1L326 = ( ND1L154 & ( (!ND1_R_ctrl_shift_rot & ((!ND1_R_ctrl_logic) # ((ND1L369)))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[19])))) ) ) # ( !ND1L154 & ( (!ND1_R_ctrl_shift_rot & (ND1_R_ctrl_logic & ((ND1L369)))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[19])))) ) );


--ND1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~22 at LABCELL_X12_Y10_N57
ND1L325 = ( ND1_R_ctrl_logic & ( ND1_R_ctrl_shift_rot & ( ND1_E_shift_rot_result[18] ) ) ) # ( !ND1_R_ctrl_logic & ( ND1_R_ctrl_shift_rot & ( ND1_E_shift_rot_result[18] ) ) ) # ( ND1_R_ctrl_logic & ( !ND1_R_ctrl_shift_rot & ( ND1L368 ) ) ) # ( !ND1_R_ctrl_logic & ( !ND1_R_ctrl_shift_rot & ( ND1L158 ) ) );


--ND1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~23 at LABCELL_X12_Y10_N0
ND1L324 = ( ND1L367 & ( (!ND1_R_ctrl_shift_rot & (((ND1L162)) # (ND1_R_ctrl_logic))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[17])))) ) ) # ( !ND1L367 & ( (!ND1_R_ctrl_shift_rot & (!ND1_R_ctrl_logic & ((ND1L162)))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[17])))) ) );


--ND1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~24 at MLABCELL_X15_Y10_N21
ND1L330 = ( ND1L373 & ( ND1_R_ctrl_logic & ( (!ND1_R_ctrl_shift_rot) # (ND1_E_shift_rot_result[23]) ) ) ) # ( !ND1L373 & ( ND1_R_ctrl_logic & ( (ND1_E_shift_rot_result[23] & ND1_R_ctrl_shift_rot) ) ) ) # ( ND1L373 & ( !ND1_R_ctrl_logic & ( (!ND1_R_ctrl_shift_rot & ((ND1L166))) # (ND1_R_ctrl_shift_rot & (ND1_E_shift_rot_result[23])) ) ) ) # ( !ND1L373 & ( !ND1_R_ctrl_logic & ( (!ND1_R_ctrl_shift_rot & ((ND1L166))) # (ND1_R_ctrl_shift_rot & (ND1_E_shift_rot_result[23])) ) ) );


--ND1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~25 at MLABCELL_X15_Y10_N15
ND1L329 = ( ND1_R_ctrl_logic & ( (!ND1_R_ctrl_shift_rot & (ND1L372)) # (ND1_R_ctrl_shift_rot & ((ND1L428Q))) ) ) # ( !ND1_R_ctrl_logic & ( (!ND1_R_ctrl_shift_rot & (ND1L170)) # (ND1_R_ctrl_shift_rot & ((ND1L428Q))) ) );


--TC1_src_data[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25] at LABCELL_X16_Y8_N30
TC1_src_data[25] = ( TC1L47 & ( AC5L1 & ( (((WB4_av_readdata_pre[25] & AC4L1)) # (T1_avalon_readdata[9])) # (UF1_q_a[25]) ) ) ) # ( !TC1L47 & ( AC5L1 & ( ((WB4_av_readdata_pre[25] & AC4L1)) # (UF1_q_a[25]) ) ) ) # ( TC1L47 & ( !AC5L1 & ( ((WB4_av_readdata_pre[25] & AC4L1)) # (T1_avalon_readdata[9]) ) ) ) # ( !TC1L47 & ( !AC5L1 & ( (WB4_av_readdata_pre[25] & AC4L1) ) ) );


--ND1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~26 at MLABCELL_X15_Y10_N30
ND1L332 = ( ND1L375 & ( ND1L432Q & ( ((ND1_R_ctrl_logic) # (ND1_R_ctrl_shift_rot)) # (ND1L174) ) ) ) # ( !ND1L375 & ( ND1L432Q & ( ((ND1L174 & !ND1_R_ctrl_logic)) # (ND1_R_ctrl_shift_rot) ) ) ) # ( ND1L375 & ( !ND1L432Q & ( (!ND1_R_ctrl_shift_rot & ((ND1_R_ctrl_logic) # (ND1L174))) ) ) ) # ( !ND1L375 & ( !ND1L432Q & ( (ND1L174 & (!ND1_R_ctrl_shift_rot & !ND1_R_ctrl_logic)) ) ) );


--TC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24]~22 at LABCELL_X13_Y8_N42
TC1L34 = (!TC1L45 & ((!AC4L1) # (!WB4_av_readdata_pre[24])));


--TC1_src_data[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24] at LABCELL_X16_Y8_N12
TC1_src_data[24] = ( TC1L47 & ( TC1L34 & ( ((AC5L1 & UF1_q_a[24])) # (T1_avalon_readdata[8]) ) ) ) # ( !TC1L47 & ( TC1L34 & ( (AC5L1 & UF1_q_a[24]) ) ) ) # ( TC1L47 & ( !TC1L34 ) ) # ( !TC1L47 & ( !TC1L34 ) );


--ND1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~27 at MLABCELL_X15_Y10_N48
ND1L331 = ( ND1_R_ctrl_logic & ( (!ND1_R_ctrl_shift_rot & (ND1L374)) # (ND1_R_ctrl_shift_rot & ((ND1_E_shift_rot_result[24]))) ) ) # ( !ND1_R_ctrl_logic & ( (!ND1_R_ctrl_shift_rot & ((ND1L178))) # (ND1_R_ctrl_shift_rot & (ND1_E_shift_rot_result[24])) ) );


--TC1_src_data[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[27] at LABCELL_X16_Y8_N18
TC1_src_data[27] = ( TC1L47 & ( UF1_q_a[27] & ( (((AC4L1 & WB4_av_readdata_pre[27])) # (T1L67Q)) # (AC5L1) ) ) ) # ( !TC1L47 & ( UF1_q_a[27] & ( ((AC4L1 & WB4_av_readdata_pre[27])) # (AC5L1) ) ) ) # ( TC1L47 & ( !UF1_q_a[27] & ( ((AC4L1 & WB4_av_readdata_pre[27])) # (T1L67Q) ) ) ) # ( !TC1L47 & ( !UF1_q_a[27] & ( (AC4L1 & WB4_av_readdata_pre[27]) ) ) );


--ND1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~28 at MLABCELL_X15_Y10_N42
ND1L334 = ( ND1L377 & ( ND1_R_ctrl_logic & ( (!ND1_R_ctrl_shift_rot) # (ND1L435Q) ) ) ) # ( !ND1L377 & ( ND1_R_ctrl_logic & ( (ND1L435Q & ND1_R_ctrl_shift_rot) ) ) ) # ( ND1L377 & ( !ND1_R_ctrl_logic & ( (!ND1_R_ctrl_shift_rot & (ND1L182)) # (ND1_R_ctrl_shift_rot & ((ND1L435Q))) ) ) ) # ( !ND1L377 & ( !ND1_R_ctrl_logic & ( (!ND1_R_ctrl_shift_rot & (ND1L182)) # (ND1_R_ctrl_shift_rot & ((ND1L435Q))) ) ) );


--TC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26]~23 at LABCELL_X16_Y8_N51
TC1L37 = (!TC1L45 & ((!AC4L1) # (!WB4_av_readdata_pre[26])));


--TC1_src_data[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26] at LABCELL_X16_Y8_N36
TC1_src_data[26] = ( TC1L37 & ( (!UF1_q_a[26] & (((T1_avalon_readdata[10] & TC1L47)))) # (UF1_q_a[26] & (((T1_avalon_readdata[10] & TC1L47)) # (AC5L1))) ) ) # ( !TC1L37 );


--ND1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~29 at MLABCELL_X15_Y10_N24
ND1L333 = ( ND1L186 & ( (!ND1_R_ctrl_shift_rot & (((!ND1_R_ctrl_logic)) # (ND1L376))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[26])))) ) ) # ( !ND1L186 & ( (!ND1_R_ctrl_shift_rot & (ND1L376 & (ND1_R_ctrl_logic))) # (ND1_R_ctrl_shift_rot & (((ND1_E_shift_rot_result[26])))) ) );


--TC1_src_data[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[31] at LABCELL_X16_Y8_N54
TC1_src_data[31] = ( UF1_q_a[31] & ( WB4L35Q & ( (((T1_avalon_readdata[15] & TC1L47)) # (AC5L1)) # (AC4L1) ) ) ) # ( !UF1_q_a[31] & ( WB4L35Q & ( ((T1_avalon_readdata[15] & TC1L47)) # (AC4L1) ) ) ) # ( UF1_q_a[31] & ( !WB4L35Q & ( ((T1_avalon_readdata[15] & TC1L47)) # (AC5L1) ) ) ) # ( !UF1_q_a[31] & ( !WB4L35Q & ( (T1_avalon_readdata[15] & TC1L47) ) ) );


--ND1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~30 at LABCELL_X11_Y12_N51
ND1L338 = ( ND1_R_ctrl_logic & ( ND1L381 & ( (!ND1_R_ctrl_shift_rot) # (ND1L442Q) ) ) ) # ( !ND1_R_ctrl_logic & ( ND1L381 & ( (!ND1_R_ctrl_shift_rot & ((ND1L130))) # (ND1_R_ctrl_shift_rot & (ND1L442Q)) ) ) ) # ( ND1_R_ctrl_logic & ( !ND1L381 & ( (ND1L442Q & ND1_R_ctrl_shift_rot) ) ) ) # ( !ND1_R_ctrl_logic & ( !ND1L381 & ( (!ND1_R_ctrl_shift_rot & ((ND1L130))) # (ND1_R_ctrl_shift_rot & (ND1L442Q)) ) ) );


--TC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29]~24 at LABCELL_X11_Y8_N18
TC1L41 = ( WB4_av_readdata_pre[29] & ( (!TC1L45 & !AC4L1) ) ) # ( !WB4_av_readdata_pre[29] & ( !TC1L45 ) );


--TC1_src_data[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29] at LABCELL_X16_Y8_N24
TC1_src_data[29] = ( AC5L1 & ( (!TC1L41) # (((T1_avalon_readdata[13] & TC1L47)) # (UF1_q_a[29])) ) ) # ( !AC5L1 & ( (!TC1L41) # ((T1_avalon_readdata[13] & TC1L47)) ) );


--ND1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~31 at MLABCELL_X15_Y11_N42
ND1L336 = ( ND1L142 & ( ND1L439Q & ( (!ND1_R_ctrl_logic) # ((ND1_R_ctrl_shift_rot) # (ND1L379)) ) ) ) # ( !ND1L142 & ( ND1L439Q & ( ((ND1_R_ctrl_logic & ND1L379)) # (ND1_R_ctrl_shift_rot) ) ) ) # ( ND1L142 & ( !ND1L439Q & ( (!ND1_R_ctrl_shift_rot & ((!ND1_R_ctrl_logic) # (ND1L379))) ) ) ) # ( !ND1L142 & ( !ND1L439Q & ( (ND1_R_ctrl_logic & (ND1L379 & !ND1_R_ctrl_shift_rot)) ) ) );


--TC1_src_data[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[28] at MLABCELL_X15_Y6_N36
TC1_src_data[28] = ( WB4_av_readdata_pre[28] & ( TC1L47 & ( (((AC5L1 & UF1_q_a[28])) # (AC4L1)) # (T1_avalon_readdata[12]) ) ) ) # ( !WB4_av_readdata_pre[28] & ( TC1L47 & ( ((AC5L1 & UF1_q_a[28])) # (T1_avalon_readdata[12]) ) ) ) # ( WB4_av_readdata_pre[28] & ( !TC1L47 & ( ((AC5L1 & UF1_q_a[28])) # (AC4L1) ) ) ) # ( !WB4_av_readdata_pre[28] & ( !TC1L47 & ( (AC5L1 & UF1_q_a[28]) ) ) );


--ND1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~32 at LABCELL_X11_Y12_N6
ND1L335 = ( ND1_R_ctrl_logic & ( ND1L437Q & ( (ND1L378) # (ND1_R_ctrl_shift_rot) ) ) ) # ( !ND1_R_ctrl_logic & ( ND1L437Q & ( (ND1_R_ctrl_shift_rot) # (ND1L190) ) ) ) # ( ND1_R_ctrl_logic & ( !ND1L437Q & ( (!ND1_R_ctrl_shift_rot & ND1L378) ) ) ) # ( !ND1_R_ctrl_logic & ( !ND1L437Q & ( (ND1L190 & !ND1_R_ctrl_shift_rot) ) ) );


--GE1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X2_Y5_N7
--register power-up is low

GE1_MonDReg[8] = DFFEAS(GE1L124, GLOBAL(A1L23),  ,  , GE1L53,  ,  ,  ,  );


--KE1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at LABCELL_X1_Y5_N0
KE1L90 = ( XD1_break_readreg[8] & ( (!HE1L3 & (((GE1_MonDReg[8])) # (P1_irf_reg[3][1]))) # (HE1L3 & (((KE1_sr[10])))) ) ) # ( !XD1_break_readreg[8] & ( (!HE1L3 & (!P1_irf_reg[3][1] & ((GE1_MonDReg[8])))) # (HE1L3 & (((KE1_sr[10])))) ) );


--JE1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X1_Y5_N40
--register power-up is low

JE1_jdo[10] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[10],  ,  , VCC);


--RD1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X4_Y8_N17
--register power-up is low

RD1_writedata[6] = DFFEAS(CC2L43, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20 at LABCELL_X4_Y8_N12
GE1L161 = ( RD1_writedata[6] & ( (!GE1_jtag_ram_access) # (GE1_MonDReg[6]) ) ) # ( !RD1_writedata[6] & ( (GE1_jtag_ram_access & GE1_MonDReg[6]) ) );


--VB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~15 at LABCELL_X19_Y8_N30
VB1L34 = ((VC2L15 & T1L50Q)) # (VB1_data_reg[1]);


--GE1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 at LABCELL_X2_Y5_N12
GE1L123 = ( JE1_take_action_ocimem_b & ( TE1_q_a[18] & ( ((!GE1_MonAReg[2] & GE1L128)) # (GE1_jtag_ram_rd_d1) ) ) ) # ( !JE1_take_action_ocimem_b & ( TE1_q_a[18] & ( JE1_jdo[21] ) ) ) # ( JE1_take_action_ocimem_b & ( !TE1_q_a[18] & ( (!GE1_MonAReg[2] & (GE1L128 & !GE1_jtag_ram_rd_d1)) ) ) ) # ( !JE1_take_action_ocimem_b & ( !TE1_q_a[18] & ( JE1_jdo[21] ) ) );


--RD1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X6_Y8_N38
--register power-up is low

RD1_writedata[17] = DFFEAS(CC2L44, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21 at MLABCELL_X3_Y6_N51
GE1L172 = (!GE1_jtag_ram_access & (RD1_writedata[17])) # (GE1_jtag_ram_access & ((GE1_MonDReg[17])));


--KE1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at MLABCELL_X3_Y5_N39
KE1L91 = ( KE1_sr[17] & ( ((!P1_irf_reg[3][1] & ((GE1_MonDReg[15]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[15]))) # (HE1L3) ) ) # ( !KE1_sr[17] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & ((GE1_MonDReg[15]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[15])))) ) );


--CC2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~15 at MLABCELL_X6_Y8_N12
CC2L37 = (ND1_d_writedata[26] & CC2_saved_grant[0]);


--CC2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~16 at MLABCELL_X6_Y8_N54
CC2L38 = (ND1_d_writedata[27] & CC2_saved_grant[0]);


--CC2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~17 at LABCELL_X4_Y8_N42
CC2L39 = ( CC2_saved_grant[0] & ( ND1_d_writedata[28] ) );


--CC2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~18 at MLABCELL_X8_Y7_N42
CC2L40 = ( CC2_saved_grant[0] & ( ND1_d_writedata[29] ) );


--CC2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~19 at MLABCELL_X8_Y7_N12
CC2L41 = ( CC2_saved_grant[0] & ( ND1_d_writedata[30] ) );


--CC2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~20 at LABCELL_X10_Y7_N48
CC2L42 = (CC2_saved_grant[0] & ND1_d_writedata[31]);


--RD1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X4_Y9_N52
--register power-up is low

RD1_writedata[8] = DFFEAS(CC2L45, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~22 at MLABCELL_X3_Y6_N15
GE1L163 = ( RD1_writedata[8] & ( GE1_MonDReg[8] ) ) # ( !RD1_writedata[8] & ( GE1_MonDReg[8] & ( GE1_jtag_ram_access ) ) ) # ( RD1_writedata[8] & ( !GE1_MonDReg[8] & ( !GE1_jtag_ram_access ) ) );


--RD1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X4_Y6_N47
--register power-up is low

RD1_writedata[9] = DFFEAS(CC2L46, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~23 at LABCELL_X4_Y6_N51
GE1L164 = (!GE1_jtag_ram_access & (RD1_writedata[9])) # (GE1_jtag_ram_access & ((GE1_MonDReg[9])));


--RD1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X9_Y5_N19
--register power-up is low

RD1_writedata[10] = DFFEAS(CC2L47, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24 at MLABCELL_X6_Y6_N0
GE1L165 = ( GE1_jtag_ram_access & ( GE1_MonDReg[10] ) ) # ( !GE1_jtag_ram_access & ( RD1_writedata[10] ) );


--RD1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X4_Y8_N58
--register power-up is low

RD1_writedata[7] = DFFEAS(CC2L48, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~25 at LABCELL_X4_Y8_N54
GE1L162 = ( RD1_writedata[7] & ( (!GE1_jtag_ram_access) # (GE1_MonDReg[7]) ) ) # ( !RD1_writedata[7] & ( (GE1_MonDReg[7] & GE1_jtag_ram_access) ) );


--EB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X1_Y3_N54
EB1L22 = AMPP_FUNCTION(!R1_state[8], !P1_irf_reg[1][0], !EB1_jupdate, !P1_virtual_ir_scan_reg, !J1_splitter_nodes_receive_0[3]);


--KE1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X1_Y6_N48
KE1L92 = ( XD1_break_readreg[22] & ( (!HE1L3 & (((GE1_MonDReg[22])) # (P1_irf_reg[3][1]))) # (HE1L3 & (((KE1_sr[24])))) ) ) # ( !XD1_break_readreg[22] & ( (!HE1L3 & (!P1_irf_reg[3][1] & ((GE1_MonDReg[22])))) # (HE1L3 & (((KE1_sr[24])))) ) );


--RD1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X2_Y8_N29
--register power-up is low

RD1_writedata[20] = DFFEAS(CC2L49, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~26 at LABCELL_X2_Y8_N24
GE1L175 = ( GE1_MonDReg[20] & ( (GE1_jtag_ram_access) # (RD1_writedata[20]) ) ) # ( !GE1_MonDReg[20] & ( (RD1_writedata[20] & !GE1_jtag_ram_access) ) );


--RD1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X3_Y6_N59
--register power-up is low

RD1_writedata[19] = DFFEAS(CC2L50, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~27 at MLABCELL_X3_Y6_N54
GE1L174 = (!GE1_jtag_ram_access & ((RD1_writedata[19]))) # (GE1_jtag_ram_access & (GE1_MonDReg[19]));


--KE1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X3_Y5_N44
--register power-up is low

KE1_sr[15] = DFFEAS(KE1L96, A1L5,  ,  ,  ,  ,  ,  ,  );


--CC4L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~14 at MLABCELL_X21_Y3_N12
CC4L37 = ( UE1_d_writedata[25] & ( CC4_saved_grant[0] ) );


--EB2_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X1_Y2_N1
--register power-up is low

EB2_wdata[0] = AMPP_FUNCTION(A1L5, A1L6, !P1_clr_reg, GND, EB2L106);


--UE1L349 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X30_Y7_N36
UE1L349 = ( !UE1L577 & ( (!UE1L578 & ((!UE1L575) # ((!UE1L596 & !UE1L594)))) ) );


--UE1L350 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X30_Y7_N42
UE1L350 = ( UE1L589 & ( UE1_R_valid ) ) # ( !UE1L589 & ( (UE1_R_valid & ((!UE1L349) # (UE1L583))) ) );


--UE1L330 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[22]~18 at LABCELL_X36_Y5_N21
UE1L330 = ( UE1L146 & ( (!UE1L715Q & ((!UE1_R_ctrl_logic) # ((UE1L373)))) # (UE1L715Q & (((UE1_E_shift_rot_result[22])))) ) ) # ( !UE1L146 & ( (!UE1L715Q & (UE1_R_ctrl_logic & ((UE1L373)))) # (UE1L715Q & (((UE1_E_shift_rot_result[22])))) ) );


--UE1L327 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[19]~19 at LABCELL_X36_Y5_N51
UE1L327 = ( UE1L370 & ( (!UE1L715Q & (((UE1L150)) # (UE1_R_ctrl_logic))) # (UE1L715Q & (((UE1_E_shift_rot_result[19])))) ) ) # ( !UE1L370 & ( (!UE1L715Q & (!UE1_R_ctrl_logic & ((UE1L150)))) # (UE1L715Q & (((UE1_E_shift_rot_result[19])))) ) );


--UE1L326 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[18]~20 at LABCELL_X36_Y5_N6
UE1L326 = ( UE1L369 & ( (!UE1L715Q & (((UE1L154)) # (UE1_R_ctrl_logic))) # (UE1L715Q & (((UE1_E_shift_rot_result[18])))) ) ) # ( !UE1L369 & ( (!UE1L715Q & (!UE1_R_ctrl_logic & ((UE1L154)))) # (UE1L715Q & (((UE1_E_shift_rot_result[18])))) ) );


--UE1L325 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[17]~21 at MLABCELL_X39_Y7_N6
UE1L325 = ( UE1_R_ctrl_logic & ( UE1L422Q & ( (UE1L715Q) # (UE1L368) ) ) ) # ( !UE1_R_ctrl_logic & ( UE1L422Q & ( (UE1L715Q) # (UE1L158) ) ) ) # ( UE1_R_ctrl_logic & ( !UE1L422Q & ( (UE1L368 & !UE1L715Q) ) ) ) # ( !UE1_R_ctrl_logic & ( !UE1L422Q & ( (UE1L158 & !UE1L715Q) ) ) );


--UE1L329 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[21]~22 at LABCELL_X36_Y5_N0
UE1L329 = ( UE1_E_shift_rot_result[21] & ( UE1L372 & ( ((UE1L162) # (UE1L715Q)) # (UE1_R_ctrl_logic) ) ) ) # ( !UE1_E_shift_rot_result[21] & ( UE1L372 & ( (!UE1L715Q & ((UE1L162) # (UE1_R_ctrl_logic))) ) ) ) # ( UE1_E_shift_rot_result[21] & ( !UE1L372 & ( ((!UE1_R_ctrl_logic & UE1L162)) # (UE1L715Q) ) ) ) # ( !UE1_E_shift_rot_result[21] & ( !UE1L372 & ( (!UE1_R_ctrl_logic & (!UE1L715Q & UE1L162)) ) ) );


--UE1L331 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[23]~23 at LABCELL_X36_Y5_N33
UE1L331 = ( UE1_R_ctrl_logic & ( UE1L166 & ( (!UE1L715Q & ((UE1L374))) # (UE1L715Q & (UE1_E_shift_rot_result[23])) ) ) ) # ( !UE1_R_ctrl_logic & ( UE1L166 & ( (!UE1L715Q) # (UE1_E_shift_rot_result[23]) ) ) ) # ( UE1_R_ctrl_logic & ( !UE1L166 & ( (!UE1L715Q & ((UE1L374))) # (UE1L715Q & (UE1_E_shift_rot_result[23])) ) ) ) # ( !UE1_R_ctrl_logic & ( !UE1L166 & ( (UE1_E_shift_rot_result[23] & UE1L715Q) ) ) );


--UE1L328 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[20]~24 at LABCELL_X36_Y5_N18
UE1L328 = ( UE1L170 & ( (!UE1L715Q & ((!UE1_R_ctrl_logic) # ((UE1L371)))) # (UE1L715Q & (((UE1_E_shift_rot_result[20])))) ) ) # ( !UE1L170 & ( (!UE1L715Q & (UE1_R_ctrl_logic & (UE1L371))) # (UE1L715Q & (((UE1_E_shift_rot_result[20])))) ) );


--TC2_src_data[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[25] at LABCELL_X29_Y5_N48
TC2_src_data[25] = ( WB8_av_readdata_pre[25] & ( VF1_q_a[25] & ( (((T2_avalon_readdata[9] & TC2L47)) # (AC6L1)) # (AC7L1) ) ) ) # ( !WB8_av_readdata_pre[25] & ( VF1_q_a[25] & ( ((T2_avalon_readdata[9] & TC2L47)) # (AC7L1) ) ) ) # ( WB8_av_readdata_pre[25] & ( !VF1_q_a[25] & ( ((T2_avalon_readdata[9] & TC2L47)) # (AC6L1) ) ) ) # ( !WB8_av_readdata_pre[25] & ( !VF1_q_a[25] & ( (T2_avalon_readdata[9] & TC2L47) ) ) );


--UE1L333 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[25]~25 at LABCELL_X36_Y5_N36
UE1L333 = ( UE1_E_shift_rot_result[25] & ( UE1L174 & ( (!UE1_R_ctrl_logic) # ((UE1L376) # (UE1L715Q)) ) ) ) # ( !UE1_E_shift_rot_result[25] & ( UE1L174 & ( (!UE1L715Q & ((!UE1_R_ctrl_logic) # (UE1L376))) ) ) ) # ( UE1_E_shift_rot_result[25] & ( !UE1L174 & ( ((UE1_R_ctrl_logic & UE1L376)) # (UE1L715Q) ) ) ) # ( !UE1_E_shift_rot_result[25] & ( !UE1L174 & ( (UE1_R_ctrl_logic & (!UE1L715Q & UE1L376)) ) ) );


--TC2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[24]~21 at MLABCELL_X25_Y3_N33
TC2L34 = ( !TC2L45 & ( (!AC6L1) # (!WB8_av_readdata_pre[24]) ) );


--TC2_src_data[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[24] at LABCELL_X29_Y5_N6
TC2_src_data[24] = ( TC2L34 & ( (!VF1_q_a[24] & (T2L60Q & (TC2L47))) # (VF1_q_a[24] & (((T2L60Q & TC2L47)) # (AC7L1))) ) ) # ( !TC2L34 );


--UE1L332 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[24]~26 at LABCELL_X36_Y5_N48
UE1L332 = ( UE1L375 & ( (!UE1L715Q & (((UE1L178)) # (UE1_R_ctrl_logic))) # (UE1L715Q & (((UE1L431Q)))) ) ) # ( !UE1L375 & ( (!UE1L715Q & (!UE1_R_ctrl_logic & (UE1L178))) # (UE1L715Q & (((UE1L431Q)))) ) );


--TC2_src_data[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[27] at LABCELL_X29_Y5_N36
TC2_src_data[27] = ( WB8L33Q & ( VF1_q_a[27] & ( (((TC2L47 & T2_avalon_readdata[11])) # (AC6L1)) # (AC7L1) ) ) ) # ( !WB8L33Q & ( VF1_q_a[27] & ( ((TC2L47 & T2_avalon_readdata[11])) # (AC7L1) ) ) ) # ( WB8L33Q & ( !VF1_q_a[27] & ( ((TC2L47 & T2_avalon_readdata[11])) # (AC6L1) ) ) ) # ( !WB8L33Q & ( !VF1_q_a[27] & ( (TC2L47 & T2_avalon_readdata[11]) ) ) );


--UE1L335 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[27]~27 at LABCELL_X36_Y5_N57
UE1L335 = ( UE1_E_shift_rot_result[27] & ( UE1L378 & ( ((UE1L715Q) # (UE1L182)) # (UE1_R_ctrl_logic) ) ) ) # ( !UE1_E_shift_rot_result[27] & ( UE1L378 & ( (!UE1L715Q & ((UE1L182) # (UE1_R_ctrl_logic))) ) ) ) # ( UE1_E_shift_rot_result[27] & ( !UE1L378 & ( ((!UE1_R_ctrl_logic & UE1L182)) # (UE1L715Q) ) ) ) # ( !UE1_E_shift_rot_result[27] & ( !UE1L378 & ( (!UE1_R_ctrl_logic & (UE1L182 & !UE1L715Q)) ) ) );


--TC2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[26]~22 at LABCELL_X31_Y5_N12
TC2L37 = ( WB8_av_readdata_pre[26] & ( !TC2L45 & ( !AC6L1 ) ) ) # ( !WB8_av_readdata_pre[26] & ( !TC2L45 ) );


--TC2_src_data[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[26] at LABCELL_X29_Y5_N42
TC2_src_data[26] = ( T2_avalon_readdata[10] & ( TC2L37 & ( ((VF1_q_a[26] & AC7L1)) # (TC2L47) ) ) ) # ( !T2_avalon_readdata[10] & ( TC2L37 & ( (VF1_q_a[26] & AC7L1) ) ) ) # ( T2_avalon_readdata[10] & ( !TC2L37 ) ) # ( !T2_avalon_readdata[10] & ( !TC2L37 ) );


--UE1L334 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[26]~28 at LABCELL_X36_Y5_N12
UE1L334 = ( UE1_E_shift_rot_result[26] & ( ((!UE1_R_ctrl_logic & ((UE1L186))) # (UE1_R_ctrl_logic & (UE1L377))) # (UE1L715Q) ) ) # ( !UE1_E_shift_rot_result[26] & ( (!UE1L715Q & ((!UE1_R_ctrl_logic & ((UE1L186))) # (UE1_R_ctrl_logic & (UE1L377)))) ) );


--TC2_src_data[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[31] at LABCELL_X29_Y5_N12
TC2_src_data[31] = ( WB8_av_readdata_pre[31] & ( AC6L1 ) ) # ( !WB8_av_readdata_pre[31] & ( AC6L1 & ( (!TC2L47 & (VF1_q_a[31] & ((AC7L1)))) # (TC2L47 & (((VF1_q_a[31] & AC7L1)) # (T2_avalon_readdata[15]))) ) ) ) # ( WB8_av_readdata_pre[31] & ( !AC6L1 & ( (!TC2L47 & (VF1_q_a[31] & ((AC7L1)))) # (TC2L47 & (((VF1_q_a[31] & AC7L1)) # (T2_avalon_readdata[15]))) ) ) ) # ( !WB8_av_readdata_pre[31] & ( !AC6L1 & ( (!TC2L47 & (VF1_q_a[31] & ((AC7L1)))) # (TC2L47 & (((VF1_q_a[31] & AC7L1)) # (T2_avalon_readdata[15]))) ) ) );


--UE1L339 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[31]~29 at MLABCELL_X39_Y7_N27
UE1L339 = ( UE1L382 & ( UE1L441Q & ( ((UE1_R_ctrl_logic) # (UE1L130)) # (UE1L715Q) ) ) ) # ( !UE1L382 & ( UE1L441Q & ( ((UE1L130 & !UE1_R_ctrl_logic)) # (UE1L715Q) ) ) ) # ( UE1L382 & ( !UE1L441Q & ( (!UE1L715Q & ((UE1_R_ctrl_logic) # (UE1L130))) ) ) ) # ( !UE1L382 & ( !UE1L441Q & ( (!UE1L715Q & (UE1L130 & !UE1_R_ctrl_logic)) ) ) );


--TC2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[30]~23 at LABCELL_X30_Y5_N12
TC2L43 = ( WB8_av_readdata_pre[30] & ( !TC2L45 & ( !AC6L1 ) ) ) # ( !WB8_av_readdata_pre[30] & ( !TC2L45 ) );


--TC2_src_data[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[30] at LABCELL_X29_Y5_N54
TC2_src_data[30] = ( TC2L43 & ( (!T2_avalon_readdata[14] & (VF1_q_a[30] & ((AC7L1)))) # (T2_avalon_readdata[14] & (((VF1_q_a[30] & AC7L1)) # (TC2L47))) ) ) # ( !TC2L43 );


--UE1L338 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[30]~30 at MLABCELL_X39_Y7_N54
UE1L338 = ( UE1L134 & ( UE1L715Q & ( UE1_E_shift_rot_result[30] ) ) ) # ( !UE1L134 & ( UE1L715Q & ( UE1_E_shift_rot_result[30] ) ) ) # ( UE1L134 & ( !UE1L715Q & ( (!UE1_R_ctrl_logic) # (UE1L381) ) ) ) # ( !UE1L134 & ( !UE1L715Q & ( (UE1_R_ctrl_logic & UE1L381) ) ) );


--TC2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[29]~24 at LABCELL_X30_Y5_N30
TC2L41 = (!TC2L45 & ((!AC6L1) # (!WB8_av_readdata_pre[29])));


--TC2_src_data[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[29] at LABCELL_X29_Y5_N24
TC2_src_data[29] = ( AC7L1 & ( (!TC2L41) # (((T2_avalon_readdata[13] & TC2L47)) # (VF1_q_a[29])) ) ) # ( !AC7L1 & ( (!TC2L41) # ((T2_avalon_readdata[13] & TC2L47)) ) );


--UE1L337 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[29]~31 at MLABCELL_X39_Y7_N51
UE1L337 = ( UE1L142 & ( UE1L380 & ( (!UE1L715Q) # (UE1L438Q) ) ) ) # ( !UE1L142 & ( UE1L380 & ( (!UE1L715Q & ((UE1_R_ctrl_logic))) # (UE1L715Q & (UE1L438Q)) ) ) ) # ( UE1L142 & ( !UE1L380 & ( (!UE1L715Q & ((!UE1_R_ctrl_logic))) # (UE1L715Q & (UE1L438Q)) ) ) ) # ( !UE1L142 & ( !UE1L380 & ( (UE1L715Q & UE1L438Q) ) ) );


--TC2_src_data[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[28] at LABCELL_X29_Y5_N30
TC2_src_data[28] = ( T2L65Q & ( TC2L47 ) ) # ( !T2L65Q & ( TC2L47 & ( (!VF1_q_a[28] & (((WB8L35Q & AC6L1)))) # (VF1_q_a[28] & (((WB8L35Q & AC6L1)) # (AC7L1))) ) ) ) # ( T2L65Q & ( !TC2L47 & ( (!VF1_q_a[28] & (((WB8L35Q & AC6L1)))) # (VF1_q_a[28] & (((WB8L35Q & AC6L1)) # (AC7L1))) ) ) ) # ( !T2L65Q & ( !TC2L47 & ( (!VF1_q_a[28] & (((WB8L35Q & AC6L1)))) # (VF1_q_a[28] & (((WB8L35Q & AC6L1)) # (AC7L1))) ) ) );


--UE1L336 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[28]~32 at MLABCELL_X39_Y7_N42
UE1L336 = ( UE1L379 & ( UE1_E_shift_rot_result[28] & ( ((UE1L715Q) # (UE1L190)) # (UE1_R_ctrl_logic) ) ) ) # ( !UE1L379 & ( UE1_E_shift_rot_result[28] & ( ((!UE1_R_ctrl_logic & UE1L190)) # (UE1L715Q) ) ) ) # ( UE1L379 & ( !UE1_E_shift_rot_result[28] & ( (!UE1L715Q & ((UE1L190) # (UE1_R_ctrl_logic))) ) ) ) # ( !UE1L379 & ( !UE1_E_shift_rot_result[28] & ( (!UE1_R_ctrl_logic & (UE1L190 & !UE1L715Q)) ) ) );


--LF1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[8] at FF_X18_Y3_N1
--register power-up is low

LF1_MonDReg[8] = DFFEAS(LF1L118, GLOBAL(A1L23),  ,  , LF1L51,  ,  ,  ,  );


--NF1L89 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~45 at LABCELL_X7_Y3_N9
NF1L89 = ( BF1_break_readreg[8] & ( (!HE2L3 & (((LF1_MonDReg[8])) # (P1_irf_reg[4][1]))) # (HE2L3 & (((NF1_sr[10])))) ) ) # ( !BF1_break_readreg[8] & ( (!HE2L3 & (!P1_irf_reg[4][1] & (LF1_MonDReg[8]))) # (HE2L3 & (((NF1_sr[10])))) ) );


--MF1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[10] at FF_X13_Y3_N40
--register power-up is low

MF1_jdo[10] = DFFEAS(MF1L23, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--XE1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[6] at FF_X24_Y3_N50
--register power-up is low

XE1_writedata[6] = DFFEAS(CC4L44, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L154 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[6]~20 at LABCELL_X24_Y3_N51
LF1L154 = ( XE1_writedata[6] & ( (!LF1_jtag_ram_access) # (LF1_MonDReg[6]) ) ) # ( !XE1_writedata[6] & ( (LF1_MonDReg[6] & LF1_jtag_ram_access) ) );


--VB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~15 at LABCELL_X16_Y2_N6
VB2L35 = ((T2_avalon_readdata[1] & VC7L15)) # (VB2_data_reg[1]);


--LF1L117 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~8 at LABCELL_X18_Y3_N18
LF1L117 = ( LF1L122 & ( LF1L40Q & ( (!MF1_take_action_ocimem_b & (MF1_jdo[21])) # (MF1_take_action_ocimem_b & (((LF1_jtag_ram_rd_d1 & TE2_q_a[18])))) ) ) ) # ( !LF1L122 & ( LF1L40Q & ( (!MF1_take_action_ocimem_b & (MF1_jdo[21])) # (MF1_take_action_ocimem_b & (((LF1_jtag_ram_rd_d1 & TE2_q_a[18])))) ) ) ) # ( LF1L122 & ( !LF1L40Q & ( (!MF1_take_action_ocimem_b & (MF1_jdo[21])) # (MF1_take_action_ocimem_b & (((!LF1_jtag_ram_rd_d1) # (TE2_q_a[18])))) ) ) ) # ( !LF1L122 & ( !LF1L40Q & ( (!MF1_take_action_ocimem_b & (MF1_jdo[21])) # (MF1_take_action_ocimem_b & (((LF1_jtag_ram_rd_d1 & TE2_q_a[18])))) ) ) );


--XE1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[17] at FF_X27_Y3_N49
--register power-up is low

XE1_writedata[17] = DFFEAS(CC4L45, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L165 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[17]~21 at LABCELL_X27_Y3_N51
LF1L165 = ( LF1_MonDReg[17] & ( (LF1_jtag_ram_access) # (XE1_writedata[17]) ) ) # ( !LF1_MonDReg[17] & ( (XE1_writedata[17] & !LF1_jtag_ram_access) ) );


--NF1L90 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~46 at LABCELL_X4_Y3_N6
NF1L90 = ( NF1_sr[17] & ( ((!P1_irf_reg[4][1] & ((LF1_MonDReg[15]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[15]))) # (HE2L3) ) ) # ( !NF1_sr[17] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & ((LF1_MonDReg[15]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[15])))) ) );


--CC4L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~15 at MLABCELL_X21_Y3_N9
CC4L38 = ( CC4_saved_grant[0] & ( UE1_d_writedata[26] ) );


--CC4L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~16 at LABCELL_X27_Y3_N6
CC4L39 = ( UE1_d_writedata[27] & ( CC4_saved_grant[0] ) );


--CC4L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~17 at LABCELL_X33_Y3_N48
CC4L40 = ( UE1_d_writedata[28] & ( CC4_saved_grant[0] ) );


--CC4L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~18 at LABCELL_X29_Y3_N0
CC4L41 = (UE1_d_writedata[29] & CC4_saved_grant[0]);


--CC4L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~19 at LABCELL_X33_Y3_N42
CC4L42 = (UE1_d_writedata[30] & CC4_saved_grant[0]);


--CC4L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~20 at LABCELL_X24_Y3_N33
CC4L43 = ( UE1_d_writedata[31] & ( CC4_saved_grant[0] ) );


--XE1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[8] at FF_X18_Y3_N8
--register power-up is low

XE1_writedata[8] = DFFEAS(CC4L46, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L156 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[8]~22 at LABCELL_X18_Y3_N9
LF1L156 = ( XE1_writedata[8] & ( (!LF1_jtag_ram_access) # (LF1_MonDReg[8]) ) ) # ( !XE1_writedata[8] & ( (LF1_MonDReg[8] & LF1_jtag_ram_access) ) );


--XE1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[9] at FF_X27_Y3_N5
--register power-up is low

XE1_writedata[9] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , CC4L47,  ,  , VCC);


--LF1L157 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[9]~23 at LABCELL_X27_Y3_N3
LF1L157 = ( LF1_MonDReg[9] & ( (XE1_writedata[9]) # (LF1_jtag_ram_access) ) ) # ( !LF1_MonDReg[9] & ( (!LF1_jtag_ram_access & XE1_writedata[9]) ) );


--XE1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[10] at FF_X36_Y3_N41
--register power-up is low

XE1_writedata[10] = DFFEAS(CC4L48, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L158 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[10]~24 at LABCELL_X36_Y3_N36
LF1L158 = ( XE1_writedata[10] & ( (!LF1_jtag_ram_access) # (LF1_MonDReg[10]) ) ) # ( !XE1_writedata[10] & ( (LF1_MonDReg[10] & LF1_jtag_ram_access) ) );


--XE1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[7] at FF_X24_Y3_N8
--register power-up is low

XE1_writedata[7] = DFFEAS(CC4L49, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L155 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[7]~25 at LABCELL_X24_Y3_N9
LF1L155 = ( XE1_writedata[7] & ( (!LF1_jtag_ram_access) # (LF1_MonDReg[7]) ) ) # ( !XE1_writedata[7] & ( (LF1_jtag_ram_access & LF1_MonDReg[7]) ) );


--EB2L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at MLABCELL_X8_Y2_N6
EB2L23 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !R1_state[8], !P1_irf_reg[2][0], !J1_splitter_nodes_receive_1[3], !EB2_jupdate);


--NF1L91 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~47 at LABCELL_X13_Y3_N0
NF1L91 = ( NF1_sr[24] & ( ((!P1_irf_reg[4][1] & (LF1_MonDReg[22])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[22])))) # (HE2L3) ) ) # ( !NF1_sr[24] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & (LF1_MonDReg[22])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[22]))))) ) );


--XE1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[20] at FF_X36_Y3_N11
--register power-up is low

XE1_writedata[20] = DFFEAS(CC4L50, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L168 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[20]~26 at LABCELL_X36_Y3_N6
LF1L168 = ( XE1_writedata[20] & ( (!LF1_jtag_ram_access) # (LF1_MonDReg[20]) ) ) # ( !XE1_writedata[20] & ( (LF1_MonDReg[20] & LF1_jtag_ram_access) ) );


--XE1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[19] at FF_X21_Y3_N5
--register power-up is low

XE1_writedata[19] = DFFEAS(CC4L51, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L167 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[19]~27 at MLABCELL_X21_Y3_N0
LF1L167 = ( LF1_jtag_ram_access & ( LF1_MonDReg[19] ) ) # ( !LF1_jtag_ram_access & ( XE1_writedata[19] ) );


--NF1_sr[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[15] at FF_X4_Y3_N20
--register power-up is low

NF1_sr[15] = DFFEAS(NF1L95, A1L5,  ,  ,  ,  ,  ,  ,  );


--T1L82 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|rw~0 at LABCELL_X17_Y9_N0
T1L82 = ( FC1L7 & ( WB2L4 & ( (!V1L63) # ((T1_WideOr0) # (EC1L11)) ) ) ) # ( !FC1L7 & ( WB2L4 ) ) # ( FC1L7 & ( !WB2L4 ) ) # ( !FC1L7 & ( !WB2L4 ) );


--T2L77 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|rw~0 at MLABCELL_X21_Y4_N36
T2L77 = ( TB7_mem_used[1] & ( T2_WideOr0 ) ) # ( !TB7_mem_used[1] & ( T2_WideOr0 ) ) # ( TB7_mem_used[1] & ( !T2_WideOr0 ) ) # ( !TB7_mem_used[1] & ( !T2_WideOr0 & ( (!EB2_rst1) # ((!V2L63) # ((!HC1L10) # (EC3L8))) ) ) );


--VB3L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[17]~1 at LABCELL_X10_Y8_N24
VB3L43 = ( ND1_d_byteenable[1] & ( (!VB3_use_reg) # (VB3_byteen_reg[1]) ) ) # ( !ND1_d_byteenable[1] & ( (VB3_byteen_reg[1] & VB3_use_reg) ) );


--VB4L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[17]~1 at LABCELL_X31_Y3_N24
VB4L42 = ( VB4_byteen_reg[1] & ( UE1_d_byteenable[1] ) ) # ( !VB4_byteen_reg[1] & ( UE1_d_byteenable[1] & ( !VB4_use_reg ) ) ) # ( VB4_byteen_reg[1] & ( !UE1_d_byteenable[1] & ( VB4_use_reg ) ) );


--VB3_address_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[2] at FF_X18_Y7_N10
--register power-up is low

VB3_address_reg[2] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_W_alu_result[2],  ,  , VCC);


--VB3L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[20]~2 at LABCELL_X17_Y8_N39
VB3L45 = ( VB3_address_reg[2] & ( (VB3_use_reg) # (ND1_W_alu_result[2]) ) ) # ( !VB3_address_reg[2] & ( (ND1_W_alu_result[2] & !VB3_use_reg) ) );


--VB4_address_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[2] at FF_X23_Y6_N23
--register power-up is low

VB4_address_reg[2] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_W_alu_result[2],  ,  , VCC);


--VB4L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[20]~2 at LABCELL_X23_Y6_N12
VB4L44 = ( UE1_W_alu_result[2] & ( (!VB4_use_reg) # (VB4_address_reg[2]) ) ) # ( !UE1_W_alu_result[2] & ( (VB4_address_reg[2] & VB4_use_reg) ) );


--VB3_address_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[3] at FF_X16_Y7_N58
--register power-up is low

VB3_address_reg[3] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_W_alu_result[3],  ,  , VCC);


--VB3L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[21]~3 at LABCELL_X16_Y7_N48
VB3L46 = ( ND1_W_alu_result[3] & ( (!VB3_use_reg) # (VB3_address_reg[3]) ) ) # ( !ND1_W_alu_result[3] & ( (VB3_use_reg & VB3_address_reg[3]) ) );


--VB4_address_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[3] at FF_X23_Y7_N53
--register power-up is low

VB4_address_reg[3] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_W_alu_result[3],  ,  , VCC);


--VB4L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[21]~3 at LABCELL_X23_Y7_N6
VB4L45 = ( VB4_address_reg[3] & ( (VB4_use_reg) # (UE1_W_alu_result[3]) ) ) # ( !VB4_address_reg[3] & ( (UE1_W_alu_result[3] & !VB4_use_reg) ) );


--VB3_address_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[4] at FF_X13_Y9_N35
--register power-up is low

VB3_address_reg[4] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_W_alu_result[4],  ,  , VCC);


--VB3L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[22]~4 at LABCELL_X13_Y9_N24
VB3L47 = ( ND1_W_alu_result[4] & ( (!VB3_use_reg) # (VB3_address_reg[4]) ) ) # ( !ND1_W_alu_result[4] & ( (VB3_use_reg & VB3_address_reg[4]) ) );


--VB4_address_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[4] at FF_X23_Y6_N35
--register power-up is low

VB4_address_reg[4] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_W_alu_result[4],  ,  , VCC);


--VB4L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[22]~4 at LABCELL_X23_Y7_N15
VB4L46 = ( VB4_address_reg[4] & ( (VB4_use_reg) # (UE1_W_alu_result[4]) ) ) # ( !VB4_address_reg[4] & ( (UE1_W_alu_result[4] & !VB4_use_reg) ) );


--VB3_address_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[5] at FF_X13_Y9_N17
--register power-up is low

VB3_address_reg[5] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_W_alu_result[5],  ,  , VCC);


--VB3L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[23]~5 at LABCELL_X13_Y9_N9
VB3L48 = ( ND1_W_alu_result[5] & ( (!VB3_use_reg) # (VB3_address_reg[5]) ) ) # ( !ND1_W_alu_result[5] & ( (VB3_use_reg & VB3_address_reg[5]) ) );


--VB4_address_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[5] at FF_X22_Y6_N17
--register power-up is low

VB4_address_reg[5] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_W_alu_result[5],  ,  , VCC);


--VB4L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[23]~5 at LABCELL_X22_Y6_N6
VB4L47 = ( VB4_address_reg[5] & ( (UE1_W_alu_result[5]) # (VB4_use_reg) ) ) # ( !VB4_address_reg[5] & ( (!VB4_use_reg & UE1_W_alu_result[5]) ) );


--VB3_address_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[6] at FF_X18_Y7_N32
--register power-up is low

VB3_address_reg[6] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_W_alu_result[6],  ,  , VCC);


--VB3L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[24]~6 at LABCELL_X18_Y7_N30
VB3L49 = ( VB3_address_reg[6] & ( (ND1_W_alu_result[6]) # (VB3_use_reg) ) ) # ( !VB3_address_reg[6] & ( (!VB3_use_reg & ND1_W_alu_result[6]) ) );


--VB4_address_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[6] at FF_X23_Y6_N58
--register power-up is low

VB4_address_reg[6] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_W_alu_result[6],  ,  , VCC);


--VB4L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[24]~6 at LABCELL_X23_Y6_N9
VB4L48 = ( VB4_address_reg[6] & ( (UE1_W_alu_result[6]) # (VB4_use_reg) ) ) # ( !VB4_address_reg[6] & ( (!VB4_use_reg & UE1_W_alu_result[6]) ) );


--VB3_address_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[7] at FF_X13_Y9_N56
--register power-up is low

VB3_address_reg[7] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_W_alu_result[7],  ,  , VCC);


--VB3L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[25]~7 at LABCELL_X13_Y9_N51
VB3L50 = ( ND1_W_alu_result[7] & ( (!VB3_use_reg) # (VB3_address_reg[7]) ) ) # ( !ND1_W_alu_result[7] & ( (VB3_use_reg & VB3_address_reg[7]) ) );


--VB4_address_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[7] at FF_X22_Y6_N35
--register power-up is low

VB4_address_reg[7] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_W_alu_result[7],  ,  , VCC);


--VB4L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[25]~7 at LABCELL_X22_Y6_N51
VB4L49 = ( VB4_address_reg[7] & ( (UE1_W_alu_result[7]) # (VB4_use_reg) ) ) # ( !VB4_address_reg[7] & ( (!VB4_use_reg & UE1_W_alu_result[7]) ) );


--VB3_address_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[8] at FF_X13_Y9_N38
--register power-up is low

VB3_address_reg[8] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_W_alu_result[8],  ,  , VCC);


--VB3L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[26]~8 at LABCELL_X13_Y9_N6
VB3L51 = ( ND1_W_alu_result[8] & ( (!VB3_use_reg) # (VB3_address_reg[8]) ) ) # ( !ND1_W_alu_result[8] & ( (VB3_use_reg & VB3_address_reg[8]) ) );


--VB4_address_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[8] at FF_X22_Y6_N46
--register power-up is low

VB4_address_reg[8] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_W_alu_result[8],  ,  , VCC);


--VB4L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[26]~8 at LABCELL_X22_Y6_N48
VB4L50 = ( UE1_W_alu_result[8] & ( (!VB4_use_reg) # (VB4_address_reg[8]) ) ) # ( !UE1_W_alu_result[8] & ( (VB4_use_reg & VB4_address_reg[8]) ) );


--VB3_address_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[9] at FF_X13_Y9_N32
--register power-up is low

VB3_address_reg[9] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_W_alu_result[9],  ,  , VCC);


--VB3L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[27]~9 at LABCELL_X13_Y9_N27
VB3L52 = ( VB3_address_reg[9] & ( (ND1_W_alu_result[9]) # (VB3_use_reg) ) ) # ( !VB3_address_reg[9] & ( (!VB3_use_reg & ND1_W_alu_result[9]) ) );


--VB4_address_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[9] at FF_X24_Y6_N26
--register power-up is low

VB4_address_reg[9] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_W_alu_result[9],  ,  , VCC);


--VB4L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[27]~9 at LABCELL_X24_Y6_N36
VB4L51 = ( VB4_address_reg[9] & ( (UE1_W_alu_result[9]) # (VB4_use_reg) ) ) # ( !VB4_address_reg[9] & ( (!VB4_use_reg & UE1_W_alu_result[9]) ) );


--VB3_address_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[10] at FF_X13_Y9_N41
--register power-up is low

VB3_address_reg[10] = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , VB3L40, ND1_W_alu_result[10],  ,  , VCC);


--VB3L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[28]~10 at LABCELL_X13_Y9_N48
VB3L53 = ( VB3_address_reg[10] & ( (ND1_W_alu_result[10]) # (VB3_use_reg) ) ) # ( !VB3_address_reg[10] & ( (!VB3_use_reg & ND1_W_alu_result[10]) ) );


--VB4_address_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[10] at FF_X23_Y6_N20
--register power-up is low

VB4_address_reg[10] = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , VB4L15, UE1_W_alu_result[10],  ,  , VCC);


--VB4L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[28]~10 at LABCELL_X22_Y6_N57
VB4L52 = ( UE1_W_alu_result[10] & ( (!VB4_use_reg) # (VB4_address_reg[10]) ) ) # ( !UE1_W_alu_result[10] & ( (VB4_use_reg & VB4_address_reg[10]) ) );


--E1L34 is Bus_Arbiter:u1|write_data[15]~2 at LABCELL_X23_Y7_N57
E1L34 = ( T1_write_data[15] & ( T2_write_data[15] ) ) # ( !T1_write_data[15] & ( T2_write_data[15] & ( !E1_current_state.CPU_0 ) ) ) # ( T1_write_data[15] & ( !T2_write_data[15] & ( E1_current_state.CPU_0 ) ) );


--V1L89 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X11_Y6_N45
V1L89 = ( NB2_b_non_empty & ( (V1_rvalid) # (V1L75) ) ) # ( !NB2_b_non_empty & ( (!V1L75 & V1_rvalid) ) );


--RD1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X4_Y6_N29
--register power-up is low

RD1_writedata[22] = DFFEAS(CC2L51, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~28 at LABCELL_X4_Y6_N21
GE1L177 = ( GE1_MonDReg[22] & ( (RD1_writedata[22]) # (GE1_jtag_ram_access) ) ) # ( !GE1_MonDReg[22] & ( (!GE1_jtag_ram_access & RD1_writedata[22]) ) );


--RD1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X6_Y8_N19
--register power-up is low

RD1_writedata[23] = DFFEAS(CC2L52, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~29 at LABCELL_X7_Y6_N6
GE1L178 = ( GE1_jtag_ram_access & ( GE1L99Q ) ) # ( !GE1_jtag_ram_access & ( RD1_writedata[23] ) );


--E1L22 is Bus_Arbiter:u1|write_data[3]~3 at MLABCELL_X25_Y7_N15
E1L22 = ( T2_write_data[3] & ( (!E1_current_state.CPU_0) # (T1_write_data[3]) ) ) # ( !T2_write_data[3] & ( (E1_current_state.CPU_0 & T1_write_data[3]) ) );


--EB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X6_Y2_N49
--register power-up is low

EB1_wdata[3] = AMPP_FUNCTION(A1L5, EB1_td_shift[7], !P1_clr_reg, GND, EB1L110);


--ND1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4 at LABCELL_X4_Y10_N15
ND1L564 = ( ND1L235 & ( ND1L233 & ( UD2_q_b[11] ) ) ) # ( !ND1L235 & ( ND1L233 & ( UD2_q_b[27] ) ) ) # ( ND1L235 & ( !ND1L233 & ( UD2_q_b[3] ) ) ) # ( !ND1L235 & ( !ND1L233 & ( UD2_q_b[3] ) ) );


--ND1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5 at LABCELL_X4_Y10_N6
ND1L565 = ( ND1L235 & ( ND1L233 & ( UD2_q_b[12] ) ) ) # ( !ND1L235 & ( ND1L233 & ( UD2_q_b[28] ) ) ) # ( ND1L235 & ( !ND1L233 & ( UD2_q_b[4] ) ) ) # ( !ND1L235 & ( !ND1L233 & ( UD2_q_b[4] ) ) );


--ND1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6 at LABCELL_X4_Y10_N0
ND1L566 = ( UD2_q_b[13] & ( (!ND1L233 & (((UD2_q_b[5])))) # (ND1L233 & (((UD2_q_b[29])) # (ND1L235))) ) ) # ( !UD2_q_b[13] & ( (!ND1L233 & (((UD2_q_b[5])))) # (ND1L233 & (!ND1L235 & (UD2_q_b[29]))) ) );


--ND1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7 at LABCELL_X4_Y10_N33
ND1L567 = ( ND1L233 & ( (!ND1L235 & ((UD2_q_b[30]))) # (ND1L235 & (UD2_q_b[14])) ) ) # ( !ND1L233 & ( UD2_q_b[6] ) );


--ND1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at LABCELL_X10_Y7_N9
ND1L568 = ( ND1L235 & ( UD2_q_b[7] & ( (!ND1L233) # (UD2_q_b[15]) ) ) ) # ( !ND1L235 & ( UD2_q_b[7] & ( (!ND1L233) # (UD2_q_b[31]) ) ) ) # ( ND1L235 & ( !UD2_q_b[7] & ( (ND1L233 & UD2_q_b[15]) ) ) ) # ( !ND1L235 & ( !UD2_q_b[7] & ( (UD2_q_b[31] & ND1L233) ) ) );


--E1L23 is Bus_Arbiter:u1|write_data[4]~4 at MLABCELL_X25_Y7_N33
E1L23 = (!E1_current_state.CPU_0 & (T2_write_data[4])) # (E1_current_state.CPU_0 & ((T1_write_data[4])));


--EB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X6_Y2_N52
--register power-up is low

EB1_wdata[4] = AMPP_FUNCTION(A1L5, EB1L96, !P1_clr_reg, EB1L110);


--E1L24 is Bus_Arbiter:u1|write_data[5]~5 at MLABCELL_X25_Y7_N0
E1L24 = ( E1_current_state.CPU_0 & ( T1_write_data[5] ) ) # ( !E1_current_state.CPU_0 & ( T2_write_data[5] ) );


--EB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X6_Y2_N7
--register power-up is low

EB1_wdata[5] = AMPP_FUNCTION(A1L5, EB1L98, !P1_clr_reg, EB1L110);


--E1L27 is Bus_Arbiter:u1|write_data[8]~6 at LABCELL_X23_Y7_N39
E1L27 = ( E1_current_state.CPU_0 & ( T1_write_data[8] ) ) # ( !E1_current_state.CPU_0 & ( T2_write_data[8] ) );


--E1L28 is Bus_Arbiter:u1|write_data[9]~7 at LABCELL_X23_Y7_N42
E1L28 = ( E1_current_state.CPU_0 & ( T2_write_data[9] & ( T1_write_data[9] ) ) ) # ( !E1_current_state.CPU_0 & ( T2_write_data[9] ) ) # ( E1_current_state.CPU_0 & ( !T2_write_data[9] & ( T1_write_data[9] ) ) );


--E1L29 is Bus_Arbiter:u1|write_data[10]~8 at MLABCELL_X25_Y7_N54
E1L29 = (!E1_current_state.CPU_0 & ((T2_write_data[10]))) # (E1_current_state.CPU_0 & (T1_write_data[10]));


--V1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X11_Y6_N42
V1L62 = ( EB1L57Q ) # ( !EB1L57Q & ( ((V1_ac & ((!ND1_d_writedata[10]) # (!V1L79)))) # (EB1L55Q) ) );


--E1L32 is Bus_Arbiter:u1|write_data[13]~9 at LABCELL_X22_Y7_N9
E1L32 = ( E1_current_state.CPU_0 & ( T1_write_data[13] ) ) # ( !E1_current_state.CPU_0 & ( T2_write_data[13] ) );


--E1L25 is Bus_Arbiter:u1|write_data[6]~10 at MLABCELL_X25_Y7_N48
E1L25 = ( T2_write_data[6] & ( (!E1_current_state.CPU_0) # (T1_write_data[6]) ) ) # ( !T2_write_data[6] & ( (E1_current_state.CPU_0 & T1_write_data[6]) ) );


--EB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X6_Y2_N10
--register power-up is low

EB1_wdata[6] = AMPP_FUNCTION(A1L5, EB1_td_shift[10], !P1_clr_reg, GND, EB1L110);


--RD1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X2_Y8_N32
--register power-up is low

RD1_writedata[18] = DFFEAS(CC2L53, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~30 at LABCELL_X2_Y8_N33
GE1L173 = ( RD1_writedata[18] & ( (!GE1_jtag_ram_access) # (GE1_MonDReg[18]) ) ) # ( !RD1_writedata[18] & ( (GE1_jtag_ram_access & GE1_MonDReg[18]) ) );


--E1L31 is Bus_Arbiter:u1|write_data[12]~11 at MLABCELL_X25_Y7_N21
E1L31 = ( T1_write_data[12] & ( E1_current_state.CPU_0 ) ) # ( T1_write_data[12] & ( !E1_current_state.CPU_0 & ( T2_write_data[12] ) ) ) # ( !T1_write_data[12] & ( !E1_current_state.CPU_0 & ( T2_write_data[12] ) ) );


--E1L30 is Bus_Arbiter:u1|write_data[11]~12 at LABCELL_X23_Y7_N21
E1L30 = ( T1_write_data[11] & ( (T2_write_data[11]) # (E1_current_state.CPU_0) ) ) # ( !T1_write_data[11] & ( (!E1_current_state.CPU_0 & T2_write_data[11]) ) );


--E1L33 is Bus_Arbiter:u1|write_data[14]~13 at MLABCELL_X25_Y7_N51
E1L33 = ( T2_write_data[14] & ( (!E1_current_state.CPU_0) # (T1_write_data[14]) ) ) # ( !T2_write_data[14] & ( (E1_current_state.CPU_0 & T1_write_data[14]) ) );


--V1L95 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~1 at LABCELL_X13_Y6_N39
V1L95 = (!V1L94 & ((V1_woverflow))) # (V1L94 & (NB1_b_full));


--ND1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20 at LABCELL_X11_Y10_N57
ND1L462 = (!ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[18]))) # (ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[20]));


--RD1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X4_Y6_N8
--register power-up is low

RD1_writedata[21] = DFFEAS(CC2L54, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~31 at LABCELL_X4_Y6_N33
GE1L176 = ( RD1_writedata[21] & ( (!GE1_jtag_ram_access) # (GE1_MonDReg[21]) ) ) # ( !RD1_writedata[21] & ( (GE1_jtag_ram_access & GE1_MonDReg[21]) ) );


--ND1L473 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21 at LABCELL_X11_Y10_N15
ND1L473 = ( ND1_E_shift_rot_result[31] & ( (ND1_E_shift_rot_result[29]) # (ND1_R_ctrl_shift_rot_right) ) ) # ( !ND1_E_shift_rot_result[31] & ( (!ND1_R_ctrl_shift_rot_right & ND1_E_shift_rot_result[29]) ) );


--E1L21 is Bus_Arbiter:u1|write_data[2]~14 at MLABCELL_X25_Y7_N24
E1L21 = ( T2_write_data[2] & ( (!E1_current_state.CPU_0) # (T1_write_data[2]) ) ) # ( !T2_write_data[2] & ( (E1_current_state.CPU_0 & T1_write_data[2]) ) );


--EB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X6_Y2_N16
--register power-up is low

EB1_wdata[2] = AMPP_FUNCTION(A1L5, EB1L93, !P1_clr_reg, EB1L110);


--V2L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|rvalid~0 at LABCELL_X27_Y2_N15
V2L86 = ( NB4_b_non_empty & ( (V2_rvalid) # (V2L73) ) ) # ( !NB4_b_non_empty & ( (!V2L73 & V2_rvalid) ) );


--XE1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[22] at FF_X29_Y3_N59
--register power-up is low

XE1_writedata[22] = DFFEAS(CC4L52, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L170 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[22]~28 at LABCELL_X29_Y3_N54
LF1L170 = (!LF1_jtag_ram_access & ((XE1_writedata[22]))) # (LF1_jtag_ram_access & (LF1_MonDReg[22]));


--XE1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[23] at FF_X21_Y3_N44
--register power-up is low

XE1_writedata[23] = DFFEAS(CC4L53, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L171 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[23]~29 at MLABCELL_X21_Y3_N45
LF1L171 = ( LF1_jtag_ram_access & ( LF1_MonDReg[23] ) ) # ( !LF1_jtag_ram_access & ( XE1_writedata[23] ) );


--UE1L472 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[30]~20 at MLABCELL_X39_Y5_N0
UE1L472 = ( UE1_E_shift_rot_result[29] & ( (!UE1_R_ctrl_shift_rot_right) # (UE1_E_shift_rot_result[31]) ) ) # ( !UE1_E_shift_rot_result[29] & ( (UE1_R_ctrl_shift_rot_right & UE1_E_shift_rot_result[31]) ) );


--EB2_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X8_Y2_N28
--register power-up is low

EB2_wdata[2] = AMPP_FUNCTION(A1L5, EB2_td_shift[6], !P1_clr_reg, GND, EB2L109);


--UE1L563 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[27]~4 at MLABCELL_X34_Y3_N45
UE1L563 = ( UD4_q_b[11] & ( (!UE1L233 & (((UD4_q_b[3])))) # (UE1L233 & (((UE1L235)) # (UD4_q_b[27]))) ) ) # ( !UD4_q_b[11] & ( (!UE1L233 & (((UD4_q_b[3])))) # (UE1L233 & (UD4_q_b[27] & (!UE1L235))) ) );


--UE1L564 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[28]~5 at MLABCELL_X34_Y3_N15
UE1L564 = ( UD4_q_b[4] & ( UD4_q_b[12] & ( (!UE1L233) # ((UD4_q_b[28]) # (UE1L235)) ) ) ) # ( !UD4_q_b[4] & ( UD4_q_b[12] & ( (UE1L233 & ((UD4_q_b[28]) # (UE1L235))) ) ) ) # ( UD4_q_b[4] & ( !UD4_q_b[12] & ( (!UE1L233) # ((!UE1L235 & UD4_q_b[28])) ) ) ) # ( !UD4_q_b[4] & ( !UD4_q_b[12] & ( (UE1L233 & (!UE1L235 & UD4_q_b[28])) ) ) );


--UE1L565 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[29]~6 at MLABCELL_X34_Y3_N9
UE1L565 = ( UE1L235 & ( (!UE1L233 & ((UD4_q_b[5]))) # (UE1L233 & (UD4_q_b[13])) ) ) # ( !UE1L235 & ( (!UE1L233 & ((UD4_q_b[5]))) # (UE1L233 & (UD4_q_b[29])) ) );


--UE1L566 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[30]~7 at MLABCELL_X34_Y3_N51
UE1L566 = ( UD4_q_b[6] & ( (!UE1L233) # ((!UE1L235 & (UD4_q_b[30])) # (UE1L235 & ((UD4_q_b[14])))) ) ) # ( !UD4_q_b[6] & ( (UE1L233 & ((!UE1L235 & (UD4_q_b[30])) # (UE1L235 & ((UD4_q_b[14]))))) ) );


--UE1L567 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[31]~8 at MLABCELL_X34_Y3_N33
UE1L567 = ( UD4_q_b[15] & ( (!UE1L233 & (((UD4_q_b[7])))) # (UE1L233 & (((UE1L235)) # (UD4_q_b[31]))) ) ) # ( !UD4_q_b[15] & ( (!UE1L233 & (((UD4_q_b[7])))) # (UE1L233 & (UD4_q_b[31] & (!UE1L235))) ) );


--V2L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|ac~0 at LABCELL_X23_Y2_N54
V2L62 = ( EB2L56Q ) # ( !EB2L56Q & ( ((V2_ac & ((!UE1_d_writedata[10]) # (!V2L77)))) # (EB2L58Q) ) );


--EB2_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X8_Y2_N31
--register power-up is low

EB2_wdata[6] = AMPP_FUNCTION(A1L5, EB2L98, !P1_clr_reg, EB2L109);


--EB2_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X8_Y2_N34
--register power-up is low

EB2_wdata[5] = AMPP_FUNCTION(A1L5, EB2_td_shift[9], !P1_clr_reg, GND, EB2L109);


--EB2_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X8_Y2_N52
--register power-up is low

EB2_wdata[4] = AMPP_FUNCTION(A1L5, EB2L95, !P1_clr_reg, EB2L109);


--EB2_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X8_Y2_N49
--register power-up is low

EB2_wdata[3] = AMPP_FUNCTION(A1L5, EB2L93, !P1_clr_reg, EB2L109);


--UE1L461 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[19]~21 at MLABCELL_X39_Y5_N27
UE1L461 = (!UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[18]))) # (UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[20]));


--XE1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[21] at FF_X33_Y5_N47
--register power-up is low

XE1_writedata[21] = DFFEAS(CC4L54, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L169 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[21]~30 at LABCELL_X27_Y3_N18
LF1L169 = (!LF1_jtag_ram_access & ((XE1_writedata[21]))) # (LF1_jtag_ram_access & (LF1_MonDReg[21]));


--V2L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|woverflow~0 at LABCELL_X27_Y2_N57
V2L91 = ( NB3_b_full & ( ((V2L63 & (!UE1_W_alu_result[2] & V2L68))) # (V2_woverflow) ) ) # ( !NB3_b_full & ( (V2_woverflow & ((!V2L63) # ((!V2L68) # (UE1_W_alu_result[2])))) ) );


--XE1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[18] at FF_X27_Y3_N55
--register power-up is low

XE1_writedata[18] = DFFEAS(CC4L55, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LF1L166 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[18]~31 at LABCELL_X27_Y3_N57
LF1L166 = (!LF1_jtag_ram_access & ((XE1_writedata[18]))) # (LF1_jtag_ram_access & (LF1_MonDReg[18]));


--ND1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~22 at LABCELL_X11_Y10_N33
ND1L464 = (!ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[20])) # (ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[22])));


--ND1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~23 at LABCELL_X11_Y10_N54
ND1L463 = ( ND1_E_shift_rot_result[19] & ( (!ND1_R_ctrl_shift_rot_right) # (ND1_E_shift_rot_result[21]) ) ) # ( !ND1_E_shift_rot_result[19] & ( (ND1_R_ctrl_shift_rot_right & ND1_E_shift_rot_result[21]) ) );


--ND1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~24 at LABCELL_X11_Y10_N51
ND1L466 = ( ND1L428Q & ( (!ND1_R_ctrl_shift_rot_right) # (ND1_E_shift_rot_result[24]) ) ) # ( !ND1L428Q & ( (ND1_R_ctrl_shift_rot_right & ND1_E_shift_rot_result[24]) ) );


--ND1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~25 at LABCELL_X11_Y10_N30
ND1L465 = ( ND1_E_shift_rot_result[21] & ( (!ND1_R_ctrl_shift_rot_right) # (ND1_E_shift_rot_result[23]) ) ) # ( !ND1_E_shift_rot_result[21] & ( (ND1_R_ctrl_shift_rot_right & ND1_E_shift_rot_result[23]) ) );


--ND1L468 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~26 at LABCELL_X11_Y10_N21
ND1L468 = (!ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[24]))) # (ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[26]));


--ND1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~27 at LABCELL_X11_Y10_N48
ND1L467 = ( ND1_E_shift_rot_result[23] & ( (!ND1_R_ctrl_shift_rot_right) # (ND1_E_shift_rot_result[25]) ) ) # ( !ND1_E_shift_rot_result[23] & ( (ND1_R_ctrl_shift_rot_right & ND1_E_shift_rot_result[25]) ) );


--ND1L470 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~28 at LABCELL_X11_Y10_N39
ND1L470 = (!ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[26])) # (ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[28])));


--ND1L469 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~29 at LABCELL_X11_Y10_N18
ND1L469 = (!ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[25]))) # (ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[27]));


--ND1L472 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~30 at LABCELL_X11_Y10_N12
ND1L472 = (!ND1_R_ctrl_shift_rot_right & ((ND1_E_shift_rot_result[28]))) # (ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[30]));


--ND1L471 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~31 at LABCELL_X11_Y10_N36
ND1L471 = (!ND1_R_ctrl_shift_rot_right & ((ND1L435Q))) # (ND1_R_ctrl_shift_rot_right & (ND1_E_shift_rot_result[29]));


--KE1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X1_Y5_N3
KE1L93 = ( KE1_sr[11] & ( ((!P1_irf_reg[3][1] & (GE1_MonDReg[9])) # (P1_irf_reg[3][1] & ((XD1_break_readreg[9])))) # (HE1L3) ) ) # ( !KE1_sr[11] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & (GE1_MonDReg[9])) # (P1_irf_reg[3][1] & ((XD1_break_readreg[9]))))) ) );


--JE1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X2_Y5_N31
--register power-up is low

JE1_jdo[11] = DFFEAS(JE1L22, GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe,  ,  ,  ,  );


--GE1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9 at LABCELL_X2_Y5_N6
GE1L124 = ( TE1_q_a[8] & ( GE1_MonAReg[2] & ( (!JE1_take_action_ocimem_b & (((JE1_jdo[11])))) # (JE1_take_action_ocimem_b & (((GE1_jtag_ram_rd_d1)) # (GE1L128))) ) ) ) # ( !TE1_q_a[8] & ( GE1_MonAReg[2] & ( (!JE1_take_action_ocimem_b & (((JE1_jdo[11])))) # (JE1_take_action_ocimem_b & (GE1L128 & ((!GE1_jtag_ram_rd_d1)))) ) ) ) # ( TE1_q_a[8] & ( !GE1_MonAReg[2] & ( (!JE1_take_action_ocimem_b & (JE1_jdo[11])) # (JE1_take_action_ocimem_b & ((GE1_jtag_ram_rd_d1))) ) ) ) # ( !TE1_q_a[8] & ( !GE1_MonAReg[2] & ( (!JE1_take_action_ocimem_b & JE1_jdo[11]) ) ) );


--CC2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~21 at LABCELL_X4_Y8_N15
CC2L43 = ( ND1_d_writedata[6] & ( CC2_saved_grant[0] ) );


--E1L20 is Bus_Arbiter:u1|write_data[1]~15 at MLABCELL_X25_Y7_N42
E1L20 = (!E1_current_state.CPU_0 & ((T2_write_data[1]))) # (E1_current_state.CPU_0 & (T1_write_data[1]));


--EB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X6_Y2_N13
--register power-up is low

EB1_wdata[1] = AMPP_FUNCTION(A1L5, EB1L91, !P1_clr_reg, EB1L110);


--CC2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~22 at MLABCELL_X6_Y8_N36
CC2L44 = ( CC2_saved_grant[0] & ( ND1_d_writedata[17] ) );


--CC2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~23 at LABCELL_X4_Y9_N51
CC2L45 = ( ND1_d_writedata[8] & ( CC2_saved_grant[0] ) );


--JE1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X1_Y5_N55
--register power-up is low

JE1_jdo[12] = DFFEAS( , GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe, KE1_sr[12],  ,  , VCC);


--CC2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~24 at LABCELL_X4_Y6_N45
CC2L46 = ( ND1_d_writedata[9] & ( CC2_saved_grant[0] ) );


--JE1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X1_Y5_N37
--register power-up is low

JE1_jdo[13] = DFFEAS(JE1L25, GLOBAL(A1L23),  ,  , JE1_update_jdo_strobe,  ,  ,  ,  );


--CC2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~25 at LABCELL_X9_Y5_N18
CC2L47 = ( ND1_d_writedata[10] & ( CC2_saved_grant[0] ) );


--CC2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~26 at LABCELL_X4_Y8_N57
CC2L48 = (CC2_saved_grant[0] & ND1_d_writedata[7]);


--CC2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~27 at LABCELL_X2_Y8_N27
CC2L49 = ( CC2_saved_grant[0] & ( ND1_d_writedata[20] ) );


--CC2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~28 at MLABCELL_X3_Y6_N57
CC2L50 = (CC2_saved_grant[0] & ND1_d_writedata[19]);


--KE1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X1_Y5_N21
KE1L94 = ( GE1_MonDReg[13] & ( (!HE1L3 & ((!P1_irf_reg[3][1]) # ((XD1_break_readreg[13])))) # (HE1L3 & (((KE1_sr[15])))) ) ) # ( !GE1_MonDReg[13] & ( (!HE1L3 & (P1_irf_reg[3][1] & ((XD1_break_readreg[13])))) # (HE1L3 & (((KE1_sr[15])))) ) );


--KE1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X1_Y3_N34
--register power-up is low

KE1_DRsize.010 = DFFEAS(KE1L50, A1L5,  ,  , HE1_virtual_state_uir,  ,  ,  ,  );


--KE1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at MLABCELL_X3_Y5_N48
KE1L95 = ( !P1_irf_reg[3][0] & ( HE1_virtual_state_cdr & ( (!P1_irf_reg[3][1] & ((GE1_MonDReg[14]))) # (P1_irf_reg[3][1] & (XD1_break_readreg[14])) ) ) ) # ( P1_irf_reg[3][0] & ( !HE1_virtual_state_cdr & ( KE1_sr[15] ) ) ) # ( !P1_irf_reg[3][0] & ( !HE1_virtual_state_cdr & ( KE1_sr[15] ) ) );


--KE1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at MLABCELL_X3_Y5_N42
KE1L96 = ( A1L6 & ( (!HE1L3 & (((KE1L95)))) # (HE1L3 & (((KE1_sr[16])) # (KE1_DRsize.010))) ) ) # ( !A1L6 & ( (!HE1L3 & (((KE1L95)))) # (HE1L3 & (!KE1_DRsize.010 & ((KE1_sr[16])))) ) );


--UE1L464 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[22]~22 at MLABCELL_X39_Y5_N33
UE1L464 = ( UE1_E_shift_rot_result[23] & ( (UE1_R_ctrl_shift_rot_right) # (UE1L427Q) ) ) # ( !UE1_E_shift_rot_result[23] & ( (UE1L427Q & !UE1_R_ctrl_shift_rot_right) ) );


--UE1L463 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[21]~23 at MLABCELL_X39_Y5_N24
UE1L463 = (!UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[20])) # (UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[22])));


--UE1L465 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[23]~24 at MLABCELL_X39_Y5_N48
UE1L465 = (!UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[22])) # (UE1_R_ctrl_shift_rot_right & ((UE1L431Q)));


--UE1L462 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[20]~25 at MLABCELL_X39_Y5_N30
UE1L462 = (!UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[19]))) # (UE1_R_ctrl_shift_rot_right & (UE1L427Q));


--UE1L467 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[25]~26 at MLABCELL_X39_Y5_N9
UE1L467 = (!UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[24])) # (UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[26])));


--UE1L466 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[24]~27 at MLABCELL_X39_Y5_N51
UE1L466 = (!UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[23])) # (UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[25])));


--UE1L469 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[27]~28 at MLABCELL_X39_Y5_N45
UE1L469 = (!UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[26])) # (UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[28])));


--UE1L468 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[26]~29 at MLABCELL_X39_Y5_N42
UE1L468 = (!UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[25])) # (UE1_R_ctrl_shift_rot_right & ((UE1L435Q)));


--UE1L471 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[29]~30 at MLABCELL_X39_Y5_N39
UE1L471 = (!UE1_R_ctrl_shift_rot_right & ((UE1_E_shift_rot_result[28]))) # (UE1_R_ctrl_shift_rot_right & (UE1_E_shift_rot_result[30]));


--UE1L470 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[28]~31 at MLABCELL_X39_Y5_N36
UE1L470 = ( UE1_E_shift_rot_result[29] & ( (UE1L435Q) # (UE1_R_ctrl_shift_rot_right) ) ) # ( !UE1_E_shift_rot_result[29] & ( (!UE1_R_ctrl_shift_rot_right & UE1L435Q) ) );


--NF1L92 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~48 at LABCELL_X7_Y3_N48
NF1L92 = ( LF1_MonDReg[9] & ( (!HE2L3 & ((!P1_irf_reg[4][1]) # ((BF1_break_readreg[9])))) # (HE2L3 & (((NF1_sr[11])))) ) ) # ( !LF1_MonDReg[9] & ( (!HE2L3 & (P1_irf_reg[4][1] & ((BF1_break_readreg[9])))) # (HE2L3 & (((NF1_sr[11])))) ) );


--MF1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[11] at FF_X16_Y3_N59
--register power-up is low

MF1_jdo[11] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[11],  ,  , VCC);


--LF1L118 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~9 at LABCELL_X18_Y3_N0
LF1L118 = ( LF1_jtag_ram_rd_d1 & ( LF1L40Q & ( (!MF1_take_action_ocimem_b & ((MF1_jdo[11]))) # (MF1_take_action_ocimem_b & (TE2_q_a[8])) ) ) ) # ( !LF1_jtag_ram_rd_d1 & ( LF1L40Q & ( (!MF1_take_action_ocimem_b & ((MF1_jdo[11]))) # (MF1_take_action_ocimem_b & (LF1L122)) ) ) ) # ( LF1_jtag_ram_rd_d1 & ( !LF1L40Q & ( (!MF1_take_action_ocimem_b & ((MF1_jdo[11]))) # (MF1_take_action_ocimem_b & (TE2_q_a[8])) ) ) ) # ( !LF1_jtag_ram_rd_d1 & ( !LF1L40Q & ( (!MF1_take_action_ocimem_b & MF1_jdo[11]) ) ) );


--CC4L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~21 at LABCELL_X24_Y3_N48
CC4L44 = ( UE1_d_writedata[6] & ( CC4_saved_grant[0] ) );


--EB2_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X8_Y2_N25
--register power-up is low

EB2_wdata[1] = AMPP_FUNCTION(A1L5, EB2_td_shift[5], !P1_clr_reg, GND, EB2L109);


--CC4L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~22 at LABCELL_X27_Y3_N48
CC4L45 = ( CC4_saved_grant[0] & ( UE1_d_writedata[17] ) );


--CC4L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~23 at LABCELL_X18_Y3_N6
CC4L46 = (UE1_d_writedata[8] & CC4_saved_grant[0]);


--MF1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[12] at FF_X7_Y3_N56
--register power-up is low

MF1_jdo[12] = DFFEAS(MF1L26, GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe,  ,  ,  ,  );


--CC4L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~24 at MLABCELL_X28_Y3_N27
CC4L47 = (CC4_saved_grant[0] & UE1_d_writedata[9]);


--MF1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[13] at FF_X16_Y3_N1
--register power-up is low

MF1_jdo[13] = DFFEAS( , GLOBAL(A1L23),  ,  , MF1_update_jdo_strobe, NF1_sr[13],  ,  , VCC);


--CC4L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~25 at LABCELL_X36_Y3_N39
CC4L48 = ( UE1_d_writedata[10] & ( CC4_saved_grant[0] ) );


--CC4L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~26 at LABCELL_X24_Y3_N6
CC4L49 = (CC4_saved_grant[0] & UE1_d_writedata[7]);


--CC4L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~27 at LABCELL_X36_Y3_N9
CC4L50 = ( UE1_d_writedata[20] & ( CC4_saved_grant[0] ) );


--CC4L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~28 at MLABCELL_X21_Y3_N3
CC4L51 = ( CC4_saved_grant[0] & ( UE1_d_writedata[19] ) );


--NF1L93 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~49 at LABCELL_X7_Y3_N18
NF1L93 = ( NF1_sr[15] & ( ((!P1_irf_reg[4][1] & (LF1_MonDReg[13])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[13])))) # (HE2L3) ) ) # ( !NF1_sr[15] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & (LF1_MonDReg[13])) # (P1_irf_reg[4][1] & ((BF1_break_readreg[13]))))) ) );


--NF1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|DRsize.010 at FF_X6_Y3_N31
--register power-up is low

NF1_DRsize.010 = DFFEAS(NF1L49, A1L5,  ,  , HE2_virtual_state_uir,  ,  ,  ,  );


--NF1L94 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~50 at LABCELL_X4_Y3_N48
NF1L94 = ( BF1_break_readreg[14] & ( P1_irf_reg[4][0] & ( (NF1_sr[15] & !HE2_virtual_state_cdr) ) ) ) # ( !BF1_break_readreg[14] & ( P1_irf_reg[4][0] & ( (NF1_sr[15] & !HE2_virtual_state_cdr) ) ) ) # ( BF1_break_readreg[14] & ( !P1_irf_reg[4][0] & ( (!HE2_virtual_state_cdr & (NF1_sr[15])) # (HE2_virtual_state_cdr & (((LF1_MonDReg[14]) # (P1_irf_reg[4][1])))) ) ) ) # ( !BF1_break_readreg[14] & ( !P1_irf_reg[4][0] & ( (!HE2_virtual_state_cdr & (NF1_sr[15])) # (HE2_virtual_state_cdr & (((!P1_irf_reg[4][1] & LF1_MonDReg[14])))) ) ) );


--NF1L95 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~51 at LABCELL_X4_Y3_N18
NF1L95 = ( NF1_sr[16] & ( (!HE2L3 & (NF1L94)) # (HE2L3 & (((!NF1_DRsize.010) # (A1L6)))) ) ) # ( !NF1_sr[16] & ( (!HE2L3 & (NF1L94)) # (HE2L3 & (((A1L6 & NF1_DRsize.010)))) ) );


--CC2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~29 at LABCELL_X4_Y6_N27
CC2L51 = ( CC2_saved_grant[0] & ( ND1_d_writedata[22] ) );


--CC2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~30 at MLABCELL_X6_Y8_N18
CC2L52 = ( ND1_d_writedata[23] & ( CC2_saved_grant[0] ) );


--CC2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~31 at LABCELL_X2_Y8_N30
CC2L53 = ( CC2_saved_grant[0] & ( ND1_d_writedata[18] ) );


--CC2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~32 at LABCELL_X4_Y6_N6
CC2L54 = ( CC2_saved_grant[0] & ( ND1_d_writedata[21] ) );


--CC4L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~29 at LABCELL_X29_Y3_N57
CC4L52 = ( UE1_d_writedata[22] & ( CC4_saved_grant[0] ) );


--CC4L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~30 at MLABCELL_X21_Y3_N42
CC4L53 = (CC4_saved_grant[0] & UE1_d_writedata[23]);


--CC4L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~31 at LABCELL_X33_Y5_N45
CC4L54 = ( CC4_saved_grant[0] & ( UE1_d_writedata[21] ) );


--CC4L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~32 at LABCELL_X27_Y3_N54
CC4L55 = ( UE1_d_writedata[18] & ( CC4_saved_grant[0] ) );


--KE1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X1_Y5_N24
KE1L97 = ( GE1L73Q & ( (!HE1L3 & ((!P1_irf_reg[3][1]) # ((XD1_break_readreg[10])))) # (HE1L3 & (((KE1_sr[12])))) ) ) # ( !GE1L73Q & ( (!HE1L3 & (P1_irf_reg[3][1] & ((XD1_break_readreg[10])))) # (HE1L3 & (((KE1_sr[12])))) ) );


--KE1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~53 at LABCELL_X1_Y3_N33
KE1L50 = ( P1_irf_reg[3][0] & ( P1_irf_reg[3][1] ) );


--NF1L96 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~52 at LABCELL_X7_Y3_N51
NF1L96 = ( NF1_sr[12] & ( ((!P1_irf_reg[4][1] & ((LF1_MonDReg[10]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[10]))) # (HE2L3) ) ) # ( !NF1_sr[12] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & ((LF1_MonDReg[10]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[10])))) ) );


--NF1L49 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[33]~53 at MLABCELL_X6_Y3_N30
NF1L49 = (P1_irf_reg[4][0] & P1_irf_reg[4][1]);


--KE1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X1_Y5_N27
KE1L98 = ( KE1_sr[13] & ( ((!P1_irf_reg[3][1] & (GE1_MonDReg[11])) # (P1_irf_reg[3][1] & ((XD1_break_readreg[11])))) # (HE1L3) ) ) # ( !KE1_sr[13] & ( (!HE1L3 & ((!P1_irf_reg[3][1] & (GE1_MonDReg[11])) # (P1_irf_reg[3][1] & ((XD1_break_readreg[11]))))) ) );


--KE1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~55 at LABCELL_X1_Y5_N18
KE1L99 = ( GE1_MonDReg[12] & ( (!HE1L3 & ((!P1_irf_reg[3][1]) # ((XD1_break_readreg[12])))) # (HE1L3 & (((KE1_sr[14])))) ) ) # ( !GE1_MonDReg[12] & ( (!HE1L3 & (P1_irf_reg[3][1] & ((XD1_break_readreg[12])))) # (HE1L3 & (((KE1_sr[14])))) ) );


--NF1L97 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~54 at LABCELL_X7_Y3_N24
NF1L97 = ( LF1_MonDReg[11] & ( (!HE2L3 & ((!P1_irf_reg[4][1]) # ((BF1_break_readreg[11])))) # (HE2L3 & (((NF1_sr[13])))) ) ) # ( !LF1_MonDReg[11] & ( (!HE2L3 & (P1_irf_reg[4][1] & ((BF1_break_readreg[11])))) # (HE2L3 & (((NF1_sr[13])))) ) );


--NF1L98 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~55 at LABCELL_X7_Y3_N27
NF1L98 = ( NF1_sr[14] & ( ((!P1_irf_reg[4][1] & ((LF1_MonDReg[12]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[12]))) # (HE2L3) ) ) # ( !NF1_sr[14] & ( (!HE2L3 & ((!P1_irf_reg[4][1] & ((LF1_MonDReg[12]))) # (P1_irf_reg[4][1] & (BF1_break_readreg[12])))) ) );


--KE1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at MLABCELL_X3_Y5_N30
KE1L100 = ( ME2_dreg[0] & ( (!HE1_virtual_state_cdr & (((KE1_sr[35])))) # (HE1_virtual_state_cdr & ((!P1_irf_reg[3][1] & (!P1_irf_reg[3][0])) # (P1_irf_reg[3][1] & (P1_irf_reg[3][0] & KE1_sr[35])))) ) ) # ( !ME2_dreg[0] & ( (KE1_sr[35] & ((!HE1_virtual_state_cdr) # ((P1_irf_reg[3][1] & P1_irf_reg[3][0])))) ) );


--NF1L99 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~56 at LABCELL_X4_Y3_N12
NF1L99 = ( HE2_virtual_state_cdr & ( (!P1_irf_reg[4][0] & (!P1_irf_reg[4][1] & ((ME7_dreg[0])))) # (P1_irf_reg[4][0] & (P1_irf_reg[4][1] & (NF1_sr[35]))) ) ) # ( !HE2_virtual_state_cdr & ( NF1_sr[35] ) );


--GE1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10 at MLABCELL_X6_Y5_N45
GE1L125 = ( !GE1_MonAReg[4] & ( !GE1_MonAReg[3] ) );


--GE1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 at MLABCELL_X6_Y5_N33
GE1L126 = ( GE1_MonAReg[4] & ( !GE1_MonAReg[3] ) );


--LF1L119 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~10 at LABCELL_X17_Y3_N3
LF1L119 = (!LF1_MonAReg[4] & !LF1_MonAReg[3]);


--LF1L120 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~11 at LABCELL_X17_Y3_N24
LF1L120 = ( !LF1_MonAReg[3] & ( LF1_MonAReg[4] ) );


--ND1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~10 at MLABCELL_X21_Y8_N27
ND1L920 = ( TB2_mem[0][41] & ( ((T1_avalon_readdata[13] & VC2L15)) # (VB1_data_reg[13]) ) ) # ( !TB2_mem[0][41] & ( (T1_avalon_readdata[13] & VC2L15) ) );


--ND1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~11 at MLABCELL_X15_Y8_N42
ND1L921 = ( ND1L920 & ( (!ND1_av_ld_aligning_data & (!VB1L35 & ((ND1L918)))) # (ND1_av_ld_aligning_data & (((!ND1_av_ld_byte2_data[5])))) ) ) # ( !ND1L920 & ( (!ND1_av_ld_aligning_data & ((ND1L918))) # (ND1_av_ld_aligning_data & (!ND1_av_ld_byte2_data[5])) ) );


--ND1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~12 at MLABCELL_X21_Y8_N39
ND1L916 = ( T1_avalon_readdata[12] & ( VB1_data_reg[12] & ( (TB2_mem[0][41]) # (VC2L15) ) ) ) # ( !T1_avalon_readdata[12] & ( VB1_data_reg[12] & ( TB2_mem[0][41] ) ) ) # ( T1_avalon_readdata[12] & ( !VB1_data_reg[12] & ( VC2L15 ) ) );


--ND1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~13 at MLABCELL_X15_Y8_N45
ND1L917 = ( ND1L914 & ( (!ND1_av_ld_aligning_data & ((!VB1L35) # ((!ND1L916)))) # (ND1_av_ld_aligning_data & (((!ND1_av_ld_byte2_data[4])))) ) ) # ( !ND1L914 & ( (ND1_av_ld_aligning_data & !ND1_av_ld_byte2_data[4]) ) );


--UE1L925 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[5]~9 at LABCELL_X16_Y2_N12
UE1L925 = ( VB2_data_reg[13] & ( ((T2_avalon_readdata[13] & VC7L15)) # (TB7_mem[0][41]) ) ) # ( !VB2_data_reg[13] & ( (T2_avalon_readdata[13] & VC7L15) ) );


--UE1L926 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[5]~10 at LABCELL_X29_Y4_N33
UE1L926 = ( UE1L923 & ( (!UE1_av_ld_aligning_data & ((!VB2L36) # ((!UE1L925)))) # (UE1_av_ld_aligning_data & (((!UE1_av_ld_byte2_data[5])))) ) ) # ( !UE1L923 & ( (UE1_av_ld_aligning_data & !UE1_av_ld_byte2_data[5]) ) );


--UE1L921 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[4]~11 at MLABCELL_X25_Y5_N18
UE1L921 = (!TB7_mem[0][41] & (VC7L15 & ((T2_avalon_readdata[12])))) # (TB7_mem[0][41] & (((VC7L15 & T2_avalon_readdata[12])) # (VB2_data_reg[12])));


--UE1L922 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[4]~12 at MLABCELL_X28_Y5_N24
UE1L922 = ( UE1L919 & ( VB2L36 & ( (!UE1_av_ld_aligning_data & ((!UE1L921))) # (UE1_av_ld_aligning_data & (!UE1_av_ld_byte2_data[4])) ) ) ) # ( !UE1L919 & ( VB2L36 & ( (UE1_av_ld_aligning_data & !UE1_av_ld_byte2_data[4]) ) ) ) # ( UE1L919 & ( !VB2L36 & ( (!UE1_av_ld_aligning_data) # (!UE1_av_ld_byte2_data[4]) ) ) ) # ( !UE1L919 & ( !VB2L36 & ( (UE1_av_ld_aligning_data & !UE1_av_ld_byte2_data[4]) ) ) );


--GE1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 at MLABCELL_X6_Y5_N57
GE1L127 = ( GE1_MonAReg[4] & ( (!GE1_jtag_rd_d1 & (((GE1_MonDReg[14])))) # (GE1_jtag_rd_d1 & (!GE1_MonAReg[3] & (GE1_MonAReg[2]))) ) ) # ( !GE1_MonAReg[4] & ( (!GE1_jtag_rd_d1 & (((GE1_MonDReg[14])))) # (GE1_jtag_rd_d1 & (!GE1_MonAReg[3] & (!GE1_MonAReg[2]))) ) );


--ND1L942 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~7 at LABCELL_X11_Y8_N0
ND1L942 = ( WB1_av_readdata_pre[16] & ( (!WB1_read_latency_shift_reg[0] & (!TC1L45 & ((!AC4L1) # (!WB4_av_readdata_pre[16])))) ) ) # ( !WB1_av_readdata_pre[16] & ( (!TC1L45 & ((!AC4L1) # (!WB4_av_readdata_pre[16]))) ) );


--ND1L943 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~8 at LABCELL_X18_Y8_N6
ND1L943 = ( T1_avalon_readdata[0] & ( TC1L47 & ( (!ND1_av_ld_byte3_data[0] & ND1_av_ld_aligning_data) ) ) ) # ( !T1_avalon_readdata[0] & ( TC1L47 & ( (!ND1_av_ld_aligning_data & ((ND1L942))) # (ND1_av_ld_aligning_data & (!ND1_av_ld_byte3_data[0])) ) ) ) # ( T1_avalon_readdata[0] & ( !TC1L47 & ( (!ND1_av_ld_aligning_data & ((ND1L942))) # (ND1_av_ld_aligning_data & (!ND1_av_ld_byte3_data[0])) ) ) ) # ( !T1_avalon_readdata[0] & ( !TC1L47 & ( (!ND1_av_ld_aligning_data & ((ND1L942))) # (ND1_av_ld_aligning_data & (!ND1_av_ld_byte3_data[0])) ) ) );


--LF1L121 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~12 at LABCELL_X17_Y3_N21
LF1L121 = ( LF1_MonAReg[2] & ( (!LF1_jtag_rd_d1 & (((LF1_MonDReg[14])))) # (LF1_jtag_rd_d1 & (LF1_MonAReg[4] & (!LF1_MonAReg[3]))) ) ) # ( !LF1_MonAReg[2] & ( (!LF1_jtag_rd_d1 & (((LF1_MonDReg[14])))) # (LF1_jtag_rd_d1 & (!LF1_MonAReg[4] & (!LF1_MonAReg[3]))) ) );


--UE1L947 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[0]~7 at LABCELL_X30_Y5_N57
UE1L947 = ( WB6_read_latency_shift_reg[0] & ( (!TC2L45 & (!WB6_av_readdata_pre[16] & ((!AC6L1) # (!WB8_av_readdata_pre[16])))) ) ) # ( !WB6_read_latency_shift_reg[0] & ( (!TC2L45 & ((!AC6L1) # (!WB8_av_readdata_pre[16]))) ) );


--UE1L948 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[0]~8 at MLABCELL_X25_Y5_N27
UE1L948 = ( UE1_av_ld_aligning_data & ( !UE1_av_ld_byte3_data[0] ) ) # ( !UE1_av_ld_aligning_data & ( (UE1L947 & ((!T2_avalon_readdata[0]) # (!TC2L47))) ) );


--ND1L945 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~9 at MLABCELL_X15_Y6_N33
ND1L945 = ( WB4_av_readdata_pre[17] & ( WB1_av_readdata_pre[17] & ( (WB1_read_latency_shift_reg[0]) # (AC4L1) ) ) ) # ( !WB4_av_readdata_pre[17] & ( WB1_av_readdata_pre[17] & ( WB1_read_latency_shift_reg[0] ) ) ) # ( WB4_av_readdata_pre[17] & ( !WB1_av_readdata_pre[17] & ( AC4L1 ) ) );


--ND1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~10 at LABCELL_X18_Y8_N51
ND1L946 = ( T1_avalon_readdata[1] & ( (!ND1_av_ld_aligning_data & (!TC1L47 & ((!ND1L945)))) # (ND1_av_ld_aligning_data & (((!ND1_av_ld_byte3_data[1])))) ) ) # ( !T1_avalon_readdata[1] & ( (!ND1_av_ld_aligning_data & ((!ND1L945))) # (ND1_av_ld_aligning_data & (!ND1_av_ld_byte3_data[1])) ) );


--ND1L948 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~11 at LABCELL_X10_Y6_N54
ND1L948 = ( WB4_av_readdata_pre[18] & ( WB1_av_readdata_pre[18] & ( (WB1_read_latency_shift_reg[0]) # (AC4L1) ) ) ) # ( !WB4_av_readdata_pre[18] & ( WB1_av_readdata_pre[18] & ( WB1_read_latency_shift_reg[0] ) ) ) # ( WB4_av_readdata_pre[18] & ( !WB1_av_readdata_pre[18] & ( AC4L1 ) ) );


--ND1L949 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~12 at LABCELL_X18_Y8_N48
ND1L949 = ( T1_avalon_readdata[2] & ( (!ND1_av_ld_aligning_data & (!TC1L47 & ((!ND1L948)))) # (ND1_av_ld_aligning_data & (((!ND1_av_ld_byte3_data[2])))) ) ) # ( !T1_avalon_readdata[2] & ( (!ND1_av_ld_aligning_data & ((!ND1L948))) # (ND1_av_ld_aligning_data & (!ND1_av_ld_byte3_data[2])) ) );


--ND1L957 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~13 at LABCELL_X11_Y8_N3
ND1L957 = ( !TC1L45 & ( (!AC4L1 & ((!WB1_read_latency_shift_reg[0]) # ((!WB1_av_readdata_pre[21])))) # (AC4L1 & (!WB4_av_readdata_pre[21] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[21])))) ) );


--ND1L958 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~14 at LABCELL_X18_Y8_N54
ND1L958 = ( T1_avalon_readdata[5] & ( (!ND1_av_ld_aligning_data & (!TC1L47 & (ND1L957))) # (ND1_av_ld_aligning_data & (((!ND1_av_ld_byte3_data[5])))) ) ) # ( !T1_avalon_readdata[5] & ( (!ND1_av_ld_aligning_data & (ND1L957)) # (ND1_av_ld_aligning_data & ((!ND1_av_ld_byte3_data[5]))) ) );


--ND1L954 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~15 at LABCELL_X9_Y6_N33
ND1L954 = ( WB4_av_readdata_pre[20] & ( ((WB1_read_latency_shift_reg[0] & WB1_av_readdata_pre[20])) # (AC4L1) ) ) # ( !WB4_av_readdata_pre[20] & ( (WB1_read_latency_shift_reg[0] & WB1_av_readdata_pre[20]) ) );


--ND1L955 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~16 at LABCELL_X18_Y8_N15
ND1L955 = ( T1_avalon_readdata[4] & ( (!ND1_av_ld_aligning_data & (((!TC1L47 & !ND1L954)))) # (ND1_av_ld_aligning_data & (!ND1_av_ld_byte3_data[4])) ) ) # ( !T1_avalon_readdata[4] & ( (!ND1_av_ld_aligning_data & ((!ND1L954))) # (ND1_av_ld_aligning_data & (!ND1_av_ld_byte3_data[4])) ) );


--ND1L951 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~17 at LABCELL_X11_Y8_N12
ND1L951 = ( !TC1L45 & ( (!AC4L1 & ((!WB1_read_latency_shift_reg[0]) # ((!WB1_av_readdata_pre[19])))) # (AC4L1 & (!WB4_av_readdata_pre[19] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[19])))) ) );


--ND1L952 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~18 at LABCELL_X16_Y8_N42
ND1L952 = ( ND1L951 & ( ND1_av_ld_aligning_data & ( !ND1_av_ld_byte3_data[3] ) ) ) # ( !ND1L951 & ( ND1_av_ld_aligning_data & ( !ND1_av_ld_byte3_data[3] ) ) ) # ( ND1L951 & ( !ND1_av_ld_aligning_data & ( (!TC1L47) # (!T1_avalon_readdata[3]) ) ) );


--ND1L960 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~19 at LABCELL_X11_Y8_N15
ND1L960 = ( !TC1L45 & ( (!AC4L1 & ((!WB1_read_latency_shift_reg[0]) # ((!WB1_av_readdata_pre[22])))) # (AC4L1 & (!WB4_av_readdata_pre[22] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[22])))) ) );


--ND1L961 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~20 at LABCELL_X18_Y8_N57
ND1L961 = ( ND1L960 & ( (!ND1_av_ld_aligning_data & ((!TC1L47) # ((!T1_avalon_readdata[6])))) # (ND1_av_ld_aligning_data & (((!ND1_av_ld_byte3_data[6])))) ) ) # ( !ND1L960 & ( (ND1_av_ld_aligning_data & !ND1_av_ld_byte3_data[6]) ) );


--UE1L962 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[5]~9 at LABCELL_X30_Y5_N54
UE1L962 = ( WB6_read_latency_shift_reg[0] & ( (!TC2L45 & (!WB6_av_readdata_pre[21] & ((!AC6L1) # (!WB8_av_readdata_pre[21])))) ) ) # ( !WB6_read_latency_shift_reg[0] & ( (!TC2L45 & ((!AC6L1) # (!WB8_av_readdata_pre[21]))) ) );


--UE1L963 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[5]~10 at MLABCELL_X25_Y5_N12
UE1L963 = ( UE1L962 & ( (!UE1_av_ld_aligning_data & ((!TC2L47) # ((!T2_avalon_readdata[5])))) # (UE1_av_ld_aligning_data & (((!UE1_av_ld_byte3_data[5])))) ) ) # ( !UE1L962 & ( (UE1_av_ld_aligning_data & !UE1_av_ld_byte3_data[5]) ) );


--UE1L959 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[4]~11 at LABCELL_X24_Y4_N54
UE1L959 = ( AC6L1 & ( ((WB6_av_readdata_pre[20] & WB6_read_latency_shift_reg[0])) # (WB8_av_readdata_pre[20]) ) ) # ( !AC6L1 & ( (WB6_av_readdata_pre[20] & WB6_read_latency_shift_reg[0]) ) );


--UE1L960 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[4]~12 at MLABCELL_X25_Y5_N15
UE1L960 = ( UE1L959 & ( (UE1_av_ld_aligning_data & !UE1_av_ld_byte3_data[4]) ) ) # ( !UE1L959 & ( (!UE1_av_ld_aligning_data & ((!TC2L47) # ((!T2_avalon_readdata[4])))) # (UE1_av_ld_aligning_data & (((!UE1_av_ld_byte3_data[4])))) ) );


--UE1L956 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[3]~13 at LABCELL_X30_Y5_N18
UE1L956 = ( AC6L1 & ( (!TC2L45 & (!WB8_av_readdata_pre[19] & ((!WB6_read_latency_shift_reg[0]) # (!WB6_av_readdata_pre[19])))) ) ) # ( !AC6L1 & ( (!TC2L45 & ((!WB6_read_latency_shift_reg[0]) # (!WB6_av_readdata_pre[19]))) ) );


--UE1L957 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[3]~14 at MLABCELL_X25_Y5_N51
UE1L957 = ( UE1L956 & ( T2_avalon_readdata[3] & ( (!UE1_av_ld_aligning_data & ((!TC2L47))) # (UE1_av_ld_aligning_data & (!UE1_av_ld_byte3_data[3])) ) ) ) # ( !UE1L956 & ( T2_avalon_readdata[3] & ( (!UE1_av_ld_byte3_data[3] & UE1_av_ld_aligning_data) ) ) ) # ( UE1L956 & ( !T2_avalon_readdata[3] & ( (!UE1_av_ld_byte3_data[3]) # (!UE1_av_ld_aligning_data) ) ) ) # ( !UE1L956 & ( !T2_avalon_readdata[3] & ( (!UE1_av_ld_byte3_data[3] & UE1_av_ld_aligning_data) ) ) );


--UE1L953 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[2]~15 at LABCELL_X29_Y4_N24
UE1L953 = ( WB8_av_readdata_pre[18] & ( AC6L1 ) ) # ( !WB8_av_readdata_pre[18] & ( AC6L1 & ( (WB6_read_latency_shift_reg[0] & WB6_av_readdata_pre[18]) ) ) ) # ( WB8_av_readdata_pre[18] & ( !AC6L1 & ( (WB6_read_latency_shift_reg[0] & WB6_av_readdata_pre[18]) ) ) ) # ( !WB8_av_readdata_pre[18] & ( !AC6L1 & ( (WB6_read_latency_shift_reg[0] & WB6_av_readdata_pre[18]) ) ) );


--UE1L954 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[2]~16 at LABCELL_X29_Y4_N18
UE1L954 = ( UE1L953 & ( (UE1_av_ld_aligning_data & !UE1_av_ld_byte3_data[2]) ) ) # ( !UE1L953 & ( (!UE1_av_ld_aligning_data & ((!TC2L47) # ((!T2_avalon_readdata[2])))) # (UE1_av_ld_aligning_data & (((!UE1_av_ld_byte3_data[2])))) ) );


--UE1L950 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[1]~17 at LABCELL_X29_Y4_N48
UE1L950 = (!WB6_read_latency_shift_reg[0] & (AC6L1 & ((WB8_av_readdata_pre[17])))) # (WB6_read_latency_shift_reg[0] & (((AC6L1 & WB8_av_readdata_pre[17])) # (WB6_av_readdata_pre[17])));


--UE1L951 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[1]~18 at LABCELL_X29_Y4_N21
UE1L951 = ( UE1L950 & ( (UE1_av_ld_aligning_data & !UE1_av_ld_byte3_data[1]) ) ) # ( !UE1L950 & ( (!UE1_av_ld_aligning_data & ((!TC2L47) # ((!T2_avalon_readdata[1])))) # (UE1_av_ld_aligning_data & (((!UE1_av_ld_byte3_data[1])))) ) );


--UE1L965 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[6]~19 at LABCELL_X30_Y5_N33
UE1L965 = ( WB6_av_readdata_pre[22] & ( (!TC2L45 & (!WB6_read_latency_shift_reg[0] & ((!AC6L1) # (!WB8_av_readdata_pre[22])))) ) ) # ( !WB6_av_readdata_pre[22] & ( (!TC2L45 & ((!AC6L1) # (!WB8_av_readdata_pre[22]))) ) );


--UE1L966 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[6]~20 at LABCELL_X29_Y6_N9
UE1L966 = ( T2_avalon_readdata[6] & ( UE1_av_ld_byte3_data[6] & ( (UE1L965 & (!UE1_av_ld_aligning_data & !TC2L47)) ) ) ) # ( !T2_avalon_readdata[6] & ( UE1_av_ld_byte3_data[6] & ( (UE1L965 & !UE1_av_ld_aligning_data) ) ) ) # ( T2_avalon_readdata[6] & ( !UE1_av_ld_byte3_data[6] & ( ((UE1L965 & !TC2L47)) # (UE1_av_ld_aligning_data) ) ) ) # ( !T2_avalon_readdata[6] & ( !UE1_av_ld_byte3_data[6] & ( (UE1_av_ld_aligning_data) # (UE1L965) ) ) );


--GE1L128 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 at MLABCELL_X6_Y5_N39
GE1L128 = (!GE1_MonAReg[4] & GE1_MonAReg[3]);


--LF1L122 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~13 at LABCELL_X17_Y3_N27
LF1L122 = ( LF1_MonAReg[3] & ( !LF1_MonAReg[4] ) );


--ND1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~14 at LABCELL_X19_Y8_N45
ND1L927 = (!VC2L15 & (TB2_mem[0][41] & (VB1_data_reg[15]))) # (VC2L15 & (((TB2_mem[0][41] & VB1_data_reg[15])) # (T1_avalon_readdata[15])));


--ND1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~15 at LABCELL_X13_Y6_N33
ND1L928 = ( WB1_read_latency_shift_reg[0] & ( WB4_av_readdata_pre[15] & ( (WB1_av_readdata_pre[15]) # (AC4L1) ) ) ) # ( !WB1_read_latency_shift_reg[0] & ( WB4_av_readdata_pre[15] & ( AC4L1 ) ) ) # ( WB1_read_latency_shift_reg[0] & ( !WB4_av_readdata_pre[15] & ( WB1_av_readdata_pre[15] ) ) );


--ND1L929 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~16 at LABCELL_X17_Y8_N15
ND1L929 = ( !ND1_av_ld_byte2_data[7] & ( ND1L928 & ( ND1_av_ld_aligning_data ) ) ) # ( ND1_av_ld_byte2_data[7] & ( !ND1L928 & ( (!ND1_av_ld_aligning_data & ((!VB1L35) # (!ND1L927))) ) ) ) # ( !ND1_av_ld_byte2_data[7] & ( !ND1L928 & ( (!VB1L35) # ((!ND1L927) # (ND1_av_ld_aligning_data)) ) ) );


--ND1L899 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~17 at MLABCELL_X21_Y8_N48
ND1L899 = ( T1_avalon_readdata[8] & ( ((VB1_data_reg[8] & TB2_mem[0][41])) # (VC2L15) ) ) # ( !T1_avalon_readdata[8] & ( (VB1_data_reg[8] & TB2_mem[0][41]) ) );


--ND1L900 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~18 at LABCELL_X9_Y6_N15
ND1L900 = ( WB4_av_readdata_pre[8] & ( WB1_av_readdata_pre[8] & ( (WB1_read_latency_shift_reg[0]) # (AC4L1) ) ) ) # ( !WB4_av_readdata_pre[8] & ( WB1_av_readdata_pre[8] & ( WB1_read_latency_shift_reg[0] ) ) ) # ( WB4_av_readdata_pre[8] & ( !WB1_av_readdata_pre[8] & ( AC4L1 ) ) );


--ND1L901 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~19 at LABCELL_X17_Y8_N18
ND1L901 = ( !ND1_av_ld_byte2_data[0] & ( ND1L900 & ( ND1_av_ld_aligning_data ) ) ) # ( ND1_av_ld_byte2_data[0] & ( !ND1L900 & ( (!ND1_av_ld_aligning_data & ((!VB1L35) # (!ND1L899))) ) ) ) # ( !ND1_av_ld_byte2_data[0] & ( !ND1L900 & ( (!VB1L35) # ((!ND1L899) # (ND1_av_ld_aligning_data)) ) ) );


--ND1L903 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~20 at MLABCELL_X21_Y8_N54
ND1L903 = ( VC2L15 & ( ((TB2_mem[0][41] & VB1_data_reg[9])) # (T1_avalon_readdata[9]) ) ) # ( !VC2L15 & ( (TB2_mem[0][41] & VB1_data_reg[9]) ) );


--ND1L904 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~21 at LABCELL_X10_Y6_N27
ND1L904 = ( WB1_av_readdata_pre[9] & ( ((AC4L1 & WB4_av_readdata_pre[9])) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[9] & ( (AC4L1 & WB4_av_readdata_pre[9]) ) );


--ND1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~22 at MLABCELL_X15_Y8_N51
ND1L905 = ( ND1L904 & ( VB1L35 & ( (ND1_av_ld_aligning_data & !ND1_av_ld_byte2_data[1]) ) ) ) # ( !ND1L904 & ( VB1L35 & ( (!ND1_av_ld_aligning_data & (!ND1L903)) # (ND1_av_ld_aligning_data & ((!ND1_av_ld_byte2_data[1]))) ) ) ) # ( ND1L904 & ( !VB1L35 & ( (ND1_av_ld_aligning_data & !ND1_av_ld_byte2_data[1]) ) ) ) # ( !ND1L904 & ( !VB1L35 & ( (!ND1_av_ld_aligning_data) # (!ND1_av_ld_byte2_data[1]) ) ) );


--ND1L907 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~23 at MLABCELL_X21_Y8_N57
ND1L907 = ( VC2L15 & ( ((TB2_mem[0][41] & VB1_data_reg[10])) # (T1_avalon_readdata[10]) ) ) # ( !VC2L15 & ( (TB2_mem[0][41] & VB1_data_reg[10]) ) );


--ND1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~24 at LABCELL_X12_Y6_N57
ND1L908 = ( WB1_read_latency_shift_reg[0] & ( ((AC4L1 & WB4_av_readdata_pre[10])) # (WB1_av_readdata_pre[10]) ) ) # ( !WB1_read_latency_shift_reg[0] & ( (AC4L1 & WB4_av_readdata_pre[10]) ) );


--ND1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~25 at MLABCELL_X15_Y8_N33
ND1L909 = ( ND1L907 & ( (!ND1_av_ld_aligning_data & (!VB1L35 & (!ND1L908))) # (ND1_av_ld_aligning_data & (((!ND1_av_ld_byte2_data[2])))) ) ) # ( !ND1L907 & ( (!ND1_av_ld_aligning_data & (!ND1L908)) # (ND1_av_ld_aligning_data & ((!ND1_av_ld_byte2_data[2]))) ) );


--ND1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~26 at MLABCELL_X21_Y8_N21
ND1L911 = ( TB2_mem[0][41] & ( ((T1_avalon_readdata[11] & VC2L15)) # (VB1_data_reg[11]) ) ) # ( !TB2_mem[0][41] & ( (T1_avalon_readdata[11] & VC2L15) ) );


--ND1L912 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~27 at LABCELL_X13_Y8_N30
ND1L912 = ( VB1L35 & ( (!TC1L45 & (!ND1L911 & ((!AC4L1) # (!WB4_av_readdata_pre[11])))) ) ) # ( !VB1L35 & ( (!TC1L45 & ((!AC4L1) # (!WB4_av_readdata_pre[11]))) ) );


--ND1L913 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~28 at LABCELL_X16_Y8_N3
ND1L913 = ( ND1L868 & ( (!ND1L689) # (ND1_av_ld_byte2_data[3]) ) ) # ( !ND1L868 & ( (ND1L689 & ND1_av_ld_byte2_data[3]) ) );


--ND1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~29 at MLABCELL_X21_Y8_N6
ND1L923 = ( T1_avalon_readdata[14] & ( ((VB1_data_reg[14] & TB2_mem[0][41])) # (VC2L15) ) ) # ( !T1_avalon_readdata[14] & ( (VB1_data_reg[14] & TB2_mem[0][41]) ) );


--ND1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~30 at LABCELL_X13_Y6_N42
ND1L924 = ( WB1_av_readdata_pre[14] & ( AC4L1 & ( (WB4_av_readdata_pre[14]) # (WB1_read_latency_shift_reg[0]) ) ) ) # ( !WB1_av_readdata_pre[14] & ( AC4L1 & ( WB4_av_readdata_pre[14] ) ) ) # ( WB1_av_readdata_pre[14] & ( !AC4L1 & ( WB1_read_latency_shift_reg[0] ) ) );


--ND1L925 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~31 at MLABCELL_X15_Y8_N30
ND1L925 = ( ND1_av_ld_byte2_data[6] & ( (!ND1_av_ld_aligning_data & (!ND1L924 & ((!VB1L35) # (!ND1L923)))) ) ) # ( !ND1_av_ld_byte2_data[6] & ( ((!ND1L924 & ((!VB1L35) # (!ND1L923)))) # (ND1_av_ld_aligning_data) ) );


--UE1L932 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[7]~13 at MLABCELL_X25_Y5_N21
UE1L932 = ( VC7L15 & ( ((TB7_mem[0][41] & VB2_data_reg[15])) # (T2_avalon_readdata[15]) ) ) # ( !VC7L15 & ( (TB7_mem[0][41] & VB2_data_reg[15]) ) );


--UE1L933 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[7]~14 at LABCELL_X27_Y2_N24
UE1L933 = ( WB8_av_readdata_pre[15] & ( ((WB6_read_latency_shift_reg[0] & WB6_av_readdata_pre[15])) # (AC6L1) ) ) # ( !WB8_av_readdata_pre[15] & ( (WB6_read_latency_shift_reg[0] & WB6_av_readdata_pre[15]) ) );


--UE1L934 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[7]~15 at MLABCELL_X25_Y5_N30
UE1L934 = ( UE1L933 & ( (!UE1_av_ld_byte2_data[7] & UE1_av_ld_aligning_data) ) ) # ( !UE1L933 & ( (!UE1_av_ld_aligning_data & ((!UE1L932) # ((!VB2L36)))) # (UE1_av_ld_aligning_data & (((!UE1_av_ld_byte2_data[7])))) ) );


--UE1L913 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[3]~16 at MLABCELL_X25_Y5_N54
UE1L913 = ( VB2_data_reg[11] & ( ((VC7L15 & T2_avalon_readdata[11])) # (TB7_mem[0][41]) ) ) # ( !VB2_data_reg[11] & ( (VC7L15 & T2_avalon_readdata[11]) ) );


--UE1L914 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[3]~17 at MLABCELL_X25_Y3_N24
UE1L914 = ( TC2L45 ) # ( !TC2L45 & ( (!VB2L36 & (AC6L1 & ((WB8_av_readdata_pre[11])))) # (VB2L36 & (((AC6L1 & WB8_av_readdata_pre[11])) # (UE1L913))) ) );


--UE1L910 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[2]~18 at MLABCELL_X25_Y5_N42
UE1L910 = ( VB2_data_reg[10] & ( ((VC7L15 & T2_avalon_readdata[10])) # (TB7_mem[0][41]) ) ) # ( !VB2_data_reg[10] & ( (VC7L15 & T2_avalon_readdata[10]) ) );


--UE1L911 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[2]~19 at LABCELL_X29_Y4_N45
UE1L911 = ( WB6_av_readdata_pre[10] & ( AC6L1 & ( (WB8_av_readdata_pre[10]) # (WB6_read_latency_shift_reg[0]) ) ) ) # ( !WB6_av_readdata_pre[10] & ( AC6L1 & ( WB8_av_readdata_pre[10] ) ) ) # ( WB6_av_readdata_pre[10] & ( !AC6L1 & ( WB6_read_latency_shift_reg[0] ) ) );


--UE1L912 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[2]~20 at LABCELL_X29_Y4_N30
UE1L912 = ( UE1_av_ld_byte2_data[2] & ( (!UE1_av_ld_aligning_data & (!UE1L911 & ((!VB2L36) # (!UE1L910)))) ) ) # ( !UE1_av_ld_byte2_data[2] & ( ((!UE1L911 & ((!VB2L36) # (!UE1L910)))) # (UE1_av_ld_aligning_data) ) );


--UE1L906 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[1]~21 at MLABCELL_X25_Y5_N45
UE1L906 = ( VB2_data_reg[9] & ( ((VC7L15 & T2_avalon_readdata[9])) # (TB7_mem[0][41]) ) ) # ( !VB2_data_reg[9] & ( (VC7L15 & T2_avalon_readdata[9]) ) );


--UE1L907 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[1]~22 at LABCELL_X29_Y4_N51
UE1L907 = ( WB6_av_readdata_pre[9] & ( ((AC6L1 & WB8_av_readdata_pre[9])) # (WB6_read_latency_shift_reg[0]) ) ) # ( !WB6_av_readdata_pre[9] & ( (AC6L1 & WB8_av_readdata_pre[9]) ) );


--UE1L908 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[1]~23 at LABCELL_X29_Y4_N0
UE1L908 = ( !UE1_av_ld_aligning_data & ( UE1_av_ld_byte2_data[1] & ( (!UE1L907 & ((!VB2L36) # (!UE1L906))) ) ) ) # ( UE1_av_ld_aligning_data & ( !UE1_av_ld_byte2_data[1] ) ) # ( !UE1_av_ld_aligning_data & ( !UE1_av_ld_byte2_data[1] & ( (!UE1L907 & ((!VB2L36) # (!UE1L906))) ) ) );


--UE1L902 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[0]~24 at MLABCELL_X25_Y5_N39
UE1L902 = ( T2_avalon_readdata[8] & ( VC7L15 ) ) # ( !T2_avalon_readdata[8] & ( VC7L15 & ( (TB7_mem[0][41] & VB2_data_reg[8]) ) ) ) # ( T2_avalon_readdata[8] & ( !VC7L15 & ( (TB7_mem[0][41] & VB2_data_reg[8]) ) ) ) # ( !T2_avalon_readdata[8] & ( !VC7L15 & ( (TB7_mem[0][41] & VB2_data_reg[8]) ) ) );


--UE1L903 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[0]~25 at MLABCELL_X25_Y3_N27
UE1L903 = ( WB6_read_latency_shift_reg[0] & ( ((AC6L1 & WB8_av_readdata_pre[8])) # (WB6_av_readdata_pre[8]) ) ) # ( !WB6_read_latency_shift_reg[0] & ( (AC6L1 & WB8_av_readdata_pre[8]) ) );


--UE1L904 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[0]~26 at MLABCELL_X28_Y5_N6
UE1L904 = ( UE1L903 & ( (UE1_av_ld_aligning_data & !UE1_av_ld_byte2_data[0]) ) ) # ( !UE1L903 & ( (!UE1_av_ld_aligning_data & ((!VB2L36) # ((!UE1L902)))) # (UE1_av_ld_aligning_data & (((!UE1_av_ld_byte2_data[0])))) ) );


--UE1L928 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[6]~27 at LABCELL_X24_Y5_N24
UE1L928 = ( TB7_mem[0][41] & ( ((VC7L15 & T2_avalon_readdata[14])) # (VB2_data_reg[14]) ) ) # ( !TB7_mem[0][41] & ( (VC7L15 & T2_avalon_readdata[14]) ) );


--UE1L929 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[6]~28 at LABCELL_X27_Y2_N18
UE1L929 = ( WB6_av_readdata_pre[14] & ( ((AC6L1 & WB8_av_readdata_pre[14])) # (WB6_read_latency_shift_reg[0]) ) ) # ( !WB6_av_readdata_pre[14] & ( (AC6L1 & WB8_av_readdata_pre[14]) ) );


--UE1L930 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[6]~29 at MLABCELL_X28_Y5_N9
UE1L930 = ( UE1L929 & ( (UE1_av_ld_aligning_data & !UE1_av_ld_byte2_data[6]) ) ) # ( !UE1L929 & ( (!UE1_av_ld_aligning_data & ((!VB2L36) # ((!UE1L928)))) # (UE1_av_ld_aligning_data & (((!UE1_av_ld_byte2_data[6])))) ) );


--ND1L962 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~21 at LABCELL_X16_Y8_N48
ND1L962 = (!AC4L1 & (TC1L47 & (T1_avalon_readdata[7]))) # (AC4L1 & (((TC1L47 & T1_avalon_readdata[7])) # (WB4_av_readdata_pre[23])));


--UE1L967 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[7]~21 at LABCELL_X29_Y5_N18
UE1L967 = ( WB8_av_readdata_pre[23] & ( T2_avalon_readdata[7] & ( (TC2L47) # (AC6L1) ) ) ) # ( !WB8_av_readdata_pre[23] & ( T2_avalon_readdata[7] & ( TC2L47 ) ) ) # ( WB8_av_readdata_pre[23] & ( !T2_avalon_readdata[7] & ( AC6L1 ) ) );


--TC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~25 at LABCELL_X13_Y8_N36
TC1L15 = ( WB4_av_readdata_pre[3] & ( AC4L1 ) ) # ( !WB4_av_readdata_pre[3] & ( AC4L1 & ( (WB3_av_readdata_pre[3] & (WB3L12Q & !TB3_mem[0][74])) ) ) ) # ( WB4_av_readdata_pre[3] & ( !AC4L1 & ( (WB3_av_readdata_pre[3] & (WB3L12Q & !TB3_mem[0][74])) ) ) ) # ( !WB4_av_readdata_pre[3] & ( !AC4L1 & ( (WB3_av_readdata_pre[3] & (WB3L12Q & !TB3_mem[0][74])) ) ) );


--TC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~26 at LABCELL_X19_Y8_N21
TC1L16 = ( TB2_mem[0][41] & ( T1_avalon_readdata[3] & ( (((WB1_read_latency_shift_reg[0] & WB1_av_readdata_pre[3])) # (VB1_data_reg[3])) # (VC2L15) ) ) ) # ( !TB2_mem[0][41] & ( T1_avalon_readdata[3] & ( ((WB1_read_latency_shift_reg[0] & WB1_av_readdata_pre[3])) # (VC2L15) ) ) ) # ( TB2_mem[0][41] & ( !T1_avalon_readdata[3] & ( ((WB1_read_latency_shift_reg[0] & WB1_av_readdata_pre[3])) # (VB1_data_reg[3]) ) ) ) # ( !TB2_mem[0][41] & ( !T1_avalon_readdata[3] & ( (WB1_read_latency_shift_reg[0] & WB1_av_readdata_pre[3]) ) ) );


--TC2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[3]~25 at LABCELL_X16_Y5_N12
TC2L15 = ( WB8_av_readdata_pre[3] & ( WB3L12Q & ( ((WB3_av_readdata_pre[3] & TB3_mem[0][74])) # (AC6L1) ) ) ) # ( !WB8_av_readdata_pre[3] & ( WB3L12Q & ( (WB3_av_readdata_pre[3] & TB3_mem[0][74]) ) ) ) # ( WB8_av_readdata_pre[3] & ( !WB3L12Q & ( AC6L1 ) ) );


--TC2L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[3]~26 at LABCELL_X24_Y5_N45
TC2L16 = ( VC7L15 & ( T2_avalon_readdata[3] ) ) # ( !VC7L15 & ( T2_avalon_readdata[3] & ( (!WB6_read_latency_shift_reg[0] & (VB2_data_reg[3] & (TB7_mem[0][41]))) # (WB6_read_latency_shift_reg[0] & (((VB2_data_reg[3] & TB7_mem[0][41])) # (WB6_av_readdata_pre[3]))) ) ) ) # ( VC7L15 & ( !T2_avalon_readdata[3] & ( (!WB6_read_latency_shift_reg[0] & (VB2_data_reg[3] & (TB7_mem[0][41]))) # (WB6_read_latency_shift_reg[0] & (((VB2_data_reg[3] & TB7_mem[0][41])) # (WB6_av_readdata_pre[3]))) ) ) ) # ( !VC7L15 & ( !T2_avalon_readdata[3] & ( (!WB6_read_latency_shift_reg[0] & (VB2_data_reg[3] & (TB7_mem[0][41]))) # (WB6_read_latency_shift_reg[0] & (((VB2_data_reg[3] & TB7_mem[0][41])) # (WB6_av_readdata_pre[3]))) ) ) );


--UE1L201 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_alu_subtract~0 at LABCELL_X29_Y7_N12
UE1L201 = ( !UE1_D_iw[0] & ( (!UE1_D_iw[3] & (UE1_D_iw[4] & (!UE1_D_iw[2] $ (UE1_D_iw[1])))) ) );


--UE1L202 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_alu_subtract~1 at MLABCELL_X34_Y7_N0
UE1L202 = ( UE1_D_iw[14] & ( !UE1_D_iw[12] & ( (!UE1_D_iw[13] & ((!UE1_D_iw[15] & ((!UE1_D_iw[11]))) # (UE1_D_iw[15] & (UE1_D_iw[16] & UE1_D_iw[11])))) ) ) ) # ( !UE1_D_iw[14] & ( !UE1_D_iw[12] & ( (UE1_D_iw[15] & (!UE1_D_iw[11] & !UE1_D_iw[13])) ) ) );


--UE1L239 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_retaddr~2 at MLABCELL_X34_Y7_N51
UE1L239 = ( !UE1_D_iw[12] & ( (UE1_D_iw[13] & (UE1_D_iw[14] & (!UE1_D_iw[16] $ (!UE1_D_iw[15])))) ) );


--UE1L240 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_retaddr~3 at LABCELL_X33_Y7_N0
UE1L240 = ( UE1_D_iw[15] & ( UE1_D_iw[14] & ( (UE1_D_iw[13] & (UE1_D_iw[16] & (UE1_D_iw[11] & !UE1_D_iw[12]))) ) ) ) # ( UE1_D_iw[15] & ( !UE1_D_iw[14] & ( (UE1_D_iw[13] & (UE1_D_iw[16] & !UE1_D_iw[12])) ) ) ) # ( !UE1_D_iw[15] & ( !UE1_D_iw[14] & ( (UE1_D_iw[13] & (UE1_D_iw[16] & ((!UE1_D_iw[12]) # (UE1_D_iw[11])))) ) ) );


--UE1L307 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_wr_dst_reg~1 at LABCELL_X29_Y7_N57
UE1L307 = ( UE1_D_iw[0] & ( (UE1_D_iw[2] & (!UE1_D_iw[1] & ((!UE1_D_iw[4]) # (!UE1_D_iw[3])))) ) );


--UE1L222 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at MLABCELL_X34_Y7_N18
UE1L222 = ( !UE1_D_iw[14] & ( UE1_D_iw[12] & ( (UE1_D_iw[16] & (!UE1_D_iw[15] & (UE1_D_iw[11] & UE1_D_iw[13]))) ) ) ) # ( UE1_D_iw[14] & ( !UE1_D_iw[12] & ( (UE1_D_iw[16] & (!UE1_D_iw[15] & (!UE1_D_iw[11] & UE1_D_iw[13]))) ) ) ) # ( !UE1_D_iw[14] & ( !UE1_D_iw[12] & ( (UE1_D_iw[16] & (!UE1_D_iw[15] & UE1_D_iw[13])) ) ) );


--ND1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at LABCELL_X11_Y9_N57
ND1L201 = ( ND1_D_iw[1] & ( (ND1_D_iw[2] & (!ND1_D_iw[3] & (ND1_D_iw[4] & !ND1_D_iw[0]))) ) ) # ( !ND1_D_iw[1] & ( (!ND1_D_iw[2] & (!ND1_D_iw[3] & (ND1_D_iw[4] & !ND1_D_iw[0]))) ) );


--ND1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X9_Y9_N48
ND1L202 = ( ND1_D_iw[16] & ( !ND1_D_iw[12] & ( (!ND1_D_iw[13] & ((!ND1_D_iw[15] & (ND1_D_iw[14] & !ND1_D_iw[11])) # (ND1_D_iw[15] & (!ND1_D_iw[14] $ (ND1_D_iw[11]))))) ) ) ) # ( !ND1_D_iw[16] & ( !ND1_D_iw[12] & ( (!ND1_D_iw[11] & (!ND1_D_iw[13] & (!ND1_D_iw[15] $ (!ND1_D_iw[14])))) ) ) );


--ND1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at MLABCELL_X8_Y9_N42
ND1L239 = ( ND1_D_iw[14] & ( (!ND1_D_iw[12] & (ND1_D_iw[13] & (!ND1_D_iw[16] $ (!ND1_D_iw[15])))) ) );


--ND1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at MLABCELL_X8_Y9_N18
ND1L240 = ( ND1_D_iw[15] & ( ND1_D_iw[14] & ( (ND1_D_iw[11] & (ND1_D_iw[13] & (ND1_D_iw[16] & !ND1_D_iw[12]))) ) ) ) # ( ND1_D_iw[15] & ( !ND1_D_iw[14] & ( (ND1_D_iw[13] & (ND1_D_iw[16] & !ND1_D_iw[12])) ) ) ) # ( !ND1_D_iw[15] & ( !ND1_D_iw[14] & ( (ND1_D_iw[13] & (ND1_D_iw[16] & ((!ND1_D_iw[12]) # (ND1_D_iw[11])))) ) ) );


--ND1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1 at LABCELL_X11_Y9_N54
ND1L306 = ( !ND1_D_iw[1] & ( (ND1_D_iw[2] & (ND1_D_iw[0] & ((!ND1_D_iw[3]) # (!ND1_D_iw[4])))) ) );


--ND1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at MLABCELL_X8_Y10_N42
ND1L222 = ( !ND1_D_iw[15] & ( ND1_D_iw[16] & ( (ND1_D_iw[13] & ((!ND1_D_iw[11] & (!ND1_D_iw[12])) # (ND1_D_iw[11] & ((!ND1_D_iw[14]))))) ) ) );


--UE1L251 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X31_Y7_N30
UE1L251 = ( !UE1_D_iw[12] & ( UE1_D_iw[14] & ( (UE1_D_iw[13] & (!UE1_D_iw[16] & UE1_D_iw[11])) ) ) ) # ( !UE1_D_iw[12] & ( !UE1_D_iw[14] & ( (UE1_D_iw[13] & (!UE1_D_iw[16] & (UE1_D_iw[11] & !UE1_D_iw[15]))) ) ) );


--UE1L223 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at LABCELL_X31_Y7_N48
UE1L223 = ( UE1_D_iw[4] & ( UE1_D_iw[3] & ( (UE1_D_iw[2] & (!UE1_D_iw[5] & UE1_D_iw[0])) ) ) ) # ( !UE1_D_iw[4] & ( UE1_D_iw[3] & ( (!UE1_D_iw[1] & (!UE1_D_iw[2] & (UE1_D_iw[5] & UE1_D_iw[0]))) ) ) ) # ( !UE1_D_iw[4] & ( !UE1_D_iw[3] & ( (!UE1_D_iw[2] & (UE1_D_iw[5] & (!UE1_D_iw[1] $ (!UE1_D_iw[0])))) ) ) );


--UE1L224 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X31_Y7_N18
UE1L224 = ( UE1_D_iw[4] & ( UE1_D_iw[3] & ( (!UE1_D_iw[2] & (!UE1_D_iw[5] & (!UE1_D_iw[1] $ (!UE1_D_iw[0])))) ) ) ) # ( !UE1_D_iw[4] & ( UE1_D_iw[3] & ( (!UE1_D_iw[2] & (!UE1_D_iw[5] & (!UE1_D_iw[1] $ (!UE1_D_iw[0])))) ) ) ) # ( UE1_D_iw[4] & ( !UE1_D_iw[3] & ( (!UE1_D_iw[2] & (!UE1_D_iw[5] & (!UE1_D_iw[1] $ (!UE1_D_iw[0])))) ) ) );


--UE1L225 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X31_Y7_N0
UE1L225 = ( UE1_D_iw[3] & ( UE1_D_iw[4] & ( (UE1_D_iw[5] & ((!UE1_D_iw[1] & ((!UE1_D_iw[2]) # (UE1_D_iw[0]))) # (UE1_D_iw[1] & (UE1_D_iw[2])))) ) ) ) # ( !UE1_D_iw[3] & ( UE1_D_iw[4] & ( (!UE1_D_iw[1] & (!UE1_D_iw[2] & (UE1_D_iw[5] & UE1_D_iw[0]))) ) ) );


--UE1L211 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_exception~2 at LABCELL_X33_Y7_N3
UE1L211 = ( UE1_D_iw[14] & ( UE1_D_iw[15] & ( (UE1_D_iw[13] & (UE1_D_iw[16] & (!UE1_D_iw[12] & UE1_D_iw[11]))) ) ) ) # ( UE1_D_iw[14] & ( !UE1_D_iw[15] & ( (UE1_D_iw[13] & (UE1_D_iw[16] & !UE1_D_iw[12])) ) ) ) # ( !UE1_D_iw[14] & ( !UE1_D_iw[15] & ( (UE1_D_iw[13] & (UE1_D_iw[16] & ((!UE1_D_iw[12]) # (UE1_D_iw[11])))) ) ) );


--UE1L212 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_exception~3 at MLABCELL_X34_Y4_N42
UE1L212 = ( UE1_D_iw[13] & ( UE1_D_iw[14] & ( (!UE1_D_iw[11] & (UE1_D_iw[16] & ((UE1_D_iw[15])))) # (UE1_D_iw[11] & (((UE1_D_iw[12])))) ) ) ) # ( !UE1_D_iw[13] & ( UE1_D_iw[14] & ( (!UE1_D_iw[12] & (UE1_D_iw[15] & (!UE1_D_iw[11] $ (!UE1_D_iw[16])))) # (UE1_D_iw[12] & (!UE1_D_iw[15] & ((!UE1_D_iw[11]) # (UE1_D_iw[16])))) ) ) ) # ( UE1_D_iw[13] & ( !UE1_D_iw[14] & ( (!UE1_D_iw[12] & (((!UE1_D_iw[16] & UE1_D_iw[15])))) # (UE1_D_iw[12] & (UE1_D_iw[11] & ((!UE1_D_iw[16]) # (UE1_D_iw[15])))) ) ) ) # ( !UE1_D_iw[13] & ( !UE1_D_iw[14] & ( (!UE1_D_iw[16] & (!UE1_D_iw[12] & (!UE1_D_iw[11] $ (UE1_D_iw[15])))) # (UE1_D_iw[16] & (((UE1_D_iw[11] & !UE1_D_iw[15])) # (UE1_D_iw[12]))) ) ) );


--UE1L213 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_exception~4 at MLABCELL_X34_Y4_N0
UE1L213 = ( !UE1_D_iw[13] & ( UE1_D_iw[14] & ( (!UE1_D_iw[16] & (UE1_D_iw[11] & (!UE1_D_iw[12] & UE1_D_iw[15]))) # (UE1_D_iw[16] & (((UE1_D_iw[12] & !UE1_D_iw[15])))) ) ) ) # ( !UE1_D_iw[13] & ( !UE1_D_iw[14] & ( (UE1_D_iw[16] & (!UE1_D_iw[15] & ((UE1_D_iw[12]) # (UE1_D_iw[11])))) ) ) );


--UE1L214 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_exception~5 at MLABCELL_X34_Y4_N30
UE1L214 = ( !UE1_D_iw[15] & ( UE1_D_iw[14] & ( (UE1_D_iw[12] & (!UE1_D_iw[16] & (!UE1_D_iw[11] $ (UE1_D_iw[13])))) ) ) ) # ( UE1_D_iw[15] & ( !UE1_D_iw[14] & ( (!UE1_D_iw[12] & (!UE1_D_iw[16] & ((UE1_D_iw[13]) # (UE1_D_iw[11])))) ) ) ) # ( !UE1_D_iw[15] & ( !UE1_D_iw[14] & ( (!UE1_D_iw[12] & (!UE1_D_iw[16] & (!UE1_D_iw[11] & !UE1_D_iw[13]))) ) ) );


--UE1L215 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_exception~6 at MLABCELL_X34_Y4_N24
UE1L215 = ( UE1_D_iw[13] & ( UE1_D_iw[14] & ( (UE1_D_iw[16] & ((!UE1_D_iw[11] & (!UE1_D_iw[12] & UE1_D_iw[15])) # (UE1_D_iw[11] & (UE1_D_iw[12] & !UE1_D_iw[15])))) ) ) ) # ( !UE1_D_iw[13] & ( UE1_D_iw[14] & ( (!UE1_D_iw[11] & (UE1_D_iw[16] & (!UE1_D_iw[12] & UE1_D_iw[15]))) ) ) ) # ( UE1_D_iw[13] & ( !UE1_D_iw[14] & ( (UE1_D_iw[11] & (UE1_D_iw[16] & (UE1_D_iw[12] & UE1_D_iw[15]))) ) ) ) # ( !UE1_D_iw[13] & ( !UE1_D_iw[14] & ( (UE1_D_iw[16] & (UE1_D_iw[12] & UE1_D_iw[15])) ) ) );


--ND1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X9_Y9_N42
ND1L251 = ( !ND1_D_iw[16] & ( !ND1_D_iw[12] & ( (ND1_D_iw[11] & (ND1_D_iw[13] & ((!ND1_D_iw[15]) # (ND1_D_iw[14])))) ) ) );


--ND1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at LABCELL_X12_Y9_N54
ND1L223 = ( ND1_D_iw[2] & ( ND1_D_iw[3] & ( (ND1_D_iw[0] & (ND1_D_iw[4] & !ND1_D_iw[5])) ) ) ) # ( !ND1_D_iw[2] & ( ND1_D_iw[3] & ( (!ND1_D_iw[1] & (ND1_D_iw[0] & (!ND1_D_iw[4] & ND1_D_iw[5]))) ) ) ) # ( !ND1_D_iw[2] & ( !ND1_D_iw[3] & ( (!ND1_D_iw[4] & (ND1_D_iw[5] & (!ND1_D_iw[1] $ (!ND1_D_iw[0])))) ) ) );


--ND1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X12_Y9_N48
ND1L224 = ( !ND1_D_iw[2] & ( ND1_D_iw[0] & ( (!ND1_D_iw[1] & (!ND1_D_iw[5] & ((ND1_D_iw[4]) # (ND1_D_iw[3])))) ) ) ) # ( !ND1_D_iw[2] & ( !ND1_D_iw[0] & ( (ND1_D_iw[1] & (!ND1_D_iw[5] & ((ND1_D_iw[4]) # (ND1_D_iw[3])))) ) ) );


--ND1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X12_Y9_N6
ND1L225 = ( ND1_D_iw[2] & ( ND1_D_iw[0] & ( (ND1_D_iw[3] & (ND1_D_iw[4] & ND1_D_iw[5])) ) ) ) # ( !ND1_D_iw[2] & ( ND1_D_iw[0] & ( (!ND1_D_iw[1] & (ND1_D_iw[4] & ND1_D_iw[5])) ) ) ) # ( ND1_D_iw[2] & ( !ND1_D_iw[0] & ( (ND1_D_iw[1] & (ND1_D_iw[3] & (ND1_D_iw[4] & ND1_D_iw[5]))) ) ) ) # ( !ND1_D_iw[2] & ( !ND1_D_iw[0] & ( (!ND1_D_iw[1] & (ND1_D_iw[3] & (ND1_D_iw[4] & ND1_D_iw[5]))) ) ) );


--ND1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at MLABCELL_X8_Y9_N21
ND1L211 = ( ND1_D_iw[14] & ( ND1_D_iw[15] & ( (ND1_D_iw[11] & (ND1_D_iw[13] & (!ND1_D_iw[12] & ND1_D_iw[16]))) ) ) ) # ( ND1_D_iw[14] & ( !ND1_D_iw[15] & ( (ND1_D_iw[13] & (!ND1_D_iw[12] & ND1_D_iw[16])) ) ) ) # ( !ND1_D_iw[14] & ( !ND1_D_iw[15] & ( (ND1_D_iw[13] & (ND1_D_iw[16] & ((!ND1_D_iw[12]) # (ND1_D_iw[11])))) ) ) );


--ND1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at MLABCELL_X6_Y9_N24
ND1L212 = ( ND1_D_iw[16] & ( ND1_D_iw[14] & ( (!ND1_D_iw[11] & (!ND1_D_iw[15] $ (((!ND1_D_iw[12]) # (ND1_D_iw[13]))))) # (ND1_D_iw[11] & (ND1_D_iw[12] & ((!ND1_D_iw[15]) # (ND1_D_iw[13])))) ) ) ) # ( !ND1_D_iw[16] & ( ND1_D_iw[14] & ( (!ND1_D_iw[15] & (ND1_D_iw[12] & (!ND1_D_iw[11] $ (ND1_D_iw[13])))) # (ND1_D_iw[15] & (ND1_D_iw[11] & (!ND1_D_iw[13] $ (ND1_D_iw[12])))) ) ) ) # ( ND1_D_iw[16] & ( !ND1_D_iw[14] & ( (!ND1_D_iw[11] & (!ND1_D_iw[13] & ((ND1_D_iw[12])))) # (ND1_D_iw[11] & ((!ND1_D_iw[15] & (!ND1_D_iw[13])) # (ND1_D_iw[15] & ((ND1_D_iw[12]))))) ) ) ) # ( !ND1_D_iw[16] & ( !ND1_D_iw[14] & ( (!ND1_D_iw[12] & (!ND1_D_iw[15] $ (((ND1_D_iw[13]) # (ND1_D_iw[11]))))) # (ND1_D_iw[12] & (ND1_D_iw[11] & (ND1_D_iw[13]))) ) ) );


--ND1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at LABCELL_X9_Y9_N12
ND1L213 = ( ND1_D_iw[16] & ( ND1_D_iw[12] & ( (!ND1_D_iw[15] & !ND1_D_iw[13]) ) ) ) # ( ND1_D_iw[16] & ( !ND1_D_iw[12] & ( (!ND1_D_iw[15] & (!ND1_D_iw[14] & (ND1_D_iw[11] & !ND1_D_iw[13]))) ) ) ) # ( !ND1_D_iw[16] & ( !ND1_D_iw[12] & ( (ND1_D_iw[15] & (ND1_D_iw[14] & (ND1_D_iw[11] & !ND1_D_iw[13]))) ) ) );


--ND1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at LABCELL_X9_Y9_N18
ND1L214 = ( !ND1_D_iw[16] & ( ND1_D_iw[12] & ( (!ND1_D_iw[15] & (ND1_D_iw[14] & (!ND1_D_iw[11] $ (ND1_D_iw[13])))) ) ) ) # ( !ND1_D_iw[16] & ( !ND1_D_iw[12] & ( (!ND1_D_iw[14] & (!ND1_D_iw[15] $ (((ND1_D_iw[13]) # (ND1_D_iw[11]))))) ) ) );


--ND1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at LABCELL_X9_Y9_N0
ND1L215 = ( ND1_D_iw[16] & ( ND1_D_iw[12] & ( (!ND1_D_iw[13] & (ND1_D_iw[15] & (!ND1_D_iw[14]))) # (ND1_D_iw[13] & (ND1_D_iw[11] & (!ND1_D_iw[15] $ (!ND1_D_iw[14])))) ) ) ) # ( ND1_D_iw[16] & ( !ND1_D_iw[12] & ( (ND1_D_iw[15] & (ND1_D_iw[14] & !ND1_D_iw[11])) ) ) );


--UE1L197 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X27_Y4_N42
UE1L197 = ( UE1_D_iw[5] & ( !UE1_D_iw[0] & ( (!UE1_D_iw[4] & (!UE1_D_iw[2] $ ((UE1_D_iw[1])))) # (UE1_D_iw[4] & (!UE1_D_iw[2] & (UE1_D_iw[1] & UE1_D_iw[3]))) ) ) ) # ( !UE1_D_iw[5] & ( !UE1_D_iw[0] & ( (!UE1_D_iw[2] & (!UE1_D_iw[1] & ((UE1_D_iw[3])))) # (UE1_D_iw[2] & (UE1_D_iw[1] & ((!UE1_D_iw[4]) # (UE1_D_iw[3])))) ) ) );


--UE1L198 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X27_Y4_N48
UE1L198 = ( UE1_D_iw[5] & ( !UE1_D_iw[0] & ( (!UE1_D_iw[4] & (!UE1_D_iw[2] $ (UE1_D_iw[1]))) ) ) ) # ( !UE1_D_iw[5] & ( !UE1_D_iw[0] & ( (!UE1_D_iw[2] & (!UE1_D_iw[1] & ((UE1_D_iw[3])))) # (UE1_D_iw[2] & (UE1_D_iw[1] & ((!UE1_D_iw[4]) # (UE1_D_iw[3])))) ) ) );


--UE1L199 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_alu_force_xor~2 at LABCELL_X27_Y4_N33
UE1L199 = ( UE1L200 & ( UE1L197 ) ) # ( !UE1L200 & ( UE1L197 & ( UE1L198 ) ) ) # ( !UE1L200 & ( !UE1L197 & ( UE1L198 ) ) );


--UE1L203 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_alu_subtract~2 at LABCELL_X29_Y7_N15
UE1L203 = ( !UE1_D_iw[0] & ( (UE1_D_iw[3] & (!UE1_D_iw[4] & (!UE1_D_iw[2] $ (UE1_D_iw[1])))) ) );


--UE1L200 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_alu_force_xor~3 at LABCELL_X33_Y7_N54
UE1L200 = ( !UE1_D_iw[12] & ( UE1_D_iw[16] & ( (!UE1_D_iw[13] & (!UE1_D_iw[15] & !UE1_D_iw[11])) ) ) ) # ( !UE1_D_iw[12] & ( !UE1_D_iw[16] & ( (UE1_D_iw[14] & (!UE1_D_iw[13] & !UE1_D_iw[11])) ) ) );


--UE1L230 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_logic~1 at MLABCELL_X34_Y7_N6
UE1L230 = ( UE1_D_iw[3] & ( UE1L229 ) ) # ( !UE1_D_iw[3] & ( UE1L229 ) ) # ( UE1_D_iw[3] & ( !UE1L229 & ( (!UE1_D_iw[0] & (!UE1_D_iw[1] & UE1_D_iw[2])) ) ) ) # ( !UE1_D_iw[3] & ( !UE1L229 & ( (UE1_D_iw[4] & (!UE1_D_iw[0] & (!UE1_D_iw[1] & UE1_D_iw[2]))) ) ) );


--UE1L231 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_logic~2 at LABCELL_X29_Y7_N18
UE1L231 = ( UE1_D_iw[3] & ( !UE1_D_iw[0] & ( (!UE1_D_iw[5] & (!UE1_D_iw[1] & UE1_D_iw[2])) ) ) ) # ( !UE1_D_iw[3] & ( !UE1_D_iw[0] & ( (!UE1_D_iw[5] & (!UE1_D_iw[1] & (UE1_D_iw[2] & UE1_D_iw[4]))) ) ) );


--ND1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X7_Y10_N42
ND1L197 = ( ND1_D_iw[2] & ( !ND1_D_iw[0] & ( (ND1_D_iw[1] & ((!ND1_D_iw[4]) # ((!ND1_D_iw[5] & ND1_D_iw[3])))) ) ) ) # ( !ND1_D_iw[2] & ( !ND1_D_iw[0] & ( (!ND1_D_iw[1] & ((!ND1_D_iw[5] & ((ND1_D_iw[3]))) # (ND1_D_iw[5] & (!ND1_D_iw[4])))) # (ND1_D_iw[1] & (ND1_D_iw[5] & (ND1_D_iw[4] & ND1_D_iw[3]))) ) ) );


--ND1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X7_Y10_N12
ND1L198 = ( ND1_D_iw[2] & ( !ND1_D_iw[0] & ( (ND1_D_iw[1] & ((!ND1_D_iw[4]) # ((!ND1_D_iw[5] & ND1_D_iw[3])))) ) ) ) # ( !ND1_D_iw[2] & ( !ND1_D_iw[0] & ( (!ND1_D_iw[1] & ((!ND1_D_iw[5] & ((ND1_D_iw[3]))) # (ND1_D_iw[5] & (!ND1_D_iw[4])))) ) ) );


--ND1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2 at LABCELL_X7_Y10_N57
ND1L199 = ( ND1L198 & ( (!ND1L200) # (ND1L197) ) ) # ( !ND1L198 & ( (ND1L200 & ND1L197) ) );


--ND1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at LABCELL_X11_Y9_N12
ND1L203 = ( ND1_D_iw[2] & ( (ND1_D_iw[1] & (!ND1_D_iw[4] & (ND1_D_iw[3] & !ND1_D_iw[0]))) ) ) # ( !ND1_D_iw[2] & ( (!ND1_D_iw[1] & (!ND1_D_iw[4] & (ND1_D_iw[3] & !ND1_D_iw[0]))) ) );


--ND1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3 at MLABCELL_X6_Y9_N6
ND1L200 = ( ND1_D_iw[16] & ( ND1_D_iw[14] & ( (!ND1_D_iw[11] & (!ND1_D_iw[13] & (!ND1_D_iw[15] & !ND1_D_iw[12]))) ) ) ) # ( !ND1_D_iw[16] & ( ND1_D_iw[14] & ( (!ND1_D_iw[11] & (!ND1_D_iw[13] & !ND1_D_iw[12])) ) ) ) # ( ND1_D_iw[16] & ( !ND1_D_iw[14] & ( (!ND1_D_iw[11] & (!ND1_D_iw[13] & (!ND1_D_iw[15] & !ND1_D_iw[12]))) ) ) );


--ND1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X7_Y10_N30
ND1L230 = ( ND1_D_iw[2] & ( ND1_D_iw[0] & ( ND1L229 ) ) ) # ( !ND1_D_iw[2] & ( ND1_D_iw[0] & ( ND1L229 ) ) ) # ( ND1_D_iw[2] & ( !ND1_D_iw[0] & ( ((!ND1_D_iw[1] & ((ND1_D_iw[4]) # (ND1_D_iw[3])))) # (ND1L229) ) ) ) # ( !ND1_D_iw[2] & ( !ND1_D_iw[0] & ( ND1L229 ) ) );


--ND1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X7_Y9_N42
ND1L231 = ( ND1_D_iw[3] & ( !ND1_D_iw[0] & ( (!ND1_D_iw[5] & (ND1_D_iw[2] & !ND1_D_iw[1])) ) ) ) # ( !ND1_D_iw[3] & ( !ND1_D_iw[0] & ( (!ND1_D_iw[5] & (ND1_D_iw[2] & (ND1_D_iw[4] & !ND1_D_iw[1]))) ) ) );


--UE1L245 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_shift_rot~1 at MLABCELL_X34_Y4_N54
UE1L245 = ( !UE1_D_iw[13] & ( UE1_D_iw[14] & ( (UE1_D_iw[12] & (((UE1_D_iw[11] & !UE1_D_iw[16])) # (UE1_D_iw[15]))) ) ) ) # ( !UE1_D_iw[13] & ( !UE1_D_iw[14] & ( (!UE1_D_iw[16] & UE1_D_iw[12]) ) ) );


--UE1L246 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_shift_rot~2 at MLABCELL_X34_Y6_N30
UE1L246 = ( UE1L575 & ( UE1L245 ) );


--UE1L228 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_ld~0 at LABCELL_X27_Y4_N18
UE1L228 = ( UE1_D_iw[1] & ( (UE1_D_iw[0] & ((!UE1_D_iw[4]) # ((UE1_D_iw[2] & !UE1_D_iw[3])))) ) );


--ND1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at LABCELL_X9_Y9_N30
ND1L245 = ( ND1_D_iw[16] & ( ND1_D_iw[12] & ( (ND1_D_iw[15] & (ND1_D_iw[14] & !ND1_D_iw[13])) ) ) ) # ( !ND1_D_iw[16] & ( ND1_D_iw[12] & ( (!ND1_D_iw[13] & (((!ND1_D_iw[14]) # (ND1_D_iw[11])) # (ND1_D_iw[15]))) ) ) );


--ND1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2 at LABCELL_X10_Y12_N3
ND1L246 = ( ND1L245 & ( ND1L575 ) );


--ND1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X11_Y9_N9
ND1L228 = ( ND1_D_iw[1] & ( (ND1_D_iw[0] & ((!ND1_D_iw[4]) # ((ND1_D_iw[2] & !ND1_D_iw[3])))) ) );


--EB1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at MLABCELL_X6_Y2_N39
EB1L59 = AMPP_FUNCTION(!V1_t_dav);


--EB2L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at LABCELL_X1_Y2_N27
EB2L60 = AMPP_FUNCTION(!V2_t_dav);


--WF1L12 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at LABCELL_X7_Y4_N18
WF1L12 = ( !WF1_altera_reset_synchronizer_int_chain[3] );


--WF2L11 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at MLABCELL_X21_Y2_N9
WF2L11 = !WF2_altera_reset_synchronizer_int_chain[3];


--EB1L40 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at LABCELL_X9_Y2_N33
EB1L40 = AMPP_FUNCTION(!EB1_read);


--EB2L40 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at MLABCELL_X6_Y1_N30
EB2L40 = AMPP_FUNCTION(!EB2_read);


--ZC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at MLABCELL_X15_Y7_N39
ZC2L7 = ( !ZC2L3 );


--CC2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress~0 at MLABCELL_X15_Y7_N42
CC2L4 = !CC2L55;


--WD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 at LABCELL_X10_Y6_N6
WD1L5 = ( !RD1_writedata[0] );


--ZC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~2 at LABCELL_X18_Y6_N3
ZC1L8 = ( !ZC1L3 );


--CC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress~0 at LABCELL_X18_Y6_N42
CC1L5 = !CC1L14;


--ZC3L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X13_Y7_N12
ZC3L7 = !ZC3L3;


--CC3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|packet_in_progress~0 at LABCELL_X13_Y7_N33
CC3L3 = ( !CC3L58 );


--ZC4L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X30_Y3_N45
ZC4L7 = !ZC4L3;


--CC4L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|packet_in_progress~0 at MLABCELL_X25_Y4_N3
CC4L4 = !CC4L56;


--AF1L5 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[0]~0 at LABCELL_X22_Y3_N42
AF1L5 = !XE1_writedata[0];


--ZC5L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X27_Y6_N21
ZC5L7 = ( !ZC5L3 );


--CC5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|packet_in_progress~0 at LABCELL_X27_Y6_N42
CC5L4 = !CC5L59;


--EB1L111 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~1 at MLABCELL_X6_Y2_N33
EB1L111 = AMPP_FUNCTION(!EB1_write);


--EB2L110 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~1 at MLABCELL_X8_Y2_N21
EB2L110 = AMPP_FUNCTION(!EB2L111Q);


--XF2L4 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at LABCELL_X7_Y4_N33
XF2L4 = GND;


--WD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1 at LABCELL_X10_Y6_N21
WD1L7 = ( !RD1_writedata[1] );


--XF4L4 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at MLABCELL_X21_Y2_N54
XF4L4 = GND;


--AF1L8 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[1]~1 at LABCELL_X22_Y3_N45
AF1L8 = ( !XE1_writedata[1] );


--WB3L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3]~0 at LABCELL_X18_Y6_N9
WB3L7 = ( !CC1_src_data[38] );


--WB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X11_Y8_N42
WB1L23 = !NB1_b_full;


--WB6L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X23_Y5_N3
WB6L23 = ( !NB3_b_full );


--A1L126 is ~GND at LABCELL_X24_Y4_N57
A1L126 = GND;


--EB1L17 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at LABCELL_X4_Y2_N36
EB1L17 = AMPP_FUNCTION(!EB1_count[9]);


--EB2L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at LABCELL_X7_Y2_N42
EB2L18 = AMPP_FUNCTION(!EB2_count[9]);


--ND1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X16_Y11_N57
ND1L389 = ( !ND1_E_shift_rot_cnt[0] );


--GE1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at MLABCELL_X6_Y5_N42
GE1L3 = ( !GE1L2 );


--UE1L391 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X36_Y8_N21
UE1L391 = ( !UE1_E_shift_rot_cnt[0] );


--LF1L3 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~1_wirecell at LABCELL_X17_Y3_N0
LF1L3 = !LF1L2;


--A1L7 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L7 = EQUATION NOT SUPPORTED;

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L8 = EQUATION NOT SUPPORTED;

--A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L5 = EQUATION NOT SUPPORTED;

--A1L6 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L6 = EQUATION NOT SUPPORTED;


--R1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X2_Y2_N17
--register power-up is low

R1_state[1] = AMPP_FUNCTION(A1L5, R1L21, A1L8, GND);


--R1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X2_Y2_N23
--register power-up is low

R1_state[4] = AMPP_FUNCTION(A1L5, R1L24, A1L8, GND);


--R1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X2_Y2_N13
--register power-up is low

R1_state[6] = AMPP_FUNCTION(A1L5, R1L26, A1L8, GND);


--R1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X3_Y1_N53
--register power-up is low

R1_state[11] = AMPP_FUNCTION(A1L5, R1L30, A1L8, GND);


--R1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X2_Y2_N38
--register power-up is low

R1_state[13] = AMPP_FUNCTION(A1L5, R1L32, A1L8, GND);


--P1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X2_Y3_N49
--register power-up is low

P1_irsr_reg[0] = AMPP_FUNCTION(A1L5, P1L99, P1_irsr_reg[1], !P1_clr_reg, !R1_state[3], P1L88);


--P1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X2_Y3_N43
--register power-up is low

P1_irsr_reg[1] = AMPP_FUNCTION(A1L5, P1L103, P1_irsr_reg[2], !P1_clr_reg, !R1_state[3], P1L88);


--R1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X2_Y1_N2
--register power-up is low

R1_tms_cnt[2] = AMPP_FUNCTION(A1L5, R1L39, !A1L8, GND);


--R1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X2_Y1_N59
--register power-up is low

R1_tms_cnt[1] = AMPP_FUNCTION(A1L5, R1L41, !A1L8, GND);


--P1L134 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Mux5~0 at LABCELL_X2_Y3_N36
P1L134 = AMPP_FUNCTION(!NF1_ir_out[0], !P1_irsr_reg[3], !P1_irf_reg[2][0], !P1_irsr_reg[5], !P1_irsr_reg[4], !KE1_ir_out[0], !P1_irf_reg[1][0]);


--P1L71 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~15 at LABCELL_X2_Y2_N6
P1L71 = AMPP_FUNCTION(!P1L56, !P1L23, !P1_irsr_reg[2], !P1_irsr_reg[0], !P1_hub_mode_reg[1], !P1_irsr_reg[1], !P1_irsr_reg[8]);


--P1L139 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Mux12~0 at LABCELL_X1_Y1_N24
P1L139 = AMPP_FUNCTION(!NF1_sr[0], !P1_virtual_ir_tdo_sel_reg[0], !EB2_adapted_tdo, !KE1_sr[0], !P1_virtual_ir_tdo_sel_reg[1], !P1_virtual_ir_tdo_sel_reg[2], !EB1_adapted_tdo);


--P1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

P1_tdo = AMPP_FUNCTION(!A1L5, P1L195);


--J1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X3_Y2_N38
--register power-up is low

J1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L5, P1L146, !P1_clr_reg, P1L147);


--P1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X4_Y1_N26
--register power-up is low

P1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L5, P1L22, R1_state[0], P1L197);


--P1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X2_Y2_N41
--register power-up is low

P1_clr_reg = AMPP_FUNCTION(A1L5, P1L2);


--R1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X2_Y2_N20
--register power-up is low

R1_state[0] = AMPP_FUNCTION(A1L5, R1L20, GND);


--R1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X2_Y2_N29
--register power-up is low

R1_state[2] = AMPP_FUNCTION(A1L5, R1L22, GND);


--R1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X2_Y2_N44
--register power-up is low

R1_state[3] = AMPP_FUNCTION(A1L5, R1L23);


--R1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X2_Y2_N26
--register power-up is low

R1_state[5] = AMPP_FUNCTION(A1L5, R1L25);


--R1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X1_Y1_N20
--register power-up is low

R1_state[7] = AMPP_FUNCTION(A1L5, R1L27, GND);


--R1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X1_Y1_N23
--register power-up is low

R1_state[8] = AMPP_FUNCTION(A1L5, R1L12);


--R1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X3_Y2_N8
--register power-up is low

R1_state[9] = AMPP_FUNCTION(A1L5, P1L144, GND);


--R1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X2_Y1_N56
--register power-up is low

R1_state[10] = AMPP_FUNCTION(A1L5, R1L29);


--R1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X2_Y2_N5
--register power-up is low

R1_state[12] = AMPP_FUNCTION(A1L5, R1L31, GND);


--R1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X2_Y2_N32
--register power-up is low

R1_state[14] = AMPP_FUNCTION(A1L5, R1L33, GND);


--R1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X3_Y2_N5
--register power-up is low

R1_state[15] = AMPP_FUNCTION(A1L5, P1L197, GND);


--P1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X3_Y2_N35
--register power-up is low

P1_irf_reg[1][0] = AMPP_FUNCTION(A1L5, P1L58, !P1_clr_reg, GND);


--J1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X3_Y2_N50
--register power-up is low

J1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L5, P1L149, !P1_clr_reg, P1L147);


--P1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X3_Y2_N47
--register power-up is low

P1_irf_reg[2][0] = AMPP_FUNCTION(A1L5, P1L63, !P1_clr_reg, GND);


--J1_splitter_nodes_receive_2[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3] at FF_X3_Y2_N14
--register power-up is low

J1_splitter_nodes_receive_2[3] = AMPP_FUNCTION(A1L5, P1L151, !P1_clr_reg, P1L147);


--P1_irf_reg[3][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] at FF_X2_Y4_N14
--register power-up is low

P1_irf_reg[3][0] = AMPP_FUNCTION(A1L5, P1L78, !P1_clr_reg, P1L67);


--P1_irf_reg[3][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] at FF_X2_Y4_N17
--register power-up is low

P1_irf_reg[3][1] = AMPP_FUNCTION(A1L5, P1L79, !P1_clr_reg, P1L67);


--J1_splitter_nodes_receive_3[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3] at FF_X3_Y2_N20
--register power-up is low

J1_splitter_nodes_receive_3[3] = AMPP_FUNCTION(A1L5, P1L153, !P1_clr_reg, P1L147);


--P1_irf_reg[4][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] at FF_X1_Y1_N38
--register power-up is low

P1_irf_reg[4][0] = AMPP_FUNCTION(A1L5, P1L80, !P1_clr_reg, P1L71);


--P1_irf_reg[4][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1] at FF_X1_Y1_N59
--register power-up is low

P1_irf_reg[4][1] = AMPP_FUNCTION(A1L5, P1L81, !P1_clr_reg, P1L71);


--P1_irsr_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] at FF_X3_Y2_N26
--register power-up is low

P1_irsr_reg[8] = AMPP_FUNCTION(A1L5, P1L98, !P1_clr_reg, GND, P1_virtual_ir_scan_reg);


--P1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X2_Y2_N50
--register power-up is low

P1_irsr_reg[6] = AMPP_FUNCTION(A1L5, P1L95Q, !P1_clr_reg, GND, P1L86);


--P1L156 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|ret~0 at LABCELL_X2_Y3_N18
P1L156 = AMPP_FUNCTION(!P1L93Q, !P1_irsr_reg[8]);


--P1_irsr_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] at FF_X2_Y2_N11
--register power-up is low

P1_irsr_reg[7] = AMPP_FUNCTION(A1L5, P1_irsr_reg[8], !P1_clr_reg, GND, P1L86);


--P1L157 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|ret~1 at LABCELL_X2_Y4_N42
P1L157 = AMPP_FUNCTION(!P1L95Q, !P1_irsr_reg[8]);


--P1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Mux13~0 at LABCELL_X2_Y3_N0
P1L143 = AMPP_FUNCTION(!NF1_sr[0], !EB2_adapted_tdo, !KE1_sr[0], !P1L157, !EB1_adapted_tdo, !P1L156);


--P1_virtual_ir_tdo_sel_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] at FF_X1_Y1_N50
--register power-up is low

P1_virtual_ir_tdo_sel_reg[2] = AMPP_FUNCTION(A1L5, P1_irsr_reg[8], !P1_clr_reg, GND, P1L155);


--P1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X1_Y1_N8
--register power-up is low

P1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L5, P1L201, !P1_clr_reg, P1L155);


--P1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X1_Y1_N14
--register power-up is low

P1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L5, P1L95Q, !P1_clr_reg, GND, P1L155);


--P1L186 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at MLABCELL_X3_Y1_N30
P1L186 = AMPP_FUNCTION(!R1_state[3], !R1_state[4], !P1L93Q, !P1_irsr_reg[8], !P1L95Q, !P1_virtual_ir_scan_reg);


--P1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal20~0 at LABCELL_X1_Y1_N30
P1L24 = AMPP_FUNCTION(!P1_virtual_ir_tdo_sel_reg[0], !P1_virtual_ir_tdo_sel_reg[2], !P1_virtual_ir_tdo_sel_reg[1]);


--P1L187 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at MLABCELL_X3_Y3_N57
P1L187 = AMPP_FUNCTION(!R1_state[4], !P1_virtual_ir_scan_reg, !P1_irsr_reg[0], !R1_state[3], !P1L24);


--P1L188 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X1_Y1_N3
P1L188 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !R1_state[4], !P1_virtual_ir_tdo_sel_reg[0], !R1_state[3], !P1_virtual_ir_tdo_sel_reg[1], !P1_virtual_ir_tdo_sel_reg[2]);


--P1L189 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X2_Y2_N51
P1L189 = AMPP_FUNCTION(!P1_irsr_reg[6], !P1_virtual_ir_scan_reg, !R1_state[4], !R1_state[3], !P1_irsr_reg[8], !P1L95Q);


--P1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X2_Y3_N52
--register power-up is low

P1_irsr_reg[2] = AMPP_FUNCTION(A1L5, P1L100, !P1_clr_reg, P1L88);


--P1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at MLABCELL_X3_Y2_N27
P1L39 = AMPP_FUNCTION(!P1_irsr_reg[1], !P1_irsr_reg[0], !P1L93Q, !P1_irsr_reg[8], !P1_irsr_reg[2], !P1L95Q);


--Q1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X1_Y4_N4
--register power-up is low

Q1_WORD_SR[0] = AMPP_FUNCTION(A1L5, Q1L28, Q1L23);


--P1L190 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X2_Y2_N3
P1L190 = AMPP_FUNCTION(!P1_irsr_reg[1], !P1_irsr_reg[0], !Q1_WORD_SR[0], !P1_irsr_reg[2]);


--P1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X2_Y2_N35
--register power-up is low

P1_tdo_bypass_reg = AMPP_FUNCTION(A1L5, P1L185, GND);


--P1L191 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X2_Y2_N57
P1L191 = AMPP_FUNCTION(!P1_tdo_bypass_reg, !P1_virtual_ir_scan_reg, !P1_irsr_reg[2], !P1_irsr_reg[1]);


--P1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X3_Y4_N13
--register power-up is low

P1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L5, P1L32, P1L26);


--P1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X4_Y4_N25
--register power-up is low

P1_design_hash_reg[0] = AMPP_FUNCTION(A1L5, P1L13, P1L9);


--P1L192 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X2_Y2_N0
P1L192 = AMPP_FUNCTION(!P1_irsr_reg[1], !P1_irsr_reg[0], !P1_hub_minor_ver_reg[0], !P1_irsr_reg[2], !P1_design_hash_reg[0]);


--P1L193 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X2_Y2_N54
P1L193 = AMPP_FUNCTION(!P1_tdo_bypass_reg, !R1_state[3], !R1_state[8], !R1_state[4]);


--P1L194 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 at LABCELL_X2_Y2_N18
P1L194 = AMPP_FUNCTION(!P1L190, !P1L192, !P1L193, !P1L191, !P1L39, !P1L189);


--P1L195 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 at LABCELL_X1_Y2_N48
P1L195 = AMPP_FUNCTION(!P1L186, !P1L187, !P1L194, !P1L188, !P1L139, !P1L143);


--P1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X2_Y2_N56
--register power-up is low

P1_hub_mode_reg[1] = AMPP_FUNCTION(A1L5, P1L40, !P1_clr_reg, GND);


--P1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X2_Y2_N27
P1L145 = AMPP_FUNCTION(!R1_state[4], !A1L8, !P1_irsr_reg[7], !R1_state[2], !P1_irsr_reg[6]);


--P1L146 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at MLABCELL_X3_Y2_N36
P1L146 = AMPP_FUNCTION(!P1_irsr_reg[8], !P1L145, !P1_hub_mode_reg[1], !P1L95Q, !A1L6);


--P1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X4_Y1_N44
--register power-up is low

P1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L5, P1L21, R1_state[0], P1L197);


--P1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at MLABCELL_X3_Y1_N48
P1L147 = AMPP_FUNCTION(!A1L8, !R1_state[2], !R1_state[15], !R1_state[4], !P1_virtual_dr_scan_reg, !P1_virtual_ir_scan_reg);


--P1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X3_Y1_N16
--register power-up is low

P1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L5, P1_jtag_ir_reg[2], R1_state[0], GND, R1_state[11]);


--P1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X3_Y1_N58
--register power-up is low

P1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L5, P1L115, R1_state[0], R1_state[11]);


--P1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X3_Y1_N28
--register power-up is low

P1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L5, P1_jtag_ir_reg[4], R1_state[0], GND, R1_state[11]);


--P1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X3_Y1_N19
--register power-up is low

P1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L5, P1L112, R1_state[0], R1_state[11]);


--P1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X3_Y1_N40
--register power-up is low

P1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L5, P1L109, R1_state[0], R1_state[11]);


--P1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X3_Y1_N44
--register power-up is low

P1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L5, A1L6, R1_state[0], GND, R1_state[11]);


--P1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X3_Y1_N4
--register power-up is low

P1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L5, P1_jtag_ir_reg[9], R1_state[0], GND, R1_state[11]);


--P1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X3_Y1_N55
--register power-up is low

P1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L5, P1L119, R1_state[0], R1_state[11]);


--P1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X3_Y1_N32
--register power-up is low

P1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L5, P1_jtag_ir_reg[7], R1_state[0], GND, R1_state[11]);


--P1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X3_Y1_N14
--register power-up is low

P1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L5, P1_jtag_ir_reg[6], R1_state[0], GND, R1_state[11]);


--P1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at MLABCELL_X3_Y1_N12
P1L20 = AMPP_FUNCTION(!P1_jtag_ir_reg[5], !P1_jtag_ir_reg[8], !P1_jtag_ir_reg[7], !P1_jtag_ir_reg[9], !P1_jtag_ir_reg[6]);


--P1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at LABCELL_X4_Y1_N24
P1L22 = AMPP_FUNCTION(!P1_jtag_ir_reg[1], !P1_jtag_ir_reg[3], !P1_jtag_ir_reg[2], !P1_jtag_ir_reg[0], !P1L20, !P1_jtag_ir_reg[4]);


--P1L197 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at MLABCELL_X3_Y1_N45
P1L197 = AMPP_FUNCTION(!A1L8, !R1_state[14], !R1_state[12]);


--P1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X1_Y4_N19
--register power-up is low

P1_hub_mode_reg[2] = AMPP_FUNCTION(A1L5, P1L43, P1_virtual_ir_scan_reg, GND);


--P1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X2_Y2_N39
P1L2 = AMPP_FUNCTION(!P1_hub_mode_reg[2], !R1_state[1]);


--R1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at LABCELL_X2_Y1_N0
R1L20 = AMPP_FUNCTION(!A1L8, !R1_state[0], !R1_tms_cnt[2], !R1_state[9]);


--R1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X4_Y1_N51
R1L21 = AMPP_FUNCTION(!R1_state[15], !R1_state[8], !R1_state[0], !R1_state[1]);


--R1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X4_Y1_N18
R1L22 = AMPP_FUNCTION(!R1_state[15], !A1L8, !R1_state[1], !R1_state[8]);


--R1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X2_Y2_N42
R1L23 = AMPP_FUNCTION(!R1_state[2], !A1L8);


--R1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X2_Y1_N48
R1L24 = AMPP_FUNCTION(!R1_state[3], !R1_state[7], !R1_state[4]);


--R1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X2_Y2_N24
R1L25 = AMPP_FUNCTION(!R1_state[3], !A1L8, !R1_state[4]);


--R1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X2_Y1_N21
R1L26 = AMPP_FUNCTION(!R1_state[5], !R1_state[6]);


--R1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X2_Y1_N3
R1L27 = AMPP_FUNCTION(!A1L8, !R1_state[6]);


--R1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X1_Y1_N51
R1L28 = AMPP_FUNCTION(!R1_state[7], !A1L8, !R1_state[5]);


--P1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at MLABCELL_X3_Y1_N36
P1L144 = AMPP_FUNCTION(!A1L8, !R1_state[2]);


--R1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X2_Y1_N54
R1L29 = AMPP_FUNCTION(!A1L8, !R1_state[9]);


--R1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at MLABCELL_X3_Y1_N0
R1L30 = AMPP_FUNCTION(!R1_state[10], !R1_state[14], !R1_state[11]);


--R1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at MLABCELL_X3_Y1_N21
R1L31 = AMPP_FUNCTION(!A1L8, !R1_state[11], !R1_state[10]);


--R1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X4_Y1_N39
R1L32 = AMPP_FUNCTION(!R1_state[12], !R1_state[13]);


--R1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at MLABCELL_X3_Y1_N6
R1L33 = AMPP_FUNCTION(!A1L8, !R1_state[13]);


--P1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X2_Y3_N9
P1L55 = AMPP_FUNCTION(!P1L93Q, !P1L95Q, !P1_hub_mode_reg[1], !P1_irsr_reg[8]);


--P1L76 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~1 at MLABCELL_X3_Y2_N54
P1L76 = AMPP_FUNCTION(!P1_irsr_reg[1], !P1_irsr_reg[0], !P1_irsr_reg[8], !P1L93Q, !P1L95Q);


--P1L77 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 at MLABCELL_X3_Y2_N6
P1L77 = AMPP_FUNCTION(!P1_irsr_reg[2], !P1_hub_mode_reg[1]);


--P1L56 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 at LABCELL_X2_Y1_N15
P1L56 = AMPP_FUNCTION(!R1_state[3], !P1_virtual_ir_scan_reg, !R1_state[7], !R1_state[5], !A1L8);


--P1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X3_Y2_N58
--register power-up is low

P1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L5, P1L163, !P1_clr_reg, GND);


--P1L57 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 at MLABCELL_X3_Y2_N57
P1L57 = AMPP_FUNCTION(!P1_irsr_reg[0], !P1_shadow_irf_reg[1][0], !P1_hub_mode_reg[1]);


--P1L58 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 at MLABCELL_X3_Y2_N30
P1L58 = AMPP_FUNCTION(!P1_irf_reg[1][0], !P1L57, !P1L56, !P1L55, !P1L76, !P1L77);


--P1L148 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at MLABCELL_X3_Y2_N39
P1L148 = AMPP_FUNCTION(!P1L95Q, !A1L6, !P1_irsr_reg[8]);


--P1L166 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at LABCELL_X4_Y1_N57
P1L166 = AMPP_FUNCTION(!P1L95Q, !P1_irsr_reg[8], !P1L93Q);


--P1L149 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4 at MLABCELL_X3_Y2_N48
P1L149 = AMPP_FUNCTION(!P1L148, !P1L166, !R1_state[2], !A1L8, !P1_hub_mode_reg[1], !R1_state[4]);


--P1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 at MLABCELL_X3_Y2_N45
P1L61 = AMPP_FUNCTION(!P1_irsr_reg[8], !P1L93Q, !P1_hub_mode_reg[1], !P1L95Q);


--P1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X2_Y4_N49
--register power-up is low

P1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L5, P1L168, !P1_clr_reg, GND);


--P1L62 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 at LABCELL_X2_Y4_N48
P1L62 = AMPP_FUNCTION(!P1_hub_mode_reg[1], !P1_shadow_irf_reg[2][0], !P1_irsr_reg[0]);


--P1L63 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 at LABCELL_X2_Y4_N6
P1L63 = AMPP_FUNCTION(!P1L56, !P1L76, !P1L62, !P1L61, !P1_irf_reg[2][0], !P1L77);


--P1L150 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~5 at LABCELL_X2_Y2_N45
P1L150 = AMPP_FUNCTION(!P1_irsr_reg[8], !A1L6, !P1L95Q, !P1_irsr_reg[6]);


--P1L151 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~6 at MLABCELL_X3_Y2_N12
P1L151 = AMPP_FUNCTION(!P1L150, !R1_state[2], !P1_irsr_reg[8], !A1L8, !P1_hub_mode_reg[1], !R1_state[4]);


--P1_shadow_irf_reg[3][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] at FF_X2_Y4_N25
--register power-up is low

P1_shadow_irf_reg[3][0] = AMPP_FUNCTION(A1L5, P1L178, !P1_clr_reg, P1L171);


--P1L78 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 at LABCELL_X2_Y4_N12
P1L78 = AMPP_FUNCTION(!P1_hub_mode_reg[1], !P1_irsr_reg[0], !P1_shadow_irf_reg[3][0]);


--P1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X2_Y4_N21
P1L23 = AMPP_FUNCTION(!P1L93Q, !P1_irsr_reg[8], !P1L95Q);


--P1L66 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~10 at LABCELL_X2_Y4_N18
P1L66 = AMPP_FUNCTION(!P1L93Q, !P1_irsr_reg[8], !P1L95Q, !P1_hub_mode_reg[1]);


--P1L67 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11 at LABCELL_X2_Y4_N36
P1L67 = AMPP_FUNCTION(!P1L23, !P1_irsr_reg[1], !P1L66, !P1L56, !P1_irsr_reg[0], !P1L77);


--P1_shadow_irf_reg[3][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] at FF_X2_Y4_N29
--register power-up is low

P1_shadow_irf_reg[3][1] = AMPP_FUNCTION(A1L5, P1L179, !P1_clr_reg, P1L171);


--P1L79 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 at LABCELL_X2_Y4_N15
P1L79 = AMPP_FUNCTION(!P1_hub_mode_reg[1], !P1_irsr_reg[1], !P1_shadow_irf_reg[3][1]);


--P1L152 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~7 at MLABCELL_X3_Y2_N42
P1L152 = AMPP_FUNCTION(!P1_irsr_reg[8], !P1L93Q, !A1L6, !P1L95Q);


--P1L153 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~8 at MLABCELL_X3_Y2_N18
P1L153 = AMPP_FUNCTION(!R1_state[2], !R1_state[4], !P1_irsr_reg[8], !A1L8, !P1L152, !P1_hub_mode_reg[1]);


--P1_shadow_irf_reg[4][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] at FF_X2_Y1_N7
--register power-up is low

P1_shadow_irf_reg[4][0] = AMPP_FUNCTION(A1L5, P1L180, !P1_clr_reg, P1L176);


--P1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 at LABCELL_X1_Y1_N36
P1L80 = AMPP_FUNCTION(!P1_irsr_reg[0], !P1_shadow_irf_reg[4][0], !P1_hub_mode_reg[1]);


--P1_shadow_irf_reg[4][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] at FF_X2_Y1_N11
--register power-up is low

P1_shadow_irf_reg[4][1] = AMPP_FUNCTION(A1L5, P1L181, !P1_clr_reg, P1L176);


--P1L81 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 at LABCELL_X1_Y1_N57
P1L81 = AMPP_FUNCTION(!P1_irsr_reg[1], !P1_shadow_irf_reg[4][1], !P1_hub_mode_reg[1]);


--P1L97 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at MLABCELL_X3_Y4_N45
P1L97 = AMPP_FUNCTION(!XF2L4, !XF2L4, !XF2L4, !XF2L4);


--P1L98 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 at MLABCELL_X3_Y3_N12
P1L98 = AMPP_FUNCTION(!R1_state[3], !R1_state[4], !A1L6, !P1L97, !P1_irsr_reg[8]);


--P1L86 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at LABCELL_X2_Y1_N12
P1L86 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !R1_state[3], !R1_state[4]);


--P1L155 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X2_Y1_N24
P1L155 = AMPP_FUNCTION(!R1_state[7], !R1_state[5], !A1L8, !P1_virtual_ir_scan_reg);


--P1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X1_Y1_N44
--register power-up is low

P1_hub_mode_reg[0] = AMPP_FUNCTION(A1L5, P1L44, !P1_clr_reg, P1L155);


--P1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X2_Y3_N7
--register power-up is low

P1_irsr_reg[5] = AMPP_FUNCTION(A1L5, P1L104, !P1_clr_reg, P1L88);


--P1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X2_Y3_N25
--register power-up is low

P1_irsr_reg[3] = AMPP_FUNCTION(A1L5, P1L105, !P1_clr_reg, P1L88);


--P1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X2_Y3_N29
--register power-up is low

P1_irsr_reg[4] = AMPP_FUNCTION(A1L5, P1L106, !P1_clr_reg, P1L88);


--P1L158 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|ret~2 at LABCELL_X2_Y3_N33
P1L158 = AMPP_FUNCTION(!P1_irsr_reg[4], !P1_irsr_reg[5]);


--P1L138 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Mux11~0 at LABCELL_X2_Y3_N15
P1L138 = AMPP_FUNCTION(!P1L156, !P1_irf_reg[1][0], !P1L157, !P1_irf_reg[2][0], !NF1_ir_out[0], !KE1_ir_out[0]);


--P1L99 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at LABCELL_X2_Y3_N48
P1L99 = AMPP_FUNCTION(!P1_hub_mode_reg[0], !P1L138, !P1L134);


--P1L87 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 at LABCELL_X2_Y3_N57
P1L87 = AMPP_FUNCTION(!P1_irsr_reg[3], !P1_irsr_reg[4], !P1_irsr_reg[5]);


--P1L88 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 at MLABCELL_X3_Y3_N42
P1L88 = AMPP_FUNCTION(!R1_state[3], !P1_virtual_ir_scan_reg, !P1L23, !P1L87, !R1_state[4], !P1_hub_mode_reg[0]);


--P1L100 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at LABCELL_X2_Y3_N51
P1L100 = AMPP_FUNCTION(!P1_irsr_reg[3], !R1_state[3]);


--P1L101 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at LABCELL_X2_Y3_N54
P1L101 = AMPP_FUNCTION(!P1_irsr_reg[8], !P1_hub_mode_reg[0], !P1L93Q, !P1L95Q);


--P1L102 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 at LABCELL_X2_Y3_N30
P1L102 = AMPP_FUNCTION(!P1_irsr_reg[4], !P1_irsr_reg[5], !P1_hub_mode_reg[0], !P1_irsr_reg[3]);


--P1L103 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 at LABCELL_X2_Y3_N42
P1L103 = AMPP_FUNCTION(!KE1_ir_out[1], !P1L158, !P1L102, !P1L101, !NF1_ir_out[1], !P1L157);


--Q1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X4_Y4_N55
--register power-up is low

Q1_WORD_SR[1] = AMPP_FUNCTION(A1L5, Q1L34, Q1L23);


--Q1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X4_Y4_N0
Q1_clear_signal = AMPP_FUNCTION(!R1_state[8], !P1_virtual_ir_scan_reg);


--Q1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X1_Y4_N49
--register power-up is low

Q1_word_counter[3] = AMPP_FUNCTION(A1L5, Q1L15, GND, Q1L9);


--Q1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X1_Y4_N59
--register power-up is low

Q1_word_counter[4] = AMPP_FUNCTION(A1L5, Q1L16, Q1L9);


--Q1_word_counter[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] at FF_X1_Y4_N13
--register power-up is low

Q1_word_counter[5] = AMPP_FUNCTION(A1L5, Q1L17, GND, Q1L9);


--Q1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X1_Y4_N8
--register power-up is low

Q1_word_counter[1] = AMPP_FUNCTION(A1L5, Q1L18, GND, Q1L9);


--Q1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X1_Y4_N11
--register power-up is low

Q1_word_counter[2] = AMPP_FUNCTION(A1L5, Q1L19, GND, Q1L9);


--Q1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X1_Y4_N29
--register power-up is low

Q1_word_counter[0] = AMPP_FUNCTION(A1L5, Q1L20, GND, Q1L9);


--Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X1_Y4_N51
Q1L27 = AMPP_FUNCTION(!Q1_word_counter[0], !Q1_word_counter[5], !Q1_word_counter[4], !Q1L12Q, !Q1_word_counter[1], !Q1_word_counter[2]);


--Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at LABCELL_X1_Y4_N3
Q1L28 = AMPP_FUNCTION(!Q1_WORD_SR[1], !Q1_clear_signal, !R1_state[4], !Q1L27);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at MLABCELL_X3_Y3_N15
Q1L23 = AMPP_FUNCTION(!R1_state[3], !R1_state[4], !P1_virtual_ir_scan_reg, !R1_state[8], !P1_virtual_dr_scan_reg);


--P1L185 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at MLABCELL_X3_Y2_N9
P1L185 = AMPP_FUNCTION(!R1_state[4], !A1L6, !P1_tdo_bypass_reg);


--P1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X3_Y4_N40
--register power-up is low

P1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L5, P1L33, P1L26);


--P1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at MLABCELL_X3_Y4_N12
P1L32 = AMPP_FUNCTION(!R1_state[3], !P1_hub_minor_ver_reg[1]);


--P1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at MLABCELL_X6_Y1_N15
P1L26 = AMPP_FUNCTION(!R1_state[3], !R1_state[4]);


--P1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at MLABCELL_X6_Y1_N45
P1L4 = AMPP_FUNCTION(!R1_state[3], !P1_virtual_dr_scan_reg);


--P1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X3_Y4_N32
--register power-up is low

P1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L5, P1L129, GND, P1L128);


--P1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X3_Y4_N5
--register power-up is low

P1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L5, P1L130, GND, P1L128);


--P1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X3_Y4_N23
--register power-up is low

P1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L5, P1L131, GND, P1L128);


--P1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X3_Y4_N2
--register power-up is low

P1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L5, P1L132, GND, P1L128);


--P1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X3_Y4_N25
--register power-up is low

P1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L5, P1L133, GND, P1L128);


--P1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at MLABCELL_X3_Y4_N33
P1L8 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[3], !P1_mixer_addr_reg_internal[4], !P1_mixer_addr_reg_internal[2], !P1_mixer_addr_reg_internal[1], !P1_mixer_addr_reg_internal[0]);


--P1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at MLABCELL_X3_Y4_N15
P1L12 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[1], !P1_mixer_addr_reg_internal[4], !P1_mixer_addr_reg_internal[3], !P1_mixer_addr_reg_internal[0], !P1_mixer_addr_reg_internal[2]);


--P1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X4_Y4_N46
--register power-up is low

P1_design_hash_reg[1] = AMPP_FUNCTION(A1L5, P1L15, P1L9);


--J1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X4_Y4_N13
--register power-up is low

J1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L5, J1L7, J1L6);


--P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X4_Y4_N24
P1L13 = AMPP_FUNCTION(!P1L8, !P1L12, !J1_sldfabric_ident_writedata[0], !P1L4, !P1_design_hash_reg[1]);


--P1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 at MLABCELL_X3_Y3_N3
P1L9 = AMPP_FUNCTION(!R1_state[4], !R1_state[3], !P1_virtual_dr_scan_reg);


--P1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 at LABCELL_X2_Y2_N30
P1L40 = AMPP_FUNCTION(!P1_irsr_reg[2], !P1_irsr_reg[0], !P1_irsr_reg[1], !P1L23, !P1_hub_mode_reg[1], !P1L155);


--P1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at LABCELL_X4_Y1_N42
P1L21 = AMPP_FUNCTION(!P1_jtag_ir_reg[1], !P1_jtag_ir_reg[3], !P1_jtag_ir_reg[2], !P1_jtag_ir_reg[0], !P1L20, !P1_jtag_ir_reg[4]);


--P1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X2_Y2_N47
--register power-up is low

P1_reset_ena_reg = AMPP_FUNCTION(A1L5, P1L155, GND);


--P1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at LABCELL_X2_Y2_N36
P1L42 = AMPP_FUNCTION(!P1_irsr_reg[6], !P1_hub_mode_reg[1], !P1_irsr_reg[8], !P1_reset_ena_reg, !P1_irsr_reg[7]);


--P1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 at LABCELL_X2_Y2_N12
P1L43 = AMPP_FUNCTION(!P1_hub_mode_reg[2], !P1_irsr_reg[0], !P1L42, !P1_irsr_reg[2], !P1_reset_ena_reg, !P1_irsr_reg[1]);


--R1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X1_Y1_N35
--register power-up is low

R1_tms_cnt[0] = AMPP_FUNCTION(A1L5, R1L40, GND);


--R1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at LABCELL_X2_Y1_N57
R1L39 = AMPP_FUNCTION(!R1_tms_cnt[2], !R1_tms_cnt[1], !R1_tms_cnt[0]);


--P1L175 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~1 at MLABCELL_X3_Y1_N24
P1L175 = AMPP_FUNCTION(!P1_hub_mode_reg[1], !R1_state[7], !A1L8, !P1_virtual_ir_scan_reg, !R1_state[3], !R1_state[5]);


--P1L161 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at LABCELL_X2_Y1_N51
P1L161 = AMPP_FUNCTION(!R1_state[3], !P1_virtual_ir_scan_reg, !P1_hub_mode_reg[1]);


--P1L162 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at MLABCELL_X3_Y1_N9
P1L162 = AMPP_FUNCTION(!R1_state[3], !P1_irsr_reg[0], !P1_irf_reg[1][0]);


--P1L163 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at MLABCELL_X3_Y2_N0
P1L163 = AMPP_FUNCTION(!P1_shadow_irf_reg[1][0], !P1L162, !P1L175, !P1L95Q, !P1L156, !P1L161);


--P1L167 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5 at LABCELL_X2_Y1_N30
P1L167 = AMPP_FUNCTION(!R1_state[3], !P1_irf_reg[2][0], !P1_irsr_reg[0]);


--P1L168 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at LABCELL_X2_Y1_N33
P1L168 = AMPP_FUNCTION(!P1L161, !P1_shadow_irf_reg[2][0], !P1L175, !P1L166, !P1L167);


--P1L178 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at LABCELL_X2_Y4_N24
P1L178 = AMPP_FUNCTION(!P1_irsr_reg[0], !P1_irf_reg[3][0], !R1_state[3]);


--P1L171 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~8 at LABCELL_X2_Y3_N21
P1L171 = AMPP_FUNCTION(!P1L175, !P1L95Q, !P1L161, !P1L156);


--P1L179 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 at LABCELL_X2_Y4_N27
P1L179 = AMPP_FUNCTION(!P1_irf_reg[3][1], !P1_irsr_reg[1], !R1_state[3]);


--P1L180 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 at LABCELL_X2_Y1_N6
P1L180 = AMPP_FUNCTION(!R1_state[3], !P1_irsr_reg[0], !P1_irf_reg[4][0]);


--R1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X2_Y1_N27
R1L34 = AMPP_FUNCTION(!R1_state[5], !R1_state[7]);


--P1L176 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~11 at LABCELL_X2_Y1_N36
P1L176 = AMPP_FUNCTION(!R1_state[3], !P1_irsr_reg[8], !P1_virtual_ir_scan_reg, !A1L8, !R1L34, !P1_hub_mode_reg[1]);


--P1L181 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~12 at LABCELL_X2_Y1_N9
P1L181 = AMPP_FUNCTION(!R1_state[3], !P1_irsr_reg[1], !P1_irf_reg[4][1]);


--P1L44 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~4 at LABCELL_X1_Y1_N42
P1L44 = AMPP_FUNCTION(!P1_irsr_reg[8], !P1L95Q, !P1_irsr_reg[0], !P1L93Q, !P1_irsr_reg[2], !P1_irsr_reg[1]);


--P1L104 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 at LABCELL_X2_Y3_N6
P1L104 = AMPP_FUNCTION(!P1L93Q, !R1_state[3]);


--P1L105 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 at LABCELL_X2_Y3_N24
P1L105 = AMPP_FUNCTION(!R1_state[3], !P1_irsr_reg[4]);


--P1L106 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 at LABCELL_X2_Y3_N27
P1L106 = AMPP_FUNCTION(!R1_state[3], !P1_irsr_reg[5]);


--Q1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X4_Y4_N7
--register power-up is low

Q1_WORD_SR[2] = AMPP_FUNCTION(A1L5, Q1L36, Q1L23);


--Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at MLABCELL_X3_Y3_N21
Q1L29 = AMPP_FUNCTION(!R1_state[8], !P1_virtual_ir_scan_reg, !R1_state[4], !Q1_WORD_SR[2]);


--Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X1_Y4_N54
Q1L30 = AMPP_FUNCTION(!Q1_word_counter[4], !Q1L12Q, !Q1L7Q, !Q1_word_counter[5]);


--Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X1_Y4_N6
Q1L31 = AMPP_FUNCTION(!R1_state[8], !P1_virtual_ir_scan_reg, !R1_state[4], !Q1_word_counter[1], !Q1_word_counter[2]);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X9_Y4_N12
Q1L32 = AMPP_FUNCTION(!R1_state[8], !R1_state[4], !P1_virtual_ir_scan_reg, !Q1_word_counter[5]);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at LABCELL_X4_Y4_N48
Q1L33 = AMPP_FUNCTION(!Q1L7Q, !Q1_word_counter[4], !Q1L12Q, !Q1_word_counter[1], !Q1_word_counter[2]);


--Q1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at LABCELL_X4_Y4_N54
Q1L34 = AMPP_FUNCTION(!Q1L33, !Q1L31, !Q1L29, !Q1L32, !Q1L30);


--Q1L3 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|Equal0~0 at LABCELL_X1_Y4_N15
Q1L3 = AMPP_FUNCTION(!Q1_word_counter[4], !Q1_word_counter[3], !Q1_word_counter[5]);


--Q1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at LABCELL_X1_Y4_N21
Q1L15 = AMPP_FUNCTION(!Q1L12Q, !Q1L3, !Q1_clear_signal, !Q1_word_counter[1], !Q1_word_counter[0], !Q1_word_counter[2]);


--Q1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~1 at MLABCELL_X3_Y3_N54
Q1L9 = AMPP_FUNCTION(!R1_state[4], !P1_virtual_ir_scan_reg, !R1_state[8], !R1_state[3], !P1_virtual_dr_scan_reg);


--Q1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|Equal0~1 at LABCELL_X1_Y4_N9
Q1L4 = AMPP_FUNCTION(!Q1L7Q, !Q1_word_counter[2], !Q1_word_counter[1]);


--Q1L1 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|Add0~0 at LABCELL_X1_Y4_N30
Q1L1 = AMPP_FUNCTION(!Q1_word_counter[2], !Q1_word_counter[3], !Q1L7Q, !Q1_word_counter[1]);


--Q1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at LABCELL_X1_Y4_N57
Q1L16 = AMPP_FUNCTION(!Q1_clear_signal, !Q1_word_counter[4], !Q1L3, !Q1L1, !Q1L4);


--Q1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at LABCELL_X1_Y4_N24
Q1L17 = AMPP_FUNCTION(!Q1L4, !Q1_clear_signal, !Q1L12Q, !Q1_word_counter[5], !Q1_word_counter[4], !Q1L1);


--Q1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at LABCELL_X2_Y4_N45
Q1L18 = AMPP_FUNCTION(!Q1_word_counter[1], !Q1L7Q, !Q1_clear_signal);


--Q1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X1_Y4_N39
Q1L19 = AMPP_FUNCTION(!Q1_clear_signal, !Q1_word_counter[2], !Q1L7Q, !Q1_word_counter[1]);


--Q1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~6 at LABCELL_X1_Y4_N36
Q1L20 = AMPP_FUNCTION(!Q1_word_counter[0], !Q1_clear_signal, !Q1L4, !Q1L3);


--P1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X3_Y4_N7
--register power-up is low

P1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L5, P1L34, P1L26);


--P1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at MLABCELL_X3_Y4_N39
P1L33 = AMPP_FUNCTION(!P1_hub_minor_ver_reg[2], !R1_state[3]);


--P1L129 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X2_Y4_N51
P1L129 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[2], !P1_mixer_addr_reg_internal[0], !Q1_clear_signal, !P1_mixer_addr_reg_internal[1]);


--P1L128 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 at MLABCELL_X3_Y3_N18
P1L128 = AMPP_FUNCTION(!R1_state[8], !P1_virtual_ir_scan_reg, !R1_state[3], !P1_virtual_dr_scan_reg);


--P1L130 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at MLABCELL_X3_Y4_N42
P1L130 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[0], !Q1_clear_signal);


--P1L131 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X2_Y4_N54
P1L131 = AMPP_FUNCTION(!Q1_clear_signal, !P1_mixer_addr_reg_internal[0], !P1_mixer_addr_reg_internal[3], !P1_mixer_addr_reg_internal[1], !P1_mixer_addr_reg_internal[2]);


--P1L132 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at LABCELL_X2_Y4_N57
P1L132 = AMPP_FUNCTION(!Q1_clear_signal, !P1_mixer_addr_reg_internal[1], !P1_mixer_addr_reg_internal[0]);


--P1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X2_Y4_N0
P1L133 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[1], !Q1_clear_signal, !P1_mixer_addr_reg_internal[2], !P1_mixer_addr_reg_internal[4], !P1_mixer_addr_reg_internal[3], !P1_mixer_addr_reg_internal[0]);


--P1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at MLABCELL_X3_Y4_N36
P1L14 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[0], !P1_mixer_addr_reg_internal[3], !P1_mixer_addr_reg_internal[1], !P1_mixer_addr_reg_internal[4], !P1_mixer_addr_reg_internal[2]);


--P1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X4_Y4_N19
--register power-up is low

P1_design_hash_reg[2] = AMPP_FUNCTION(A1L5, P1L17, P1L9);


--J1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X4_Y4_N37
--register power-up is low

J1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L5, J1L9, J1L6);


--P1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X4_Y4_N45
P1L15 = AMPP_FUNCTION(!P1L8, !P1L14, !P1L4, !J1_sldfabric_ident_writedata[1], !P1_design_hash_reg[2]);


--P1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X3_Y4_N52
--register power-up is low

P1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L5, P1_identity_contrib_shift_reg[1], GND, P1L48);


--P1L47 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at MLABCELL_X3_Y4_N57
P1L47 = AMPP_FUNCTION(!P1_irsr_reg[2], !P1_virtual_dr_scan_reg);


--J1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at MLABCELL_X3_Y4_N18
J1L6 = AMPP_FUNCTION(!P1L23, !P1_irsr_reg[0], !P1_irsr_reg[1], !R1_state[4], !P1L47, !R1_state[8]);


--R1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at LABCELL_X2_Y1_N45
R1L40 = AMPP_FUNCTION(!R1_tms_cnt[0], !A1L8);


--R1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LABCELL_X2_Y1_N42
R1L41 = AMPP_FUNCTION(!R1_tms_cnt[0], !R1_tms_cnt[1]);


--Q1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X1_Y4_N43
--register power-up is low

Q1_WORD_SR[3] = AMPP_FUNCTION(A1L5, Q1L38, Q1L23);


--Q1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~9 at LABCELL_X1_Y4_N33
Q1L35 = AMPP_FUNCTION(!Q1_word_counter[0], !Q1_word_counter[2], !Q1_word_counter[4], !Q1L12Q, !Q1_word_counter[1]);


--Q1L36 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~10 at LABCELL_X4_Y4_N6
Q1L36 = AMPP_FUNCTION(!Q1L31, !Q1L35, !Q1_WORD_SR[3], !R1_state[4], !Q1_clear_signal, !Q1_word_counter[5]);


--P1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X3_Y4_N10
--register power-up is low

P1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L5, P1L35, P1L26);


--P1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at MLABCELL_X3_Y4_N6
P1L34 = AMPP_FUNCTION(!R1_state[3], !P1_hub_minor_ver_reg[3]);


--P1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at MLABCELL_X3_Y4_N27
P1L16 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[3], !P1_mixer_addr_reg_internal[4], !P1_mixer_addr_reg_internal[2], !P1_mixer_addr_reg_internal[1], !P1_mixer_addr_reg_internal[0]);


--P1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X4_Y4_N4
--register power-up is low

P1_design_hash_reg[3] = AMPP_FUNCTION(A1L5, P1L19, P1L9);


--J1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X4_Y4_N34
--register power-up is low

J1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L5, J1L11, J1L6);


--P1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X4_Y4_N18
P1L17 = AMPP_FUNCTION(!P1L8, !P1L16, !P1L4, !J1_sldfabric_ident_writedata[2], !P1_design_hash_reg[3]);


--P1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X3_Y4_N49
--register power-up is low

P1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L5, P1L50, P1L48);


--P1L48 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 at MLABCELL_X3_Y4_N54
P1L48 = AMPP_FUNCTION(!P1L23, !P1_irsr_reg[0], !R1_state[4], !P1L47, !P1_irsr_reg[1]);


--Q1L37 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~11 at LABCELL_X1_Y4_N0
Q1L37 = AMPP_FUNCTION(!Q1_word_counter[2], !Q1L12Q, !Q1_word_counter[4], !Q1_word_counter[5]);


--Q1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~12 at LABCELL_X1_Y4_N42
Q1L38 = AMPP_FUNCTION(!R1_state[4], !Q1L37, !Q1_clear_signal, !Q1L7Q, !A1L6, !Q1_word_counter[1]);


--P1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at MLABCELL_X3_Y4_N9
P1L35 = AMPP_FUNCTION(!R1_state[3], !A1L6);


--P1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at MLABCELL_X3_Y4_N0
P1L18 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[3], !P1_mixer_addr_reg_internal[4], !P1_mixer_addr_reg_internal[0], !P1_mixer_addr_reg_internal[2], !P1_mixer_addr_reg_internal[1]);


--J1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X4_Y4_N40
--register power-up is low

J1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L5, J1L13, J1L6);


--P1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X4_Y4_N3
P1L19 = AMPP_FUNCTION(!P1L8, !P1L18, !A1L6, !J1_sldfabric_ident_writedata[3], !P1L4);


--P1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X3_Y4_N47
--register power-up is low

P1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L5, P1_identity_contrib_shift_reg[3], GND, P1L48);


--P1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X3_Y4_N44
--register power-up is low

P1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L5, A1L6, GND, P1L48);


--P1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at MLABCELL_X3_Y1_N18
P1L112 = AMPP_FUNCTION(!P1_jtag_ir_reg[3]);


--P1L109 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at MLABCELL_X3_Y1_N39
P1L109 = AMPP_FUNCTION(!P1_jtag_ir_reg[1]);






--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();



--KEY[2] is KEY[2] at PIN_W15
KEY[2] = INPUT();



--KEY[3] is KEY[3] at PIN_Y16
KEY[3] = INPUT();


--A1L22 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L22 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L117 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L117 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();










--A1L23 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
A1L23 = cyclonev_clkena(.INCLK = A1L22) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--EB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder at LABCELL_X1_Y3_N12
EB1L2 = AMPP_FUNCTION(!EB1_td_shift[0]);


--EB1L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder at MLABCELL_X6_Y2_N6
EB1L98 = AMPP_FUNCTION(!EB1_td_shift[9]);


--EB1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder at LABCELL_X9_Y2_N6
EB1L39 = AMPP_FUNCTION(!EB1_td_shift[9]);


--MF1L9 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[2]~feeder at LABCELL_X10_Y3_N42
MF1L9 = ( NF1_sr[2] );


--EB1L109 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder at LABCELL_X9_Y2_N0
EB1L109 = AMPP_FUNCTION(!EB1_td_shift[10]);


--EB2L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder at MLABCELL_X8_Y2_N30
EB2L98 = AMPP_FUNCTION(!EB2_td_shift[10]);


--JE1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder at LABCELL_X1_Y5_N45
JE1L11 = ( KE1_sr[3] );


--MF1L11 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[3]~feeder at LABCELL_X10_Y3_N21
MF1L11 = ( NF1_sr[3] );


--JE1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder at LABCELL_X1_Y5_N39
JE1L13 = KE1_sr[4];


--ND1L524 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at LABCELL_X4_Y11_N12
ND1L524 = ( ND1_D_iw[12] );


--ND1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at LABCELL_X4_Y11_N9
ND1L528 = ND1_D_iw[14];


--UE1L524 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[6]~feeder at LABCELL_X36_Y4_N15
UE1L524 = UE1_D_iw[12];


--UE1L528 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[8]~feeder at LABCELL_X36_Y4_N36
UE1L528 = UE1_D_iw[14];


--JE1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder at LABCELL_X1_Y5_N54
JE1L15 = KE1_sr[5];


--MF1L47 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[25]~feeder at LABCELL_X22_Y3_N57
MF1L47 = ( NF1_sr[25] );


--MF1L14 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[5]~feeder at LABCELL_X10_Y3_N24
MF1L14 = ( NF1_sr[5] );


--ND1L1036 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X4_Y10_N3
ND1L1036 = ( UD2_q_b[7] );


--ND1L1020 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at LABCELL_X4_Y8_N0
ND1L1020 = ( UD2_q_b[7] );


--UE1L1038 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[23]~feeder at LABCELL_X33_Y5_N54
UE1L1038 = ( UD4_q_b[7] );


--UE1L1022 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[15]~feeder at MLABCELL_X34_Y3_N36
UE1L1022 = UD4_q_b[7];


--UE1L1006 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[7]~feeder at LABCELL_X30_Y3_N12
UE1L1006 = ( UD4_q_b[7] );


--ND1L1022 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X4_Y10_N39
ND1L1022 = UD2_q_b[0];


--ND1L994 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]~feeder at LABCELL_X4_Y9_N27
ND1L994 = ( UD2_q_b[0] );


--ND1L1006 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at LABCELL_X4_Y9_N0
ND1L1006 = ( UD2_q_b[0] );


--JE1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder at MLABCELL_X3_Y6_N18
JE1L44 = ( KE1_sr[27] );


--UE1L1024 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[16]~feeder at LABCELL_X33_Y5_N48
UE1L1024 = UD4_q_b[0];


--UE1L1008 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[8]~feeder at MLABCELL_X34_Y3_N18
UE1L1008 = ( UD4_q_b[0] );


--MF1L16 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[6]~feeder at LABCELL_X10_Y3_N0
MF1L16 = ( NF1_sr[6] );


--MF1L35 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[17]~feeder at LABCELL_X16_Y3_N57
MF1L35 = ( NF1_sr[17] );


--MF1L50 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[27]~feeder at LABCELL_X13_Y3_N30
MF1L50 = ( NF1_sr[27] );


--MF1L52 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[28]~feeder at LABCELL_X16_Y3_N3
MF1L52 = NF1_sr[28];


--MF1L55 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[30]~feeder at LABCELL_X16_Y3_N0
MF1L55 = ( NF1_sr[30] );


--WB8L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[12]~feeder at LABCELL_X29_Y1_N39
WB8L16 = ( XE1_readdata[12] );


--ND1L1028 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X4_Y10_N42
ND1L1028 = UD2_q_b[3];


--ND1L1012 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at LABCELL_X4_Y7_N36
ND1L1012 = ( UD2_q_b[3] );


--ND1L1030 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at LABCELL_X4_Y10_N24
ND1L1030 = UD2_q_b[4];


--ND1L1001 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]~feeder at LABCELL_X4_Y7_N6
ND1L1001 = ( UD2_q_b[4] );


--ND1L1014 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at LABCELL_X4_Y7_N54
ND1L1014 = ( UD2_q_b[4] );


--ND1L1016 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at MLABCELL_X8_Y10_N24
ND1L1016 = UD2_q_b[5];


--ND1L1032 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X4_Y10_N27
ND1L1032 = UD2_q_b[5];


--ND1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at LABCELL_X4_Y11_N24
ND1L534 = ( ND1_D_iw[17] );


--ND1L1018 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at LABCELL_X4_Y7_N0
ND1L1018 = ( UD2_q_b[6] );


--ND1L1034 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X4_Y10_N30
ND1L1034 = UD2_q_b[6];


--ND1L1026 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X4_Y10_N45
ND1L1026 = UD2_q_b[2];


--ND1L1010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at LABCELL_X7_Y6_N3
ND1L1010 = ( UD2_q_b[2] );


--ND1L998 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]~feeder at LABCELL_X9_Y5_N54
ND1L998 = ( UD2_q_b[2] );


--UE1L1028 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[18]~feeder at LABCELL_X33_Y5_N6
UE1L1028 = UD4_q_b[2];


--UE1L1012 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[10]~feeder at MLABCELL_X34_Y3_N42
UE1L1012 = ( UD4_q_b[2] );


--UE1L1036 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[22]~feeder at LABCELL_X33_Y5_N51
UE1L1036 = ( UD4_q_b[6] );


--UE1L1020 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[14]~feeder at MLABCELL_X34_Y3_N30
UE1L1020 = ( UD4_q_b[6] );


--UE1L1034 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[21]~feeder at LABCELL_X33_Y5_N12
UE1L1034 = UD4_q_b[5];


--UE1L1018 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[13]~feeder at MLABCELL_X34_Y3_N48
UE1L1018 = UD4_q_b[5];


--UE1L1032 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[20]~feeder at LABCELL_X33_Y5_N15
UE1L1032 = ( UD4_q_b[4] );


--UE1L1016 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[12]~feeder at MLABCELL_X34_Y3_N6
UE1L1016 = UD4_q_b[4];


--UE1L1014 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[11]~feeder at MLABCELL_X34_Y3_N27
UE1L1014 = UD4_q_b[3];


--UE1L1030 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[19]~feeder at LABCELL_X33_Y5_N57
UE1L1030 = UD4_q_b[3];


--UE1L534 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[11]~feeder at LABCELL_X36_Y4_N27
UE1L534 = ( UE1_D_iw[17] );


--EB2L12 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder at MLABCELL_X6_Y1_N3
EB2L12 = AMPP_FUNCTION(!EB2_count[4]);


--ND1L1024 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X4_Y10_N36
ND1L1024 = UD2_q_b[1];


--ND1L996 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]~feeder at LABCELL_X4_Y9_N54
ND1L996 = ( UD2_q_b[1] );


--ND1L1008 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at LABCELL_X4_Y9_N9
ND1L1008 = ( UD2_q_b[1] );


--JE1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder at LABCELL_X1_Y6_N24
JE1L35 = ( KE1_sr[21] );


--UE1L1026 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[17]~feeder at LABCELL_X33_Y5_N9
UE1L1026 = UD4_q_b[1];


--UE1L1010 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[9]~feeder at MLABCELL_X34_Y3_N0
UE1L1010 = UD4_q_b[1];


--UE1L999 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[1]~feeder at LABCELL_X36_Y3_N12
UE1L999 = ( UD4_q_b[1] );


--MF1L41 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[21]~feeder at LABCELL_X13_Y3_N33
MF1L41 = NF1_sr[21];


--EB2L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder at MLABCELL_X6_Y1_N6
EB2L10 = AMPP_FUNCTION(!EB2_count[3]);


--JE1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder at LABCELL_X1_Y6_N9
JE1L40 = ( KE1_sr[24] );


--ND1L501 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]~feeder at LABCELL_X13_Y10_N51
ND1L501 = ( UD1_q_b[20] );


--ND1L499 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]~feeder at LABCELL_X13_Y10_N48
ND1L499 = ( UD1_q_b[19] );


--ND1L495 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]~feeder at LABCELL_X13_Y10_N33
ND1L495 = ( UD1_q_b[17] );


--UE1L500 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[19]~feeder at LABCELL_X40_Y5_N42
UE1L500 = ( UD3_q_b[19] );


--UE1L496 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[17]~feeder at LABCELL_X40_Y5_N12
UE1L496 = ( UD3_q_b[17] );


--MF1L20 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[8]~feeder at LABCELL_X7_Y3_N57
MF1L20 = ( NF1_sr[8] );


--MF1L38 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[19]~feeder at LABCELL_X13_Y3_N21
MF1L38 = ( NF1_sr[19] );


--WB8L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[10]~feeder at LABCELL_X30_Y3_N30
WB8L13 = ( XE1_readdata[10] );


--VB3L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[1]~feeder at MLABCELL_X6_Y8_N3
VB3L23 = ( ND1_d_writedata[17] );


--VB3L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[2]~feeder at MLABCELL_X6_Y7_N3
VB3L25 = ( ND1_d_writedata[18] );


--EB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder at MLABCELL_X6_Y2_N51
EB1L96 = AMPP_FUNCTION(!EB1_td_shift[8]);


--WB8L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[25]~feeder at LABCELL_X29_Y1_N30
WB8L30 = ( XE1_readdata[25] );


--EB2L95 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder at MLABCELL_X8_Y2_N51
EB2L95 = AMPP_FUNCTION(!EB2_td_shift[8]);


--T1L48 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[0]~feeder at LABCELL_X18_Y8_N0
T1L48 = ( AG1_q_a[0] );


--JE1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder at LABCELL_X1_Y6_N6
JE1L38 = ( KE1_sr[23] );


--MF1L33 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[16]~feeder at LABCELL_X10_Y3_N9
MF1L33 = ( NF1_sr[16] );


--MF1L44 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[23]~feeder at LABCELL_X16_Y3_N54
MF1L44 = ( NF1_sr[23] );


--T2L69 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[15]~feeder at MLABCELL_X25_Y5_N0
T2L69 = ( AG1_q_a[15] );


--T1L53 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[3]~feeder at LABCELL_X18_Y8_N30
T1L53 = ( AG1_q_a[3] );


--WB4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]~feeder at LABCELL_X12_Y8_N57
WB4L36 = ( RD1_readdata[31] );


--T1L55 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[4]~feeder at LABCELL_X18_Y8_N24
T1L55 = ( AG1_q_a[4] );


--T1L58 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[5]~feeder at LABCELL_X18_Y8_N42
T1L58 = ( AG1_q_a[5] );


--T1L63 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[9]~feeder at MLABCELL_X21_Y8_N42
T1L63 = ( AG1_q_a[9] );


--T1L65 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[10]~feeder at MLABCELL_X21_Y8_N12
T1L65 = ( AG1_q_a[10] );


--T2L57 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[6]~feeder at LABCELL_X29_Y6_N48
T2L57 = ( AG1_q_a[6] );


--T1L72 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[12]~feeder at MLABCELL_X21_Y8_N0
T1L72 = ( AG1_q_a[12] );


--T1L68 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[11]~feeder at MLABCELL_X21_Y8_N3
T1L68 = ( AG1_q_a[11] );


--WB8L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[28]~feeder at LABCELL_X31_Y5_N36
WB8L36 = ( XE1_readdata[28] );


--JE1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder at LABCELL_X1_Y5_N57
JE1L27 = KE1_sr[14];


--MF1L23 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[10]~feeder at LABCELL_X13_Y3_N39
MF1L23 = NF1_sr[10];


--MF1L29 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[14]~feeder at LABCELL_X16_Y3_N30
MF1L29 = ( NF1_sr[14] );


--T1L109 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[7]~feeder at LABCELL_X9_Y7_N3
T1L109 = VB3_data_reg[7];


--T2L104 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[7]~feeder at MLABCELL_X25_Y7_N39
T2L104 = ( VB4_data_reg[7] );


--T1L95 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[0]~feeder at LABCELL_X9_Y7_N42
T1L95 = ( VB3_data_reg[0] );


--T2L90 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[0]~feeder at MLABCELL_X25_Y7_N6
T2L90 = ( VB4_data_reg[0] );


--JE1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder at LABCELL_X2_Y5_N30
JE1L22 = ( KE1_sr[11] );


--T1L125 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[15]~feeder at LABCELL_X11_Y7_N39
T1L125 = ( VB3_data_reg[15] );


--T2L120 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[15]~feeder at MLABCELL_X28_Y3_N36
T2L120 = VB4_data_reg[15];


--T1L101 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[3]~feeder at LABCELL_X9_Y7_N36
T1L101 = VB3_data_reg[3];


--T2L96 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[3]~feeder at MLABCELL_X25_Y7_N12
T2L96 = VB4_data_reg[3];


--T1L103 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[4]~feeder at LABCELL_X9_Y7_N57
T1L103 = ( VB3_data_reg[4] );


--T2L98 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[4]~feeder at MLABCELL_X25_Y7_N30
T2L98 = ( VB4_data_reg[4] );


--T1L105 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[5]~feeder at LABCELL_X9_Y7_N24
T1L105 = ( VB3_data_reg[5] );


--T2L100 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[5]~feeder at MLABCELL_X25_Y7_N3
T2L100 = ( VB4_data_reg[5] );


--T1L111 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[8]~feeder at LABCELL_X9_Y7_N33
T1L111 = VB3_data_reg[8];


--T2L106 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[8]~feeder at MLABCELL_X28_Y7_N36
T2L106 = ( VB4_data_reg[8] );


--T1L113 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[9]~feeder at LABCELL_X9_Y7_N15
T1L113 = ( VB3_data_reg[9] );


--T2L108 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[9]~feeder at MLABCELL_X28_Y3_N54
T2L108 = ( VB4_data_reg[9] );


--T1L115 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[10]~feeder at LABCELL_X11_Y7_N9
T1L115 = VB3_data_reg[10];


--T2L110 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[10]~feeder at MLABCELL_X25_Y7_N57
T2L110 = ( VB4_data_reg[10] );


--T1L121 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[13]~feeder at LABCELL_X9_Y7_N0
T1L121 = VB3_data_reg[13];


--T2L116 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[13]~feeder at MLABCELL_X28_Y3_N3
T2L116 = VB4_data_reg[13];


--T1L107 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[6]~feeder at LABCELL_X9_Y7_N18
T1L107 = VB3_data_reg[6];


--T2L102 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[6]~feeder at MLABCELL_X28_Y3_N0
T2L102 = VB4_data_reg[6];


--T1L119 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[12]~feeder at LABCELL_X9_Y7_N21
T1L119 = VB3_data_reg[12];


--T2L114 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[12]~feeder at MLABCELL_X28_Y3_N39
T2L114 = ( VB4_data_reg[12] );


--T1L117 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[11]~feeder at LABCELL_X11_Y7_N15
T1L117 = ( VB3_data_reg[11] );


--T2L112 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[11]~feeder at MLABCELL_X28_Y3_N6
T2L112 = ( VB4_data_reg[11] );


--T1L123 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[14]~feeder at LABCELL_X9_Y7_N30
T1L123 = ( VB3_data_reg[14] );


--T2L118 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[14]~feeder at MLABCELL_X28_Y4_N36
T2L118 = ( VB4_data_reg[14] );


--T1L99 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[2]~feeder at LABCELL_X11_Y7_N30
T1L99 = ( VB3_data_reg[2] );


--T2L94 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[2]~feeder at MLABCELL_X25_Y7_N27
T2L94 = ( VB4_data_reg[2] );


--T1L97 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[1]~feeder at LABCELL_X9_Y7_N48
T1L97 = ( VB3_data_reg[1] );


--T2L92 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[1]~feeder at MLABCELL_X25_Y7_N45
T2L92 = ( VB4_data_reg[1] );


--JE1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at LABCELL_X1_Y5_N36
JE1L25 = ( KE1_sr[13] );


--MF1L26 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[12]~feeder at LABCELL_X7_Y3_N54
MF1L26 = ( NF1_sr[12] );


--JE1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder at MLABCELL_X3_Y6_N42
JE1L7 = ( KE1_sr[0] );


--EB1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~feeder at MLABCELL_X3_Y3_N51
EB1L63 = AMPP_FUNCTION(!EB1L75);


--ME10L2 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1~feeder at MLABCELL_X6_Y1_N18
ME10L2 = ( HE2_virtual_state_uir );


--ME6L2 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder at LABCELL_X18_Y5_N51
ME6L2 = ( WF2_r_sync_rst );


--XD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder at LABCELL_X4_Y5_N45
XD1L8 = ( JE1_jdo[3] );


--GE1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder at MLABCELL_X3_Y6_N27
GE1L55 = ( JE1_jdo[3] );


--BF1L3 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[0]~feeder at LABCELL_X11_Y3_N12
BF1L3 = ( MF1_jdo[0] );


--LF1L52 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[0]~feeder at LABCELL_X19_Y3_N24
LF1L52 = MF1_jdo[3];


--EB1L107 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder at LABCELL_X9_Y2_N3
EB1L107 = AMPP_FUNCTION(!EB1L105);


--EB2L107 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder at LABCELL_X1_Y2_N18
EB2L107 = AMPP_FUNCTION(!EB2L105);


--GE1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at MLABCELL_X6_Y6_N51
GE1L116 = JE1_jdo[34];


--GE1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at LABCELL_X4_Y6_N18
GE1L97 = JE1_jdo[25];


--XD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder at LABCELL_X4_Y5_N33
XD1L4 = ( JE1_jdo[1] );


--GE1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder at MLABCELL_X3_Y6_N9
GE1L57 = ( JE1_jdo[4] );


--JE1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder at LABCELL_X7_Y5_N12
JE1L55 = ( KE1_sr[35] );


--ND1L521 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at LABCELL_X4_Y11_N0
ND1L521 = ND1_D_iw[11];


--ND1L526 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at MLABCELL_X8_Y9_N39
ND1L526 = ( ND1_D_iw[13] );


--ND1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at LABCELL_X4_Y11_N36
ND1L530 = ( ND1_D_iw[15] );


--ND1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at MLABCELL_X6_Y9_N12
ND1L532 = ND1_D_iw[16];


--LF1L110 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[31]~feeder at LABCELL_X18_Y3_N39
LF1L110 = ( MF1_jdo[34] );


--LF1L91 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[22]~feeder at LABCELL_X19_Y3_N57
LF1L91 = ( MF1_jdo[25] );


--BF1L5 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[1]~feeder at LABCELL_X12_Y3_N51
BF1L5 = ( MF1_jdo[1] );


--BF1L11 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[4]~feeder at LABCELL_X11_Y3_N21
BF1L11 = ( MF1_jdo[4] );


--LF1L54 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[1]~feeder at LABCELL_X19_Y3_N45
LF1L54 = ( MF1_jdo[4] );


--UE1L522 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[5]~feeder at LABCELL_X36_Y4_N30
UE1L522 = UE1_D_iw[11];


--UE1L526 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[7]~feeder at LABCELL_X36_Y4_N54
UE1L526 = ( UE1_D_iw[13] );


--UE1L530 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[9]~feeder at LABCELL_X36_Y4_N9
UE1L530 = UE1_D_iw[15];


--UE1L532 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[10]~feeder at LABCELL_X36_Y4_N3
UE1L532 = ( UE1_D_iw[16] );


--V1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~feeder at LABCELL_X10_Y2_N24
V1L86 = ( V1L85 );


--EB2L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2~feeder at LABCELL_X22_Y4_N12
EB2L44 = AMPP_FUNCTION(!EB2_rst1);


--WF2L20 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain[3]~feeder at MLABCELL_X21_Y2_N45
WF2L20 = ( WF2_altera_reset_synchronizer_int_chain[2] );


--XD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~feeder at LABCELL_X4_Y5_N12
XD1L6 = ( JE1_jdo[2] );


--XD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder at LABCELL_X4_Y5_N3
XD1L11 = ( JE1_jdo[5] );


--GE1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at MLABCELL_X6_Y6_N24
GE1L59 = ( JE1_jdo[5] );


--JE1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder at MLABCELL_X6_Y4_N45
JE1L62 = ME5_dreg[0];


--GE1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~feeder at LABCELL_X7_Y5_N27
GE1L140 = ( JE1L65 );


--XD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder at LABCELL_X2_Y6_N24
XD1L45 = ( JE1_jdo[26] );


--GE1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at MLABCELL_X6_Y6_N6
GE1L100 = JE1_jdo[26];


--GE1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at MLABCELL_X3_Y6_N36
GE1L102 = ( JE1_jdo[27] );


--XD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder at LABCELL_X2_Y6_N27
XD1L47 = ( JE1_jdo[27] );


--GE1L104 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at MLABCELL_X6_Y6_N3
GE1L104 = ( JE1_jdo[28] );


--GE1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at LABCELL_X4_Y6_N0
GE1L107 = JE1_jdo[29];


--XD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder at LABCELL_X2_Y6_N36
XD1L51 = ( JE1_jdo[30] );


--GE1L109 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at MLABCELL_X3_Y6_N33
GE1L109 = JE1_jdo[30];


--GE1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at MLABCELL_X6_Y6_N15
GE1L111 = ( JE1_jdo[31] );


--GE1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at MLABCELL_X6_Y6_N33
GE1L114 = JE1_jdo[33];


--LF1L56 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[2]~feeder at LABCELL_X19_Y3_N36
LF1L56 = ( MF1_jdo[5] );


--BF1L31 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[17]~feeder at LABCELL_X12_Y3_N57
BF1L31 = ( MF1_jdo[17] );


--LF1L94 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[23]~feeder at MLABCELL_X21_Y3_N36
LF1L94 = MF1_jdo[26];


--BF1L47 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[27]~feeder at LABCELL_X12_Y3_N15
BF1L47 = ( MF1_jdo[27] );


--LF1L96 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[24]~feeder at MLABCELL_X21_Y3_N48
LF1L96 = ( MF1_jdo[27] );


--LF1L99 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[25]~feeder at MLABCELL_X21_Y3_N30
LF1L99 = MF1_jdo[28];


--BF1L50 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[29]~feeder at LABCELL_X12_Y3_N18
BF1L50 = ( MF1_jdo[29] );


--LF1L101 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[26]~feeder at MLABCELL_X21_Y3_N57
LF1L101 = MF1_jdo[29];


--LF1L103 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[27]~feeder at MLABCELL_X21_Y3_N33
LF1L103 = MF1_jdo[30];


--BF1L53 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[31]~feeder at LABCELL_X11_Y3_N39
BF1L53 = ( MF1_jdo[31] );


--LF1L105 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[28]~feeder at MLABCELL_X21_Y3_N24
LF1L105 = MF1_jdo[31];


--LF1L108 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[30]~feeder at MLABCELL_X21_Y3_N27
LF1L108 = MF1_jdo[33];


--UE1L388 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_new_inst~feeder at MLABCELL_X28_Y6_N18
UE1L388 = ( UE1_R_valid );


--EB1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder at MLABCELL_X6_Y2_N12
EB1L91 = AMPP_FUNCTION(!EB1_td_shift[5]);


--XD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder at LABCELL_X2_Y6_N39
XD1L13 = ( JE1_jdo[6] );


--GE1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder at MLABCELL_X6_Y6_N45
GE1L61 = ( JE1_jdo[6] );


--JE1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder at LABCELL_X7_Y6_N12
JE1L49 = ( KE1_sr[31] );


--JE1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder at LABCELL_X7_Y5_N54
JE1L52 = ( KE1_sr[33] );


--WB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at MLABCELL_X15_Y5_N42
WB1L5 = ( V1_ien_AE );


--WB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X13_Y5_N18
WB1L3 = ( V1_ien_AF );


--XD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~feeder at LABCELL_X2_Y6_N9
XD1L39 = ( JE1_jdo[21] );


--XD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder at LABCELL_X2_Y6_N0
XD1L37 = ( JE1_jdo[20] );


--GE1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at MLABCELL_X6_Y6_N9
GE1L87 = JE1_jdo[20];


--TB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[0][41]~feeder at LABCELL_X19_Y9_N48
TB2L5 = ( TB2L21 );


--ND1L390 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X16_Y11_N3
ND1L390 = ( ND1_E_src2[0] );


--BF1L14 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[6]~feeder at LABCELL_X11_Y3_N57
BF1L14 = ( MF1_jdo[6] );


--LF1L58 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[3]~feeder at LABCELL_X19_Y3_N33
LF1L58 = ( MF1_jdo[6] );


--ME10L5 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]~feeder at MLABCELL_X6_Y1_N21
ME10L5 = ( ME10_din_s1 );


--MF1L59 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[33]~feeder at LABCELL_X16_Y3_N6
MF1L59 = ( NF1_sr[33] );


--WB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X27_Y2_N0
WB6L5 = V2_ien_AE;


--WB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X24_Y4_N30
WB6L3 = ( V2_ien_AF );


--TB8L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][73]~feeder at LABCELL_X24_Y4_N42
TB8L5 = ( TB8L17 );


--BF1L37 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[21]~feeder at LABCELL_X12_Y3_N30
BF1L37 = MF1_jdo[21];


--LF1L82 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[17]~feeder at LABCELL_X19_Y3_N6
LF1L82 = MF1_jdo[20];


--UE1L392 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X36_Y8_N48
UE1L392 = ( UE1_E_src2[0] );


--ND1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at LABCELL_X4_Y11_N57
ND1L538 = ( ND1_D_iw[19] );


--ND1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at LABCELL_X4_Y11_N45
ND1L536 = ND1_D_iw[18];


--ND1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at LABCELL_X4_Y11_N27
ND1L540 = ND1_D_iw[20];


--ND1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at LABCELL_X4_Y11_N18
ND1L542 = ( ND1_D_iw[21] );


--EB1L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder at MLABCELL_X6_Y2_N15
EB1L93 = AMPP_FUNCTION(!EB1_td_shift[6]);


--WF1L8 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X7_Y4_N3
WF1L8 = ( WF1_altera_reset_synchronizer_int_chain[0] );


--UE1L538 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[13]~feeder at LABCELL_X36_Y4_N18
UE1L538 = ( UE1_D_iw[19] );


--UE1L542 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[15]~feeder at LABCELL_X35_Y6_N15
UE1L542 = ( UE1_D_iw[21] );


--UE1L540 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[14]~feeder at LABCELL_X36_Y4_N48
UE1L540 = ( UE1_D_iw[20] );


--UE1L536 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[12]~feeder at LABCELL_X36_Y4_N51
UE1L536 = UE1_D_iw[18];


--WF2L7 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X21_Y2_N27
WF2L7 = ( WF2_altera_reset_synchronizer_int_chain[0] );


--GE1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at LABCELL_X4_Y6_N30
GE1L95 = ( JE1_jdo[24] );


--XD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at LABCELL_X4_Y5_N18
XD1L15 = ( JE1_jdo[7] );


--GE1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at MLABCELL_X6_Y6_N54
GE1L85 = JE1_jdo[19];


--XD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder at LABCELL_X2_Y6_N3
XD1L33 = ( JE1_jdo[19] );


--XD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder at LABCELL_X2_Y6_N51
XD1L31 = ( JE1_jdo[18] );


--GE1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder at MLABCELL_X6_Y6_N18
GE1L83 = ( JE1_jdo[18] );


--ME1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]~feeder at LABCELL_X9_Y6_N9
ME1L4 = ( ME1_din_s1 );


--RD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at MLABCELL_X8_Y6_N57
RD1L79 = WD1L10;


--RD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at MLABCELL_X8_Y6_N54
RD1L77 = WD1L10;


--RD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at MLABCELL_X8_Y6_N36
RD1L55 = WD1L10;


--RD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at MLABCELL_X8_Y6_N39
RD1L73 = WD1L10;


--RD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at MLABCELL_X8_Y6_N3
RD1L65 = WD1L10;


--RD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at MLABCELL_X8_Y6_N0
RD1L49 = WD1L10;


--RD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at MLABCELL_X8_Y6_N45
RD1L47 = WD1L10;


--RD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at MLABCELL_X8_Y6_N42
RD1L45 = WD1L10;


--RD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at MLABCELL_X8_Y6_N24
RD1L31 = WD1L10;


--RD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at MLABCELL_X8_Y6_N27
RD1L33 = WD1L10;


--RD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at MLABCELL_X8_Y6_N30
RD1L63 = WD1L10;


--RD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at MLABCELL_X8_Y6_N33
RD1L51 = WD1L10;


--RD1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at MLABCELL_X8_Y6_N48
RD1L41 = WD1L10;


--RD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at MLABCELL_X8_Y6_N51
RD1L43 = WD1L10;


--RD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at MLABCELL_X8_Y6_N6
RD1L67 = WD1L10;


--RD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at MLABCELL_X8_Y6_N9
RD1L69 = WD1L10;


--RD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at MLABCELL_X8_Y6_N12
RD1L27 = WD1L10;


--RD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at MLABCELL_X8_Y6_N15
RD1L35 = WD1L10;


--RD1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at MLABCELL_X8_Y6_N18
RD1L29 = WD1L10;


--RD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at MLABCELL_X8_Y6_N21
RD1L71 = WD1L10;


--RD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at LABCELL_X9_Y6_N57
RD1L75 = WD1L10;


--RD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at LABCELL_X9_Y6_N42
RD1L53 = ( WD1L10 );


--RD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at LABCELL_X9_Y6_N6
RD1L81 = ( WD1L10 );


--RD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at LABCELL_X9_Y6_N36
RD1L57 = ( WD1L10 );


--RD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at LABCELL_X9_Y6_N48
RD1L37 = WD1L10;


--RD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at LABCELL_X9_Y6_N51
RD1L39 = WD1L10;


--RD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X9_Y6_N18
RD1L59 = ( WD1L10 );


--RD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at LABCELL_X9_Y6_N3
RD1L61 = ( WD1L10 );


--BF1L43 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[24]~feeder at LABCELL_X12_Y3_N27
BF1L43 = ( MF1_jdo[24] );


--LF1L89 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[21]~feeder at LABCELL_X19_Y3_N21
LF1L89 = ( MF1_jdo[24] );


--MF1L18 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[7]~feeder at LABCELL_X12_Y3_N45
MF1L18 = ( NF1_sr[7] );


--LF1L80 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[16]~feeder at MLABCELL_X21_Y3_N39
LF1L80 = MF1_jdo[19];


--BF1L33 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[18]~feeder at LABCELL_X12_Y3_N36
BF1L33 = ( MF1_jdo[18] );


--LF1L78 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[15]~feeder at LABCELL_X19_Y3_N9
LF1L78 = MF1_jdo[18];


--ME6L5 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]~feeder at LABCELL_X18_Y5_N48
ME6L5 = ( ME6_din_s1 );


--XE1L78 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[31]~feeder at LABCELL_X16_Y3_N51
XE1L78 = AF1L11;


--XE1L26 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[5]~feeder at LABCELL_X16_Y3_N21
XE1L26 = ( AF1L11 );


--XE1L48 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[16]~feeder at LABCELL_X23_Y3_N54
XE1L48 = AF1L11;


--XE1L50 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[17]~feeder at LABCELL_X23_Y3_N57
XE1L50 = AF1L11;


--XE1L66 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[25]~feeder at LABCELL_X23_Y3_N39
XE1L66 = AF1L11;


--XE1L24 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[4]~feeder at LABCELL_X23_Y3_N36
XE1L24 = AF1L11;


--XE1L44 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[14]~feeder at LABCELL_X23_Y3_N30
XE1L44 = AF1L11;


--XE1L40 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[12]~feeder at LABCELL_X23_Y3_N33
XE1L40 = AF1L11;


--XE1L36 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[10]~feeder at LABCELL_X23_Y3_N0
XE1L36 = AF1L11;


--XE1L72 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[28]~feeder at LABCELL_X23_Y3_N3
XE1L72 = AF1L11;


--XE1L46 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[15]~feeder at LABCELL_X23_Y3_N15
XE1L46 = AF1L11;


--XE1L76 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[30]~feeder at LABCELL_X23_Y3_N12
XE1L76 = AF1L11;


--XE1L58 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[21]~feeder at LABCELL_X23_Y3_N42
XE1L58 = AF1L11;


--XE1L74 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[29]~feeder at LABCELL_X23_Y3_N45
XE1L74 = AF1L11;


--XE1L56 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X23_Y3_N27
XE1L56 = AF1L11;


--XE1L52 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[18]~feeder at LABCELL_X23_Y3_N24
XE1L52 = AF1L11;


--XE1L54 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[19]~feeder at MLABCELL_X25_Y3_N9
XE1L54 = AF1L11;


--XE1L62 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[23]~feeder at MLABCELL_X25_Y3_N6
XE1L62 = AF1L11;


--XE1L70 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[27]~feeder at MLABCELL_X25_Y3_N0
XE1L70 = AF1L11;


--XE1L32 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[8]~feeder at MLABCELL_X25_Y3_N3
XE1L32 = AF1L11;


--XE1L34 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[9]~feeder at MLABCELL_X25_Y3_N15
XE1L34 = AF1L11;


--XE1L38 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[11]~feeder at MLABCELL_X25_Y3_N12
XE1L38 = AF1L11;


--XE1L30 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[7]~feeder at MLABCELL_X25_Y3_N36
XE1L30 = AF1L11;


--XE1L68 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[26]~feeder at MLABCELL_X25_Y3_N39
XE1L68 = AF1L11;


--XE1L64 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[24]~feeder at MLABCELL_X25_Y3_N54
XE1L64 = AF1L11;


--XE1L42 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[13]~feeder at MLABCELL_X25_Y3_N57
XE1L42 = AF1L11;


--XE1L28 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[6]~feeder at MLABCELL_X25_Y3_N45
XE1L28 = AF1L11;


--XE1L60 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[22]~feeder at MLABCELL_X25_Y3_N42
XE1L60 = AF1L11;


--WF1L6 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X7_Y4_N12
WF1L6 = ( XF1_altera_reset_synchronizer_int_chain_out );


--EB2L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder at MLABCELL_X8_Y2_N48
EB2L93 = AMPP_FUNCTION(!EB2_td_shift[7]);


--XD1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder at LABCELL_X4_Y5_N21
XD1L17 = ( JE1_jdo[8] );


--GE1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at MLABCELL_X6_Y6_N21
GE1L80 = JE1_jdo[16];


--GE1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at MLABCELL_X6_Y6_N42
GE1L93 = ( JE1_jdo[23] );


--BF1L17 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[8]~feeder at LABCELL_X11_Y3_N48
BF1L17 = ( MF1_jdo[8] );


--BF1L29 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[16]~feeder at LABCELL_X12_Y3_N9
BF1L29 = ( MF1_jdo[16] );


--LF1L75 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[13]~feeder at LABCELL_X19_Y3_N18
LF1L75 = MF1_jdo[16];


--LF1L87 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[20]~feeder at LABCELL_X19_Y3_N0
LF1L87 = MF1_jdo[23];


--BF1L41 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[23]~feeder at LABCELL_X12_Y3_N39
BF1L41 = MF1_jdo[23];


--VB3L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[10]~feeder at MLABCELL_X6_Y8_N51
VB3L34 = ( ND1_d_writedata[26] );


--VB4L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[9]~feeder at LABCELL_X33_Y3_N36
VB4L32 = ( UE1_d_writedata[25] );


--GE1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at MLABCELL_X6_Y6_N27
GE1L66 = JE1_jdo[9];


--GE1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at MLABCELL_X3_Y6_N0
GE1L91 = ( JE1_jdo[22] );


--GE1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder at MLABCELL_X6_Y6_N39
GE1L76 = ( JE1_jdo[14] );


--RD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]~feeder at MLABCELL_X6_Y7_N18
RD1L15 = ( CC2_src_data[33] );


--XD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder at LABCELL_X4_Y5_N24
XD1L27 = ( JE1_jdo[15] );


--BF1L19 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[9]~feeder at LABCELL_X12_Y3_N12
BF1L19 = MF1_jdo[9];


--LF1L62 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[6]~feeder at LABCELL_X19_Y3_N51
LF1L62 = MF1_jdo[9];


--BF1L39 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[22]~feeder at LABCELL_X12_Y3_N6
BF1L39 = ( MF1_jdo[22] );


--LF1L85 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[19]~feeder at MLABCELL_X21_Y3_N54
LF1L85 = MF1_jdo[22];


--LF1L72 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[11]~feeder at LABCELL_X19_Y3_N3
LF1L72 = MF1_jdo[14];


--BF1L25 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[14]~feeder at LABCELL_X12_Y3_N48
BF1L25 = ( MF1_jdo[14] );


--BF1L27 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[15]~feeder at LABCELL_X12_Y3_N3
BF1L27 = ( MF1_jdo[15] );


--XF1L3 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X7_Y4_N51
XF1L3 = ( XF1_altera_reset_synchronizer_int_chain[1] );


--VB4L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[14]~feeder at LABCELL_X33_Y3_N24
VB4L38 = ( UE1_d_writedata[30] );


--GE1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at MLABCELL_X6_Y6_N48
GE1L68 = JE1_jdo[10];


--LF1L64 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[7]~feeder at LABCELL_X19_Y3_N15
LF1L64 = MF1_jdo[10];


--EB2L24 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder at LABCELL_X11_Y2_N33
EB2L24 = AMPP_FUNCTION(!EB2L23);


--MF1L31 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[15]~feeder at LABCELL_X16_Y3_N33
MF1L31 = ( NF1_sr[15] );


--XD1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder at LABCELL_X2_Y6_N48
XD1L22 = ( JE1_jdo[12] );


--GE1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder at LABCELL_X4_Y6_N48
GE1L71 = ( JE1_jdo[12] );


--XD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder at LABCELL_X4_Y5_N6
XD1L24 = ( JE1_jdo[13] );


--GE1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at MLABCELL_X6_Y6_N57
GE1L74 = JE1_jdo[13];


--LF1L67 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[9]~feeder at LABCELL_X19_Y3_N12
LF1L67 = ( MF1_jdo[12] );


--LF1L70 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[10]~feeder at LABCELL_X19_Y3_N54
LF1L70 = MF1_jdo[13];


--XF2L5 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X7_Y4_N54
XF2L5 = ( XF2L4 );


--VC2L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]~feeder at LABCELL_X19_Y7_N36
VC2L11 = ( A1L126 );


--VC7L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]~feeder at LABCELL_X22_Y5_N39
VC7L11 = ( A1L126 );


--WB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X13_Y5_N0
WB1L9 = ( A1L126 );


--WB1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X13_Y5_N24
WB1L17 = ( A1L126 );


--WB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X13_Y5_N54
WB1L7 = ( A1L126 );


--WB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X13_Y5_N6
WB1L11 = A1L126;


--WB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X13_Y5_N48
WB1L13 = ( A1L126 );


--WB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X13_Y5_N12
WB1L15 = A1L126;


--WB6L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X24_Y4_N18
WB6L11 = A1L126;


--WB6L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X24_Y4_N48
WB6L9 = A1L126;


--WB6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X24_Y4_N0
WB6L17 = A1L126;


--WB6L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X24_Y4_N3
WB6L7 = A1L126;


--WB6L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X24_Y4_N15
WB6L13 = A1L126;


--WB6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X24_Y4_N12
WB6L15 = A1L126;


--EB2L100 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder at MLABCELL_X8_Y2_N15
EB2L100 = AMPP_FUNCTION(!A1L6);


--P1L201 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]~feeder at LABCELL_X1_Y1_N6
P1L201 = AMPP_FUNCTION(!P1L93Q);


--P1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at MLABCELL_X3_Y1_N54
P1L119 = AMPP_FUNCTION(!P1_jtag_ir_reg[8]);


--P1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder at MLABCELL_X3_Y1_N57
P1L115 = AMPP_FUNCTION(!P1_jtag_ir_reg[5]);


--R1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]~feeder at LABCELL_X1_Y1_N21
R1L12 = AMPP_FUNCTION(!R1L28);


--J1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~feeder at LABCELL_X4_Y4_N12
J1L7 = AMPP_FUNCTION(!P1_identity_contrib_shift_reg[0]);


--J1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]~feeder at LABCELL_X4_Y4_N36
J1L9 = AMPP_FUNCTION(!P1_identity_contrib_shift_reg[1]);


--P1L50 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder at MLABCELL_X3_Y4_N48
P1L50 = AMPP_FUNCTION(!P1_identity_contrib_shift_reg[2]);


--J1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]~feeder at LABCELL_X4_Y4_N33
J1L11 = AMPP_FUNCTION(!P1_identity_contrib_shift_reg[2]);


--J1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]~feeder at LABCELL_X4_Y4_N39
J1L13 = AMPP_FUNCTION(!P1_identity_contrib_shift_reg[3]);


--KE1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at LABCELL_X1_Y3_N48
KE1L2 = VCC;


--NF1L2 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|DRsize.000~feeder at MLABCELL_X6_Y3_N15
NF1L2 = VCC;


--EB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X9_Y2_N42
EB1L42 = AMPP_FUNCTION();


--EB2L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X23_Y2_N12
EB2L42 = AMPP_FUNCTION();


--WB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X17_Y6_N12
WB3L5 = VCC;


--WD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at LABCELL_X10_Y6_N15
WD1L9 = VCC;


--AF1L10 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[26]~feeder at LABCELL_X22_Y3_N30
AF1L10 = VCC;


--XF5L4 is nios_system:u0|nios_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X22_Y7_N6
XF5L4 = VCC;


--XF1L5 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X7_Y4_N48
XF1L5 = VCC;


--XF3L4 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X21_Y2_N36
XF3L4 = VCC;


--GE1L54Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~DUPLICATE at FF_X3_Y6_N28
--register power-up is low

GE1L54Q = DFFEAS(GE1L55, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[0],  , GE1L90, JE1_take_action_ocimem_b);


--GE1L40Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE at FF_X6_Y5_N1
--register power-up is low

GE1L40Q = DFFEAS(GE1L7, GLOBAL(A1L23),  ,  , JE1L64, JE1_jdo[26],  ,  , JE1_take_action_ocimem_a);


--GE1L42Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE at FF_X6_Y5_N4
--register power-up is low

GE1L42Q = DFFEAS(GE1L11, GLOBAL(A1L23),  ,  , JE1L64, JE1_jdo[27],  ,  , JE1_take_action_ocimem_a);


--GE1L44Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE at FF_X6_Y5_N7
--register power-up is low

GE1L44Q = DFFEAS(GE1L15, GLOBAL(A1L23),  ,  , JE1L64, JE1_jdo[28],  ,  , JE1_take_action_ocimem_a);


--LF1L40Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE at FF_X17_Y3_N31
--register power-up is low

LF1L40Q = DFFEAS(LF1L7, GLOBAL(A1L23),  ,  , MF1L69, MF1_jdo[26],  ,  , MF1_take_action_ocimem_a);


--ND1L665Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]~DUPLICATE at FF_X8_Y11_N52
--register power-up is low

ND1L665Q = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid, ND1L678,  , ND1_R_ctrl_exception, VCC);


--ND1L662Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]~DUPLICATE at FF_X8_Y11_N46
--register power-up is low

ND1L662Q = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_W_valid, ND1L676,  , ND1_R_ctrl_exception, VCC);


--ND1L393Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]~DUPLICATE at FF_X13_Y11_N13
--register power-up is low

ND1L393Q = DFFEAS(ND1L195, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src2[2],  ,  , ND1_E_new_inst);


--UE1L656Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[0]~DUPLICATE at FF_X33_Y6_N58
--register power-up is low

UE1L656Q = DFFEAS(UE1L673, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid,  ,  , UE1_R_ctrl_exception,  );


--UE1L665Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[8]~DUPLICATE at FF_X33_Y6_N55
--register power-up is low

UE1L665Q = DFFEAS(UE1L680, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid,  ,  , UE1_R_ctrl_exception,  );


--UE1L667Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[9]~DUPLICATE at FF_X33_Y6_N49
--register power-up is low

UE1L667Q = DFFEAS(UE1L681, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid,  ,  , UE1_R_ctrl_exception,  );


--UE1L669Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[10]~DUPLICATE at FF_X33_Y6_N43
--register power-up is low

UE1L669Q = DFFEAS(UE1L682, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_W_valid,  ,  , UE1_R_ctrl_exception,  );


--ND1L403Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]~DUPLICATE at FF_X13_Y11_N46
--register power-up is low

ND1L403Q = DFFEAS(ND1L446, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[3],  ,  , ND1_E_new_inst);


--ND1L410Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]~DUPLICATE at FF_X13_Y11_N5
--register power-up is low

ND1L410Q = DFFEAS(ND1L452, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[9],  ,  , ND1_E_new_inst);


--ND1L415Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]~DUPLICATE at FF_X13_Y11_N40
--register power-up is low

ND1L415Q = DFFEAS(ND1L455, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[12],  ,  , ND1_E_new_inst);


--ND1L413Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]~DUPLICATE at FF_X13_Y11_N10
--register power-up is low

ND1L413Q = DFFEAS(ND1L454, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[11],  ,  , ND1_E_new_inst);


--UE1L412Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[10]~DUPLICATE at FF_X40_Y6_N11
--register power-up is low

UE1L412Q = DFFEAS(UE1L452, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[10],  ,  , UE1_E_new_inst);


--UE1L404Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[3]~DUPLICATE at FF_X40_Y6_N52
--register power-up is low

UE1L404Q = DFFEAS(UE1L445, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[3],  ,  , UE1_E_new_inst);


--UE1L418Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[14]~DUPLICATE at FF_X40_Y6_N41
--register power-up is low

UE1L418Q = DFFEAS(UE1L456, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1L491Q,  ,  , UE1_E_new_inst);


--UE1L416Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[13]~DUPLICATE at FF_X40_Y6_N37
--register power-up is low

UE1L416Q = DFFEAS(UE1L455, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[13],  ,  , UE1_E_new_inst);


--UE1L476Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[0]~DUPLICATE at FF_X40_Y5_N1
--register power-up is low

UE1L476Q = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[0],  , UE1L503, VCC);


--UE1L273Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[8]~DUPLICATE at FF_X31_Y4_N4
--register power-up is low

UE1L273Q = DFFEAS(UE1L630, GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1L690,  ,  , UE1L1052,  );


--ND1L420Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]~DUPLICATE at FF_X11_Y10_N4
--register power-up is low

ND1L420Q = DFFEAS(ND1L459, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[16],  ,  , ND1_E_new_inst);


--UE1L401Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[1]~DUPLICATE at FF_X40_Y6_N49
--register power-up is low

UE1L401Q = DFFEAS(UE1L443, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[1],  ,  , UE1_E_new_inst);


--ND1L498Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]~DUPLICATE at FF_X13_Y10_N49
--register power-up is low

ND1L498Q = DFFEAS(ND1L499, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L505,  );


--ND1L494Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]~DUPLICATE at FF_X13_Y10_N34
--register power-up is low

ND1L494Q = DFFEAS(ND1L495, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L505,  );


--ND1L556Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]~DUPLICATE at FF_X6_Y10_N1
--register power-up is low

ND1L556Q = DFFEAS(ND1L754, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  , ND1L758,  );


--GE1L106Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE at FF_X4_Y6_N1
--register power-up is low

GE1L106Q = DFFEAS(GE1L107, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[26],  , GE1L90, JE1_take_action_ocimem_b);


--LF1L98Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE at FF_X21_Y3_N31
--register power-up is low

LF1L98Q = DFFEAS(LF1L99, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[25],  , LF1L69, MF1_take_action_ocimem_b);


--UE1L499Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[19]~DUPLICATE at FF_X40_Y5_N44
--register power-up is low

UE1L499Q = DFFEAS(UE1L500, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  , UE1L503,  );


--UE1L494Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[16]~DUPLICATE at FF_X40_Y5_N16
--register power-up is low

UE1L494Q = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UD3_q_b[16],  , UE1L503, VCC);


--ND1L399Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]~DUPLICATE at FF_X11_Y10_N29
--register power-up is low

ND1L399Q = DFFEAS(ND1L443, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[0],  ,  , ND1_E_new_inst);


--UE1L422Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[17]~DUPLICATE at FF_X39_Y5_N13
--register power-up is low

UE1L422Q = DFFEAS(UE1L459, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[17],  ,  , UE1_E_new_inst);


--T1L57Q is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[5]~DUPLICATE at FF_X18_Y8_N43
--register power-up is low

T1L57Q = DFFEAS(T1L58, GLOBAL(A1L23),  ,  , T1L71,  ,  , T1L70,  );


--T1L67Q is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[11]~DUPLICATE at FF_X21_Y8_N4
--register power-up is low

T1L67Q = DFFEAS(T1L68, GLOBAL(A1L23),  ,  , T1L71,  ,  , T1L70,  );


--ND1L442Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE at FF_X11_Y10_N25
--register power-up is low

ND1L442Q = DFFEAS(ND1L474, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[31],  ,  , ND1_E_new_inst);


--UE1L441Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[31]~DUPLICATE at FF_X39_Y5_N4
--register power-up is low

UE1L441Q = DFFEAS(UE1L473, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[31],  ,  , UE1_E_new_inst);


--T2L50Q is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[2]~DUPLICATE at FF_X29_Y4_N4
--register power-up is low

T2L50Q = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[2],  , T2L53, VCC);


--T2L60Q is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[8]~DUPLICATE at FF_X25_Y5_N4
--register power-up is low

T2L60Q = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[8],  , T2L53, VCC);


--T2L65Q is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[12]~DUPLICATE at FF_X25_Y5_N37
--register power-up is low

T2L65Q = DFFEAS( , GLOBAL(A1L23),  ,  , T2L54, AG1_q_a[12],  , T2L53, VCC);


--GE1L99Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~DUPLICATE at FF_X6_Y6_N7
--register power-up is low

GE1L99Q = DFFEAS(GE1L100, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[23],  , GE1L90, JE1_take_action_ocimem_b);


--ND1L976Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]~DUPLICATE at FF_X16_Y8_N55
--register power-up is low

ND1L976Q = DFFEAS(TC1_src_data[31], GLOBAL(A1L23), !WF1_r_sync_rst,  , !ND1L977, ND1L868,  ,  , ND1_av_ld_aligning_data);


--T1L50Q is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[1]~DUPLICATE at FF_X18_Y8_N13
--register power-up is low

T1L50Q = DFFEAS( , GLOBAL(A1L23),  ,  , T1L71, AG1_q_a[1],  , T1L70, VCC);


--LF1L93Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[23]~DUPLICATE at FF_X21_Y3_N37
--register power-up is low

LF1L93Q = DFFEAS(LF1L94, GLOBAL(A1L23),  ,  , LF1L51, TE2_q_a[23],  , LF1L69, MF1_take_action_ocimem_b);


--ND1L426Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]~DUPLICATE at FF_X11_Y10_N34
--register power-up is low

ND1L426Q = DFFEAS(ND1L464, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[21],  ,  , ND1_E_new_inst);


--ND1L428Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]~DUPLICATE at FF_X11_Y10_N31
--register power-up is low

ND1L428Q = DFFEAS(ND1L465, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[22],  ,  , ND1_E_new_inst);


--ND1L432Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]~DUPLICATE at FF_X11_Y10_N22
--register power-up is low

ND1L432Q = DFFEAS(ND1L468, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[25],  ,  , ND1_E_new_inst);


--ND1L435Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]~DUPLICATE at FF_X11_Y10_N40
--register power-up is low

ND1L435Q = DFFEAS(ND1L470, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[27],  ,  , ND1_E_new_inst);


--ND1L439Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]~DUPLICATE at FF_X11_Y10_N13
--register power-up is low

ND1L439Q = DFFEAS(ND1L472, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[29],  ,  , ND1_E_new_inst);


--ND1L437Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]~DUPLICATE at FF_X11_Y10_N37
--register power-up is low

ND1L437Q = DFFEAS(ND1L471, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_E_src1[28],  ,  , ND1_E_new_inst);


--GE1L73Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE at FF_X6_Y6_N58
--register power-up is low

GE1L73Q = DFFEAS(GE1L74, GLOBAL(A1L23),  ,  , GE1L53, TE1_q_a[10],  , GE1L90, JE1_take_action_ocimem_b);


--UE1L427Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[21]~DUPLICATE at FF_X39_Y5_N26
--register power-up is low

UE1L427Q = DFFEAS(UE1L463, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[21],  ,  , UE1_E_new_inst);


--UE1L431Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[24]~DUPLICATE at FF_X39_Y5_N52
--register power-up is low

UE1L431Q = DFFEAS(UE1L466, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[24],  ,  , UE1_E_new_inst);


--UE1L435Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[27]~DUPLICATE at FF_X39_Y5_N47
--register power-up is low

UE1L435Q = DFFEAS(UE1L469, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[27],  ,  , UE1_E_new_inst);


--UE1L438Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[29]~DUPLICATE at FF_X39_Y5_N40
--register power-up is low

UE1L438Q = DFFEAS(UE1L471, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , UE1_E_src1[29],  ,  , UE1_E_new_inst);


--UE1L1049Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|hbreak_enabled~DUPLICATE at FF_X31_Y7_N4
--register power-up is low

UE1L1049Q = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , UE1_E_valid_from_R, UE1L1048,  ,  , VCC);


--NB2L7Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE at FF_X11_Y6_N37
--register power-up is low

NB2L7Q = DFFEAS(NB2L6, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RD1L3Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]~DUPLICATE at FF_X9_Y8_N4
--register power-up is low

RD1L3Q = DFFEAS(CC2_src_data[38], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD1L19Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess~DUPLICATE at FF_X12_Y7_N16
--register power-up is low

RD1L19Q = DFFEAS(CC2L23, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD1L134Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE at FF_X15_Y7_N49
--register power-up is low

RD1L134Q = DFFEAS(RD1L133, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--KE1L54Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~DUPLICATE at FF_X2_Y5_N44
--register power-up is low

KE1L54Q = DFFEAS(KE1L63, A1L5,  ,  , KE1L53,  ,  ,  ,  );


--NB2L10Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE at FF_X11_Y6_N31
--register power-up is low

NB2L10Q = DFFEAS(NB2L9, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NB3L9Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE at FF_X22_Y2_N58
--register power-up is low

NB3L9Q = DFFEAS(NB3L8, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB4L28Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE at FF_X24_Y2_N35
--register power-up is low

RB4L28Q = DFFEAS(RB4_counter_comb_bita1, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB4L3,  ,  ,  ,  );


--RB4L34Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE at FF_X24_Y2_N46
--register power-up is low

RB4L34Q = DFFEAS(RB4_counter_comb_bita5, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB4L3,  ,  ,  ,  );


--RB4L31Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE at FF_X24_Y2_N40
--register power-up is low

RB4L31Q = DFFEAS(RB4_counter_comb_bita3, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB4L3,  ,  ,  ,  );


--ND1L1045Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write~DUPLICATE at FF_X19_Y6_N43
--register power-up is low

ND1L1045Q = DFFEAS(ND1_E_st_stall, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L14Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE at FF_X19_Y6_N49
--register power-up is low

EC1L14Q = DFFEAS(EC1L13, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L865Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie~DUPLICATE at FF_X10_Y9_N43
--register power-up is low

ND1L865Q = DFFEAS(ND1L864, GLOBAL(A1L23), !WF1_r_sync_rst,  , ND1_E_valid_from_R,  ,  ,  ,  );


--WB4L15Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]~DUPLICATE at FF_X11_Y8_N23
--register power-up is low

WB4L15Q = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , RD1_readdata[12],  ,  , VCC);


--ND1L772Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid~DUPLICATE at FF_X11_Y9_N4
--register power-up is low

ND1L772Q = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  ,  , ND1_D_valid,  ,  , VCC);


--TB3L11Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X17_Y6_N19
--register power-up is low

TB3L11Q = DFFEAS(TB3L10, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CC1L8Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]~DUPLICATE at FF_X18_Y6_N40
--register power-up is low

CC1L8Q = DFFEAS( , GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  , CC1L14, ZC1L2,  ,  , VCC);


--TB2L3Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[0][19]~DUPLICATE at FF_X19_Y7_N53
--register power-up is low

TB2L3Q = DFFEAS( , GLOBAL(A1L23), !WF1_r_sync_rst,  , TB2L18, TB2L22,  ,  , VCC);


--WB3L12Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X17_Y6_N7
--register power-up is low

WB3L12Q = DFFEAS(TB3L13, GLOBAL(A1L23), XF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ND1L871Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]~DUPLICATE at FF_X17_Y9_N10
--register power-up is low

ND1L871Q = DFFEAS(ND1L873, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LF1L185Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|waitrequest~DUPLICATE at FF_X25_Y4_N47
--register power-up is low

LF1L185Q = DFFEAS(LF1L184, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WB9L3Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X25_Y6_N23
--register power-up is low

WB9L3Q = DFFEAS(WB9L5, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB9L15Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X25_Y6_N37
--register power-up is low

TB9L15Q = DFFEAS(TB9L14, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB7L3Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[0][19]~DUPLICATE at FF_X22_Y5_N29
--register power-up is low

TB7L3Q = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  , TB7L17, TB7L21,  ,  , VCC);


--UE1L875Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_align_cycle[1]~DUPLICATE at FF_X28_Y6_N7
--register power-up is low

UE1L875Q = DFFEAS(UE1L877, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L715Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_shift_rot~DUPLICATE at FF_X34_Y6_N31
--register power-up is low

UE1L715Q = DFFEAS(UE1L246, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB3L30Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE at FF_X22_Y2_N7
--register power-up is low

RB3L30Q = DFFEAS(RB3_counter_comb_bita2, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB3L1,  ,  ,  ,  );


--RB3L28Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE at FF_X22_Y2_N4
--register power-up is low

RB3L28Q = DFFEAS(RB3_counter_comb_bita1, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB3L1,  ,  ,  ,  );


--RB3L33Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE at FF_X22_Y2_N13
--register power-up is low

RB3L33Q = DFFEAS(RB3_counter_comb_bita4, GLOBAL(A1L23), !WF2_r_sync_rst,  , NB3L1,  ,  ,  ,  );


--UE1L729Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_logic_op[0]~DUPLICATE at FF_X36_Y6_N34
--register power-up is low

UE1L729Q = DFFEAS(UE1L298, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L491Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[14]~DUPLICATE at FF_X36_Y6_N16
--register power-up is low

UE1L491Q = DFFEAS(UE1L743, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--GE1L63Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~DUPLICATE at FF_X2_Y5_N19
--register power-up is low

GE1L63Q = DFFEAS(GE1L118, GLOBAL(A1L23),  ,  , GE1L53,  ,  ,  ,  );


--CC4L5Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|packet_in_progress~DUPLICATE at FF_X25_Y4_N4
--register power-up is low

CC4L5Q = DFFEAS(CC4L4, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--AF1L6Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE at FF_X22_Y3_N43
--register power-up is low

AF1L6Q = DFFEAS(AF1L5, GLOBAL(A1L23), !WF2_r_sync_rst,  , AF1L14,  ,  ,  ,  );


--UE1L703Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_hi_imm16~DUPLICATE at FF_X29_Y7_N37
--register power-up is low

UE1L703Q = DFFEAS(UE1L219, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB2L111Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE at FF_X8_Y2_N14
--register power-up is low

EB2L111Q = AMPP_FUNCTION(A1L5, EB2L110, !P1_clr_reg, GND, EB2L109);


--XE1L102Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[3]~DUPLICATE at FF_X22_Y3_N25
--register power-up is low

XE1L102Q = DFFEAS(CC4L27, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--GE1L78Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~DUPLICATE at FF_X2_Y5_N22
--register power-up is low

GE1L78Q = DFFEAS(GE1L121, GLOBAL(A1L23),  ,  , GE1L53,  ,  ,  ,  );


--WB4L35Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]~DUPLICATE at FF_X12_Y8_N58
--register power-up is low

WB4L35Q = DFFEAS(WB4L36, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L934Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]~DUPLICATE at FF_X15_Y8_N22
--register power-up is low

ND1L934Q = DFFEAS(ND1L947, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L937Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]~DUPLICATE at FF_X15_Y8_N16
--register power-up is low

ND1L937Q = DFFEAS(ND1L953, GLOBAL(A1L23), !WF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB8L33Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[27]~DUPLICATE at FF_X31_Y5_N58
--register power-up is low

WB8L33Q = DFFEAS( , GLOBAL(A1L23), !WF2_r_sync_rst,  ,  , XE1_readdata[27],  ,  , VCC);


--WB8L35Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[28]~DUPLICATE at FF_X31_Y5_N37
--register power-up is low

WB8L35Q = DFFEAS(WB8L36, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L938Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[1]~DUPLICATE at FF_X29_Y4_N16
--register power-up is low

UE1L938Q = DFFEAS(UE1L949, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE1L941Q is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[3]~DUPLICATE at FF_X28_Y5_N55
--register power-up is low

UE1L941Q = DFFEAS(UE1L955, GLOBAL(A1L23), !WF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1L23Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~DUPLICATE at FF_X1_Y3_N4
--register power-up is low

EB1L23Q = AMPP_FUNCTION(!A1L5, EB1L22, !P1_clr_reg, GND);


--P1L93Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE at FF_X2_Y2_N49
--register power-up is low

P1L93Q = AMPP_FUNCTION(A1L5, P1L95Q, !P1_clr_reg, GND, P1L86);


--P1L95Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE at FF_X2_Y2_N10
--register power-up is low

P1L95Q = AMPP_FUNCTION(A1L5, P1_irsr_reg[8], !P1_clr_reg, GND, P1L86);


--Q1L12Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE at FF_X1_Y4_N50
--register power-up is low

Q1L12Q = AMPP_FUNCTION(A1L5, Q1L15, GND, Q1L9);


--Q1L7Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE at FF_X1_Y4_N28
--register power-up is low

Q1L7Q = AMPP_FUNCTION(A1L5, Q1L20, GND, Q1L9);


