// Seed: 2513846654
`define pp_5 0
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    input logic id_3,
    input logic id_4
);
  logic id_5;
  reg   id_6;
  initial begin
    id_6 <= id_0;
    id_6 <= 1;
    id_2 <= id_0;
  end
  logic id_7;
endmodule
