vendor_name = ModelSim
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/output1.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/input1.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/addressDecoder.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux3.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/registerFile.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/memory.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux2.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/alu.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/IR.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/SignExtend.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ShiftLeft2_1.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/PC.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ALUControl.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/clock.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/reg32bit.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ShiftLeft2_2.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux3jump.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/memoryV2.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/reg32bitEN.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/outputTest.vhd
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/db/MultiCycle.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/db/altsyncram_uji1.tdf
source_file = 1, C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif
design_name = MultiCycle
instance = comp, \PROGCOUNT|addr_out[23]\, PROGCOUNT|addr_out[23], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[22]\, PROGCOUNT|addr_out[22], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[21]\, PROGCOUNT|addr_out[21], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[6]\, PROGCOUNT|addr_out[6], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[7]\, PROGCOUNT|addr_out[7], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[24]\, PROGCOUNT|addr_out[24], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[29]\, PROGCOUNT|addr_out[29], MultiCycle, 1
instance = comp, \ALUCOMP|Add0~28\, ALUCOMP|Add0~28, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~30\, ALUCOMP|Add0~30, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~64\, ALUCOMP|Add0~64, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[23]~3\, PROGCOUNT|addr_out[23]~3, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[22]~4\, PROGCOUNT|addr_out[22]~4, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[21]~5\, PROGCOUNT|addr_out[21]~5, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[6]~6\, PROGCOUNT|addr_out[6]~6, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[7]~8\, PROGCOUNT|addr_out[7]~8, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[24]~24\, PROGCOUNT|addr_out[24]~24, MultiCycle, 1
instance = comp, \MEM|MEM_rtl_0|auto_generated|ram_block1a0\, MEM|MEM_rtl_0|auto_generated|ram_block1a0, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[6]\, REG7SEG|dt_out[6], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[8]\, REG7SEG|dt_out[8], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[9]\, REG7SEG|dt_out[9], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[10]\, REG7SEG|dt_out[10], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[11]\, REG7SEG|dt_out[11], MultiCycle, 1
instance = comp, \SEG7WR|Equal0~3\, SEG7WR|Equal0~3, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[12]\, REG7SEG|dt_out[12], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[18]\, REG7SEG|dt_out[18], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[23]\, REG7SEG|dt_out[23], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[24]\, REG7SEG|dt_out[24], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[29]\, REG7SEG|dt_out[29], MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~5\, ADDRDEC|Equal0~5, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~6\, ADDRDEC|Equal0~6, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~7\, ADDRDEC|Equal0~7, MultiCycle, 1
instance = comp, \regALU|dt_out[6]\, regALU|dt_out[6], MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~8\, ADDRDEC|Equal0~8, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~9\, ADDRDEC|Equal0~9, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~10\, ADDRDEC|Equal0~10, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~11\, ADDRDEC|Equal0~11, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~12\, ADDRDEC|Equal0~12, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~13\, ADDRDEC|Equal0~13, MultiCycle, 1
instance = comp, \regALU|dt_out[12]\, regALU|dt_out[12], MultiCycle, 1
instance = comp, \regALU|dt_out[15]\, regALU|dt_out[15], MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~20\, ADDRDEC|Equal0~20, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~21\, ADDRDEC|Equal0~21, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~29\, ADDRDEC|Equal0~29, MultiCycle, 1
instance = comp, \REGFILE|MEM~260\, REGFILE|MEM~260, MultiCycle, 1
instance = comp, \REGFILE|MEM~68\, REGFILE|MEM~68, MultiCycle, 1
instance = comp, \REGFILE|MEM~36\, REGFILE|MEM~36, MultiCycle, 1
instance = comp, \REGFILE|MEM~294\, REGFILE|MEM~294, MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[1]~4\, CONTROLU|nxt_st[1]~4, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~0\, ALUCOMP|Add0~0, MultiCycle, 1
instance = comp, \regA|dt_out[8]\, regA|dt_out[8], MultiCycle, 1
instance = comp, \ALUCOMP|Add0~4\, ALUCOMP|Add0~4, MultiCycle, 1
instance = comp, \regA|dt_out[4]\, regA|dt_out[4], MultiCycle, 1
instance = comp, \ALUCOMP|Add0~7\, ALUCOMP|Add0~7, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~8\, ALUCOMP|Add0~8, MultiCycle, 1
instance = comp, \regA|dt_out[1]\, regA|dt_out[1], MultiCycle, 1
instance = comp, \ALUCOMP|Add0~9\, ALUCOMP|Add0~9, MultiCycle, 1
instance = comp, \regA|dt_out[0]\, regA|dt_out[0], MultiCycle, 1
instance = comp, \ALUCONTRL|op~1\, ALUCONTRL|op~1, MultiCycle, 1
instance = comp, \regA|dt_out[31]\, regA|dt_out[31], MultiCycle, 1
instance = comp, \MUXB|Mux1~0\, MUXB|Mux1~0, MultiCycle, 1
instance = comp, \regA|dt_out[29]\, regA|dt_out[29], MultiCycle, 1
instance = comp, \MUXA|salida[29]~12\, MUXA|salida[29]~12, MultiCycle, 1
instance = comp, \MUXB|Mux3~0\, MUXB|Mux3~0, MultiCycle, 1
instance = comp, \MUXB|Mux4~0\, MUXB|Mux4~0, MultiCycle, 1
instance = comp, \MUXB|Mux8~0\, MUXB|Mux8~0, MultiCycle, 1
instance = comp, \MUXB|Mux10~0\, MUXB|Mux10~0, MultiCycle, 1
instance = comp, \MUXB|Mux12~0\, MUXB|Mux12~0, MultiCycle, 1
instance = comp, \regA|dt_out[18]\, regA|dt_out[18], MultiCycle, 1
instance = comp, \MUXB|Mux13~0\, MUXB|Mux13~0, MultiCycle, 1
instance = comp, \MUXB|Mux14~0\, MUXB|Mux14~0, MultiCycle, 1
instance = comp, \regA|dt_out[15]\, regA|dt_out[15], MultiCycle, 1
instance = comp, \MUXA|salida[15]~26\, MUXA|salida[15]~26, MultiCycle, 1
instance = comp, \regA|dt_out[13]\, regA|dt_out[13], MultiCycle, 1
instance = comp, \MUXA|salida[13]~28\, MUXA|salida[13]~28, MultiCycle, 1
instance = comp, \regA|dt_out[12]\, regA|dt_out[12], MultiCycle, 1
instance = comp, \regA|dt_out[11]\, regA|dt_out[11], MultiCycle, 1
instance = comp, \ALUCOMP|Mux22~1\, ALUCOMP|Mux22~1, MultiCycle, 1
instance = comp, \PCwrite~0\, PCwrite~0, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~32\, ALUCOMP|Add0~32, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~34\, ALUCOMP|Add0~34, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~35\, ALUCOMP|Add0~35, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~37\, ALUCOMP|Add0~37, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~39\, ALUCOMP|Add0~39, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~43\, ALUCOMP|Add0~43, MultiCycle, 1
instance = comp, \ALUCOMP|Mux10~1\, ALUCOMP|Mux10~1, MultiCycle, 1
instance = comp, \ALUCOMP|temp~1\, ALUCOMP|temp~1, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~69\, ALUCOMP|Add0~69, MultiCycle, 1
instance = comp, \ALUCOMP|Mux13~0\, ALUCOMP|Mux13~0, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~75\, ALUCOMP|Add0~75, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~80\, ALUCOMP|Add0~80, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~81\, ALUCOMP|Add0~81, MultiCycle, 1
instance = comp, \ALUCOMP|Mux4~0\, ALUCOMP|Mux4~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux21~0\, ALUCOMP|Mux21~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux30~0\, ALUCOMP|Mux30~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux29~1\, ALUCOMP|Mux29~1, MultiCycle, 1
instance = comp, \ALUCOMP|temp~4\, ALUCOMP|temp~4, MultiCycle, 1
instance = comp, \ALUCOMP|Mux7~0\, ALUCOMP|Mux7~0, MultiCycle, 1
instance = comp, \INSTREG|jump_out[20]\, INSTREG|jump_out[20], MultiCycle, 1
instance = comp, \INSTREG|jump_out[19]\, INSTREG|jump_out[19], MultiCycle, 1
instance = comp, \REGFILE|MEM~200\, REGFILE|MEM~200, MultiCycle, 1
instance = comp, \REGFILE|MEM~232\, REGFILE|MEM~232, MultiCycle, 1
instance = comp, \REGFILE|MEM~168\, REGFILE|MEM~168, MultiCycle, 1
instance = comp, \REGFILE|MEM~297\, REGFILE|MEM~297, MultiCycle, 1
instance = comp, \REGFILE|MEM~264\, REGFILE|MEM~264, MultiCycle, 1
instance = comp, \REGFILE|MEM~298\, REGFILE|MEM~298, MultiCycle, 1
instance = comp, \REGFILE|MEM~72\, REGFILE|MEM~72, MultiCycle, 1
instance = comp, \REGFILE|MEM~136\, REGFILE|MEM~136, MultiCycle, 1
instance = comp, \REGFILE|MEM~304\, REGFILE|MEM~304, MultiCycle, 1
instance = comp, \REGFILE|MEM~305\, REGFILE|MEM~305, MultiCycle, 1
instance = comp, \REGFILE|MEM~309\, REGFILE|MEM~309, MultiCycle, 1
instance = comp, \REGFILE|MEM~235\, REGFILE|MEM~235, MultiCycle, 1
instance = comp, \REGFILE|MEM~171\, REGFILE|MEM~171, MultiCycle, 1
instance = comp, \REGFILE|MEM~312\, REGFILE|MEM~312, MultiCycle, 1
instance = comp, \REGFILE|MEM~313\, REGFILE|MEM~313, MultiCycle, 1
instance = comp, \REGFILE|MEM~204\, REGFILE|MEM~204, MultiCycle, 1
instance = comp, \REGFILE|MEM~108\, REGFILE|MEM~108, MultiCycle, 1
instance = comp, \REGFILE|MEM~76\, REGFILE|MEM~76, MultiCycle, 1
instance = comp, \REGFILE|MEM~44\, REGFILE|MEM~44, MultiCycle, 1
instance = comp, \REGFILE|MEM~319\, REGFILE|MEM~319, MultiCycle, 1
instance = comp, \REGFILE|MEM~140\, REGFILE|MEM~140, MultiCycle, 1
instance = comp, \REGFILE|MEM~320\, REGFILE|MEM~320, MultiCycle, 1
instance = comp, \REGFILE|MEM~237\, REGFILE|MEM~237, MultiCycle, 1
instance = comp, \REGFILE|MEM~173\, REGFILE|MEM~173, MultiCycle, 1
instance = comp, \REGFILE|MEM~322\, REGFILE|MEM~322, MultiCycle, 1
instance = comp, \REGFILE|MEM~77\, REGFILE|MEM~77, MultiCycle, 1
instance = comp, \REGFILE|MEM~324\, REGFILE|MEM~324, MultiCycle, 1
instance = comp, \REGFILE|MEM~238\, REGFILE|MEM~238, MultiCycle, 1
instance = comp, \REGFILE|MEM~174\, REGFILE|MEM~174, MultiCycle, 1
instance = comp, \REGFILE|MEM~327\, REGFILE|MEM~327, MultiCycle, 1
instance = comp, \REGFILE|MEM~328\, REGFILE|MEM~328, MultiCycle, 1
instance = comp, \REGFILE|MEM~329\, REGFILE|MEM~329, MultiCycle, 1
instance = comp, \REGFILE|MEM~239\, REGFILE|MEM~239, MultiCycle, 1
instance = comp, \REGFILE|MEM~175\, REGFILE|MEM~175, MultiCycle, 1
instance = comp, \REGFILE|MEM~332\, REGFILE|MEM~332, MultiCycle, 1
instance = comp, \REGFILE|MEM~240\, REGFILE|MEM~240, MultiCycle, 1
instance = comp, \REGFILE|MEM~176\, REGFILE|MEM~176, MultiCycle, 1
instance = comp, \REGFILE|MEM~337\, REGFILE|MEM~337, MultiCycle, 1
instance = comp, \REGFILE|MEM~48\, REGFILE|MEM~48, MultiCycle, 1
instance = comp, \REGFILE|MEM~144\, REGFILE|MEM~144, MultiCycle, 1
instance = comp, \REGFILE|MEM~241\, REGFILE|MEM~241, MultiCycle, 1
instance = comp, \REGFILE|MEM~81\, REGFILE|MEM~81, MultiCycle, 1
instance = comp, \REGFILE|MEM~49\, REGFILE|MEM~49, MultiCycle, 1
instance = comp, \REGFILE|MEM~344\, REGFILE|MEM~344, MultiCycle, 1
instance = comp, \REGFILE|MEM~243\, REGFILE|MEM~243, MultiCycle, 1
instance = comp, \REGFILE|MEM~179\, REGFILE|MEM~179, MultiCycle, 1
instance = comp, \REGFILE|MEM~352\, REGFILE|MEM~352, MultiCycle, 1
instance = comp, \REGFILE|MEM~83\, REGFILE|MEM~83, MultiCycle, 1
instance = comp, \REGFILE|MEM~51\, REGFILE|MEM~51, MultiCycle, 1
instance = comp, \REGFILE|MEM~354\, REGFILE|MEM~354, MultiCycle, 1
instance = comp, \REGFILE|MEM~213\, REGFILE|MEM~213, MultiCycle, 1
instance = comp, \REGFILE|MEM~246\, REGFILE|MEM~246, MultiCycle, 1
instance = comp, \REGFILE|MEM~278\, REGFILE|MEM~278, MultiCycle, 1
instance = comp, \REGFILE|MEM~86\, REGFILE|MEM~86, MultiCycle, 1
instance = comp, \REGFILE|MEM~54\, REGFILE|MEM~54, MultiCycle, 1
instance = comp, \REGFILE|MEM~369\, REGFILE|MEM~369, MultiCycle, 1
instance = comp, \REGFILE|MEM~247\, REGFILE|MEM~247, MultiCycle, 1
instance = comp, \REGFILE|MEM~372\, REGFILE|MEM~372, MultiCycle, 1
instance = comp, \REGFILE|MEM~373\, REGFILE|MEM~373, MultiCycle, 1
instance = comp, \REGFILE|MEM~119\, REGFILE|MEM~119, MultiCycle, 1
instance = comp, \REGFILE|MEM~382\, REGFILE|MEM~382, MultiCycle, 1
instance = comp, \REGFILE|MEM~282\, REGFILE|MEM~282, MultiCycle, 1
instance = comp, \REGFILE|MEM~122\, REGFILE|MEM~122, MultiCycle, 1
instance = comp, \REGFILE|MEM~90\, REGFILE|MEM~90, MultiCycle, 1
instance = comp, \REGFILE|MEM~58\, REGFILE|MEM~58, MultiCycle, 1
instance = comp, \REGFILE|MEM~389\, REGFILE|MEM~389, MultiCycle, 1
instance = comp, \REGFILE|MEM~154\, REGFILE|MEM~154, MultiCycle, 1
instance = comp, \REGFILE|MEM~390\, REGFILE|MEM~390, MultiCycle, 1
instance = comp, \REGFILE|MEM~219\, REGFILE|MEM~219, MultiCycle, 1
instance = comp, \REGFILE|MEM~251\, REGFILE|MEM~251, MultiCycle, 1
instance = comp, \REGFILE|MEM~187\, REGFILE|MEM~187, MultiCycle, 1
instance = comp, \REGFILE|MEM~392\, REGFILE|MEM~392, MultiCycle, 1
instance = comp, \REGFILE|MEM~283\, REGFILE|MEM~283, MultiCycle, 1
instance = comp, \REGFILE|MEM~393\, REGFILE|MEM~393, MultiCycle, 1
instance = comp, \REGFILE|MEM~123\, REGFILE|MEM~123, MultiCycle, 1
instance = comp, \REGFILE|MEM~59\, REGFILE|MEM~59, MultiCycle, 1
instance = comp, \REGFILE|MEM~285\, REGFILE|MEM~285, MultiCycle, 1
instance = comp, \REGFILE|MEM~222\, REGFILE|MEM~222, MultiCycle, 1
instance = comp, \REGFILE|MEM~126\, REGFILE|MEM~126, MultiCycle, 1
instance = comp, \REGFILE|MEM~94\, REGFILE|MEM~94, MultiCycle, 1
instance = comp, \REGFILE|MEM~409\, REGFILE|MEM~409, MultiCycle, 1
instance = comp, \REGFILE|MEM~410\, REGFILE|MEM~410, MultiCycle, 1
instance = comp, \REGFILE|MEM~223\, REGFILE|MEM~223, MultiCycle, 1
instance = comp, \REGFILE|MEM~412\, REGFILE|MEM~412, MultiCycle, 1
instance = comp, \REGFILE|MEM~413\, REGFILE|MEM~413, MultiCycle, 1
instance = comp, \REGFILE|MEM~95\, REGFILE|MEM~95, MultiCycle, 1
instance = comp, \REGFILE|MEM~257\, REGFILE|MEM~257, MultiCycle, 1
instance = comp, \REGFILE|MEM~161\, REGFILE|MEM~161, MultiCycle, 1
instance = comp, \REGFILE|MEM~290\, REGFILE|MEM~290, MultiCycle, 1
instance = comp, \REGFILE|MEM~429\, REGFILE|MEM~429, MultiCycle, 1
instance = comp, \REGFILE|MEM~162\, REGFILE|MEM~162, MultiCycle, 1
instance = comp, \REGFILE|MEM~430\, REGFILE|MEM~430, MultiCycle, 1
instance = comp, \REGFILE|MEM~227\, REGFILE|MEM~227, MultiCycle, 1
instance = comp, \REGFILE|MEM~131\, REGFILE|MEM~131, MultiCycle, 1
instance = comp, \REGFILE|MEM~99\, REGFILE|MEM~99, MultiCycle, 1
instance = comp, \REGFILE|MEM~103\, REGFILE|MEM~103, MultiCycle, 1
instance = comp, \REGFILE|MEM~71\, REGFILE|MEM~71, MultiCycle, 1
instance = comp, \REGFILE|MEM~39\, REGFILE|MEM~39, MultiCycle, 1
instance = comp, \REGFILE|MEM~439\, REGFILE|MEM~439, MultiCycle, 1
instance = comp, \REGFILE|MEM~135\, REGFILE|MEM~135, MultiCycle, 1
instance = comp, \REGFILE|MEM~440\, REGFILE|MEM~440, MultiCycle, 1
instance = comp, \REGFILE|MEM~261\, REGFILE|MEM~261, MultiCycle, 1
instance = comp, \REGFILE|MEM~69\, REGFILE|MEM~69, MultiCycle, 1
instance = comp, \REGFILE|MEM~37\, REGFILE|MEM~37, MultiCycle, 1
instance = comp, \REGFILE|MEM~444\, REGFILE|MEM~444, MultiCycle, 1
instance = comp, \REGFILE|MEM~198\, REGFILE|MEM~198, MultiCycle, 1
instance = comp, \REGFILE|MEM~447\, REGFILE|MEM~447, MultiCycle, 1
instance = comp, \REGFILE|MEM~448\, REGFILE|MEM~448, MultiCycle, 1
instance = comp, \MDR|dt_out[0]\, MDR|dt_out[0], MultiCycle, 1
instance = comp, \MUXRegDst|salida[1]~2\, MUXRegDst|salida[1]~2, MultiCycle, 1
instance = comp, \CONTROLU|Mux0~0\, CONTROLU|Mux0~0, MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[3]~5\, CONTROLU|nxt_st[3]~5, MultiCycle, 1
instance = comp, \REGFILE|MEM~462\, REGFILE|MEM~462, MultiCycle, 1
instance = comp, \REGFILE|MEM~463\, REGFILE|MEM~463, MultiCycle, 1
instance = comp, \REGFILE|MEM~467\, REGFILE|MEM~467, MultiCycle, 1
instance = comp, \REGFILE|MEM~468\, REGFILE|MEM~468, MultiCycle, 1
instance = comp, \REGFILE|MEM~469\, REGFILE|MEM~469, MultiCycle, 1
instance = comp, \REGFILE|MEM~470\, REGFILE|MEM~470, MultiCycle, 1
instance = comp, \REGFILE|MEM~471\, REGFILE|MEM~471, MultiCycle, 1
instance = comp, \REGFILE|MEM~472\, REGFILE|MEM~472, MultiCycle, 1
instance = comp, \REGFILE|MEM~487\, REGFILE|MEM~487, MultiCycle, 1
instance = comp, \REGFILE|MEM~488\, REGFILE|MEM~488, MultiCycle, 1
instance = comp, \REGFILE|MEM~489\, REGFILE|MEM~489, MultiCycle, 1
instance = comp, \REGFILE|MEM~490\, REGFILE|MEM~490, MultiCycle, 1
instance = comp, \REGFILE|MEM~491\, REGFILE|MEM~491, MultiCycle, 1
instance = comp, \REGFILE|MEM~494\, REGFILE|MEM~494, MultiCycle, 1
instance = comp, \REGFILE|MEM~495\, REGFILE|MEM~495, MultiCycle, 1
instance = comp, \REGFILE|MEM~502\, REGFILE|MEM~502, MultiCycle, 1
instance = comp, \REGFILE|MEM~503\, REGFILE|MEM~503, MultiCycle, 1
instance = comp, \REGFILE|MEM~504\, REGFILE|MEM~504, MultiCycle, 1
instance = comp, \REGFILE|MEM~505\, REGFILE|MEM~505, MultiCycle, 1
instance = comp, \REGFILE|MEM~506\, REGFILE|MEM~506, MultiCycle, 1
instance = comp, \REGFILE|MEM~507\, REGFILE|MEM~507, MultiCycle, 1
instance = comp, \REGFILE|MEM~508\, REGFILE|MEM~508, MultiCycle, 1
instance = comp, \REGFILE|MEM~509\, REGFILE|MEM~509, MultiCycle, 1
instance = comp, \REGFILE|MEM~510\, REGFILE|MEM~510, MultiCycle, 1
instance = comp, \REGFILE|MEM~511\, REGFILE|MEM~511, MultiCycle, 1
instance = comp, \REGFILE|MEM~512\, REGFILE|MEM~512, MultiCycle, 1
instance = comp, \REGFILE|MEM~513\, REGFILE|MEM~513, MultiCycle, 1
instance = comp, \REGFILE|MEM~514\, REGFILE|MEM~514, MultiCycle, 1
instance = comp, \REGFILE|MEM~515\, REGFILE|MEM~515, MultiCycle, 1
instance = comp, \REGFILE|MEM~516\, REGFILE|MEM~516, MultiCycle, 1
instance = comp, \REGFILE|MEM~522\, REGFILE|MEM~522, MultiCycle, 1
instance = comp, \REGFILE|MEM~523\, REGFILE|MEM~523, MultiCycle, 1
instance = comp, \REGFILE|MEM~524\, REGFILE|MEM~524, MultiCycle, 1
instance = comp, \REGFILE|MEM~525\, REGFILE|MEM~525, MultiCycle, 1
instance = comp, \REGFILE|MEM~526\, REGFILE|MEM~526, MultiCycle, 1
instance = comp, \REGFILE|MEM~527\, REGFILE|MEM~527, MultiCycle, 1
instance = comp, \REGFILE|MEM~528\, REGFILE|MEM~528, MultiCycle, 1
instance = comp, \REGFILE|MEM~534\, REGFILE|MEM~534, MultiCycle, 1
instance = comp, \REGFILE|MEM~549\, REGFILE|MEM~549, MultiCycle, 1
instance = comp, \REGFILE|MEM~552\, REGFILE|MEM~552, MultiCycle, 1
instance = comp, \REGFILE|MEM~553\, REGFILE|MEM~553, MultiCycle, 1
instance = comp, \REGFILE|MEM~559\, REGFILE|MEM~559, MultiCycle, 1
instance = comp, \REGFILE|MEM~560\, REGFILE|MEM~560, MultiCycle, 1
instance = comp, \REGFILE|MEM~564\, REGFILE|MEM~564, MultiCycle, 1
instance = comp, \REGFILE|MEM~569\, REGFILE|MEM~569, MultiCycle, 1
instance = comp, \REGFILE|MEM~570\, REGFILE|MEM~570, MultiCycle, 1
instance = comp, \REGFILE|MEM~577\, REGFILE|MEM~577, MultiCycle, 1
instance = comp, \REGFILE|MEM~578\, REGFILE|MEM~578, MultiCycle, 1
instance = comp, \REGFILE|MEM~579\, REGFILE|MEM~579, MultiCycle, 1
instance = comp, \REGFILE|MEM~580\, REGFILE|MEM~580, MultiCycle, 1
instance = comp, \REGFILE|MEM~581\, REGFILE|MEM~581, MultiCycle, 1
instance = comp, \REGFILE|MEM~584\, REGFILE|MEM~584, MultiCycle, 1
instance = comp, \REGFILE|MEM~589\, REGFILE|MEM~589, MultiCycle, 1
instance = comp, \REGFILE|MEM~590\, REGFILE|MEM~590, MultiCycle, 1
instance = comp, \REGFILE|MEM~592\, REGFILE|MEM~592, MultiCycle, 1
instance = comp, \REGFILE|MEM~593\, REGFILE|MEM~593, MultiCycle, 1
instance = comp, \REGFILE|MEM~594\, REGFILE|MEM~594, MultiCycle, 1
instance = comp, \REGFILE|MEM~595\, REGFILE|MEM~595, MultiCycle, 1
instance = comp, \REGFILE|MEM~596\, REGFILE|MEM~596, MultiCycle, 1
instance = comp, \REGFILE|MEM~597\, REGFILE|MEM~597, MultiCycle, 1
instance = comp, \REGFILE|MEM~602\, REGFILE|MEM~602, MultiCycle, 1
instance = comp, \REGFILE|MEM~603\, REGFILE|MEM~603, MultiCycle, 1
instance = comp, \REGFILE|MEM~604\, REGFILE|MEM~604, MultiCycle, 1
instance = comp, \REGFILE|MEM~605\, REGFILE|MEM~605, MultiCycle, 1
instance = comp, \REGFILE|MEM~606\, REGFILE|MEM~606, MultiCycle, 1
instance = comp, \REGFILE|MEM~607\, REGFILE|MEM~607, MultiCycle, 1
instance = comp, \REGFILE|MEM~608\, REGFILE|MEM~608, MultiCycle, 1
instance = comp, \REGFILE|MEM~609\, REGFILE|MEM~609, MultiCycle, 1
instance = comp, \REGFILE|MEM~610\, REGFILE|MEM~610, MultiCycle, 1
instance = comp, \REGFILE|MEM~611\, REGFILE|MEM~611, MultiCycle, 1
instance = comp, \REGFILE|MEM~612\, REGFILE|MEM~612, MultiCycle, 1
instance = comp, \REGFILE|MEM~613\, REGFILE|MEM~613, MultiCycle, 1
instance = comp, \REGFILE|MEM~614\, REGFILE|MEM~614, MultiCycle, 1
instance = comp, \REGFILE|MEM~615\, REGFILE|MEM~615, MultiCycle, 1
instance = comp, \REGFILE|MEM~616\, REGFILE|MEM~616, MultiCycle, 1
instance = comp, \REGFILE|MEM~617\, REGFILE|MEM~617, MultiCycle, 1
instance = comp, \MDR|dt_out[5]\, MDR|dt_out[5], MultiCycle, 1
instance = comp, \MDR|dt_out[7]\, MDR|dt_out[7], MultiCycle, 1
instance = comp, \MDR|dt_out[13]\, MDR|dt_out[13], MultiCycle, 1
instance = comp, \MDR|dt_out[14]\, MDR|dt_out[14], MultiCycle, 1
instance = comp, \MDR|dt_out[19]\, MDR|dt_out[19], MultiCycle, 1
instance = comp, \MDR|dt_out[20]\, MDR|dt_out[20], MultiCycle, 1
instance = comp, \MDR|dt_out[21]\, MDR|dt_out[21], MultiCycle, 1
instance = comp, \MDR|dt_out[23]\, MDR|dt_out[23], MultiCycle, 1
instance = comp, \MDR|dt_out[25]\, MDR|dt_out[25], MultiCycle, 1
instance = comp, \MDR|dt_out[26]\, MDR|dt_out[26], MultiCycle, 1
instance = comp, \MDR|dt_out[29]\, MDR|dt_out[29], MultiCycle, 1
instance = comp, \MDR|dt_out[3]\, MDR|dt_out[3], MultiCycle, 1
instance = comp, \MDR|dt_out[2]\, MDR|dt_out[2], MultiCycle, 1
instance = comp, \ADDRDEC|addressSel[0]~1\, ADDRDEC|addressSel[0]~1, MultiCycle, 1
instance = comp, \MUXREAD|Mux31~14\, MUXREAD|Mux31~14, MultiCycle, 1
instance = comp, \MUXREAD|Mux26~0\, MUXREAD|Mux26~0, MultiCycle, 1
instance = comp, \MUXREAD|Mux24~0\, MUXREAD|Mux24~0, MultiCycle, 1
instance = comp, \MUXREAD|Mux18~0\, MUXREAD|Mux18~0, MultiCycle, 1
instance = comp, \MUXREAD|Mux17~0\, MUXREAD|Mux17~0, MultiCycle, 1
instance = comp, \MUXREAD|Mux12~0\, MUXREAD|Mux12~0, MultiCycle, 1
instance = comp, \MUXREAD|Mux11~0\, MUXREAD|Mux11~0, MultiCycle, 1
instance = comp, \MUXREAD|Mux10~0\, MUXREAD|Mux10~0, MultiCycle, 1
instance = comp, \MUXREAD|Mux8~0\, MUXREAD|Mux8~0, MultiCycle, 1
instance = comp, \MUXREAD|Mux6~0\, MUXREAD|Mux6~0, MultiCycle, 1
instance = comp, \MUXREAD|Mux5~0\, MUXREAD|Mux5~0, MultiCycle, 1
instance = comp, \MUXREAD|Mux2~0\, MUXREAD|Mux2~0, MultiCycle, 1
instance = comp, \MUXREAD|Mux28~19\, MUXREAD|Mux28~19, MultiCycle, 1
instance = comp, \MUXREAD|Mux29~13\, MUXREAD|Mux29~13, MultiCycle, 1
instance = comp, \MUXREAD|Mux29~6\, MUXREAD|Mux29~6, MultiCycle, 1
instance = comp, \MUXREAD|Mux29~14\, MUXREAD|Mux29~14, MultiCycle, 1
instance = comp, \MUXREAD|Mux29~3\, MUXREAD|Mux29~3, MultiCycle, 1
instance = comp, \MUXREAD|Mux31~6\, MUXREAD|Mux31~6, MultiCycle, 1
instance = comp, \MUXREAD|Mux31~7\, MUXREAD|Mux31~7, MultiCycle, 1
instance = comp, \MUXREAD|Mux31~15\, MUXREAD|Mux31~15, MultiCycle, 1
instance = comp, \MUXREAD|Mux31~3\, MUXREAD|Mux31~3, MultiCycle, 1
instance = comp, \MUXREAD|Mux28~20\, MUXREAD|Mux28~20, MultiCycle, 1
instance = comp, \MUXREAD|Mux28~3\, MUXREAD|Mux28~3, MultiCycle, 1
instance = comp, \MUXREAD|Mux28~6\, MUXREAD|Mux28~6, MultiCycle, 1
instance = comp, \REGFILE|MEM~623\, REGFILE|MEM~623, MultiCycle, 1
instance = comp, \REGFILE|MEM~625\, REGFILE|MEM~625, MultiCycle, 1
instance = comp, \key[3]~I\, key[3], MultiCycle, 1
instance = comp, \key[8]~I\, key[8], MultiCycle, 1
instance = comp, \key[6]~I\, key[6], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[29]~feeder\, PROGCOUNT|addr_out[29]~feeder, MultiCycle, 1
instance = comp, \INSTREG|jump_out[20]~feeder\, INSTREG|jump_out[20]~feeder, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[11]~feeder\, REG7SEG|dt_out[11]~feeder, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[12]~feeder\, REG7SEG|dt_out[12]~feeder, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[18]~feeder\, REG7SEG|dt_out[18]~feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~260feeder\, REGFILE|MEM~260feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~200feeder\, REGFILE|MEM~200feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~204feeder\, REGFILE|MEM~204feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~108feeder\, REGFILE|MEM~108feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~44feeder\, REGFILE|MEM~44feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~238feeder\, REGFILE|MEM~238feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~175feeder\, REGFILE|MEM~175feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~239feeder\, REGFILE|MEM~239feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~48feeder\, REGFILE|MEM~48feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~241feeder\, REGFILE|MEM~241feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~49feeder\, REGFILE|MEM~49feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~179feeder\, REGFILE|MEM~179feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~243feeder\, REGFILE|MEM~243feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~51feeder\, REGFILE|MEM~51feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~246feeder\, REGFILE|MEM~246feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~247feeder\, REGFILE|MEM~247feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~282feeder\, REGFILE|MEM~282feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~90feeder\, REGFILE|MEM~90feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~154feeder\, REGFILE|MEM~154feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~285feeder\, REGFILE|MEM~285feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~223feeder\, REGFILE|MEM~223feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~227feeder\, REGFILE|MEM~227feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~99feeder\, REGFILE|MEM~99feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~198feeder\, REGFILE|MEM~198feeder, MultiCycle, 1
instance = comp, \clk~I\, clk, MultiCycle, 1
instance = comp, \CONTROLU|NextSt[0]~20\, CONTROLU|NextSt[0]~20, MultiCycle, 1
instance = comp, \NEWST|CS[0]~0\, NEWST|CS[0]~0, MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[1]~6\, CONTROLU|nxt_st[1]~6, MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[1]~6clkctrl\, CONTROLU|nxt_st[1]~6clkctrl, MultiCycle, 1
instance = comp, \CONTROLU|Equal0~8\, CONTROLU|Equal0~8, MultiCycle, 1
instance = comp, \CONTROLU|MemRd~0\, CONTROLU|MemRd~0, MultiCycle, 1
instance = comp, \CONTROLU|Equal0~6\, CONTROLU|Equal0~6, MultiCycle, 1
instance = comp, \CONTROLU|PCsrc[1]~0\, CONTROLU|PCsrc[1]~0, MultiCycle, 1
instance = comp, \rst~I\, rst, MultiCycle, 1
instance = comp, \ALUCONTRL|op[0]~0\, ALUCONTRL|op[0]~0, MultiCycle, 1
instance = comp, \CONTROLU|Equal0~4\, CONTROLU|Equal0~4, MultiCycle, 1
instance = comp, \MUXMemReg|salida[3]~29\, MUXMemReg|salida[3]~29, MultiCycle, 1
instance = comp, \regALU|dt_out[1]\, regALU|dt_out[1], MultiCycle, 1
instance = comp, \CONTROLU|ALUsrcA~0\, CONTROLU|ALUsrcA~0, MultiCycle, 1
instance = comp, \CONTROLU|Equal0~5\, CONTROLU|Equal0~5, MultiCycle, 1
instance = comp, \CONTROLU|ALUop[0]~0\, CONTROLU|ALUop[0]~0, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[8]~9\, PROGCOUNT|addr_out[8]~9, MultiCycle, 1
instance = comp, \MUXB|Mux0~0\, MUXB|Mux0~0, MultiCycle, 1
instance = comp, \MUXB|Mux16~0\, MUXB|Mux16~0, MultiCycle, 1
instance = comp, \MUXB|Mux20~0\, MUXB|Mux20~0, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~42\, ALUCOMP|Add0~42, MultiCycle, 1
instance = comp, \CONTROLU|ALUsrcB[0]~1\, CONTROLU|ALUsrcB[0]~1, MultiCycle, 1
instance = comp, \INSTREG|jump_out[10]\, INSTREG|jump_out[10], MultiCycle, 1
instance = comp, \MUXB|Mux21~0\, MUXB|Mux21~0, MultiCycle, 1
instance = comp, \MUXB|Mux18~0\, MUXB|Mux18~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux18~1\, ALUCOMP|Mux18~1, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~40\, ALUCOMP|Add0~40, MultiCycle, 1
instance = comp, \INSTREG|jump_out[12]\, INSTREG|jump_out[12], MultiCycle, 1
instance = comp, \MUXB|Mux19~0\, MUXB|Mux19~0, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~41\, ALUCOMP|Add0~41, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~46\, ALUCOMP|Add0~46, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~48\, ALUCOMP|Add0~48, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~50\, ALUCOMP|Add0~50, MultiCycle, 1
instance = comp, \ALUCOMP|Mux18~0\, ALUCOMP|Mux18~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux18~2\, ALUCOMP|Mux18~2, MultiCycle, 1
instance = comp, \regALU|dt_out[13]\, regALU|dt_out[13], MultiCycle, 1
instance = comp, \MUXMemReg|salida[13]~10\, MUXMemReg|salida[13]~10, MultiCycle, 1
instance = comp, \CONTROLU|RegWr~0\, CONTROLU|RegWr~0, MultiCycle, 1
instance = comp, \REGFILE|MEM~454\, REGFILE|MEM~454, MultiCycle, 1
instance = comp, \REGFILE|MEM~458\, REGFILE|MEM~458, MultiCycle, 1
instance = comp, \REGFILE|MEM~113\, REGFILE|MEM~113, MultiCycle, 1
instance = comp, \REGFILE|MEM~461\, REGFILE|MEM~461, MultiCycle, 1
instance = comp, \REGFILE|MEM~145\, REGFILE|MEM~145, MultiCycle, 1
instance = comp, \REGFILE|MEM~345\, REGFILE|MEM~345, MultiCycle, 1
instance = comp, \REGFILE|MEM~177feeder\, REGFILE|MEM~177feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~456\, REGFILE|MEM~456, MultiCycle, 1
instance = comp, \REGFILE|MEM~177\, REGFILE|MEM~177, MultiCycle, 1
instance = comp, \REGFILE|MEM~342\, REGFILE|MEM~342, MultiCycle, 1
instance = comp, \REGFILE|MEM~273\, REGFILE|MEM~273, MultiCycle, 1
instance = comp, \REGFILE|MEM~209\, REGFILE|MEM~209, MultiCycle, 1
instance = comp, \REGFILE|MEM~343\, REGFILE|MEM~343, MultiCycle, 1
instance = comp, \REGFILE|MEM~346\, REGFILE|MEM~346, MultiCycle, 1
instance = comp, \regB|dt_out[13]\, regB|dt_out[13], MultiCycle, 1
instance = comp, \CONTROLU|Equal0~0\, CONTROLU|Equal0~0, MultiCycle, 1
instance = comp, \ADDRDEC|addressSel[1]~0\, ADDRDEC|addressSel[1]~0, MultiCycle, 1
instance = comp, \MUXREAD|Mux15~0\, MUXREAD|Mux15~0, MultiCycle, 1
instance = comp, \MDR|dt_out[16]\, MDR|dt_out[16], MultiCycle, 1
instance = comp, \MUXMemReg|salida[16]~13\, MUXMemReg|salida[16]~13, MultiCycle, 1
instance = comp, \REGFILE|MEM~460\, REGFILE|MEM~460, MultiCycle, 1
instance = comp, \REGFILE|MEM~52\, REGFILE|MEM~52, MultiCycle, 1
instance = comp, \REGFILE|MEM~459\, REGFILE|MEM~459, MultiCycle, 1
instance = comp, \REGFILE|MEM~84\, REGFILE|MEM~84, MultiCycle, 1
instance = comp, \REGFILE|MEM~359\, REGFILE|MEM~359, MultiCycle, 1
instance = comp, \REGFILE|MEM~148\, REGFILE|MEM~148, MultiCycle, 1
instance = comp, \REGFILE|MEM~116feeder\, REGFILE|MEM~116feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~116\, REGFILE|MEM~116, MultiCycle, 1
instance = comp, \REGFILE|MEM~360\, REGFILE|MEM~360, MultiCycle, 1
instance = comp, \REGFILE|MEM~180\, REGFILE|MEM~180, MultiCycle, 1
instance = comp, \REGFILE|MEM~357\, REGFILE|MEM~357, MultiCycle, 1
instance = comp, \REGFILE|MEM~212\, REGFILE|MEM~212, MultiCycle, 1
instance = comp, \REGFILE|MEM~358\, REGFILE|MEM~358, MultiCycle, 1
instance = comp, \REGFILE|MEM~361\, REGFILE|MEM~361, MultiCycle, 1
instance = comp, \regB|dt_out[16]\, regB|dt_out[16], MultiCycle, 1
instance = comp, \MUXREAD|Mux14~0\, MUXREAD|Mux14~0, MultiCycle, 1
instance = comp, \MDR|dt_out[17]\, MDR|dt_out[17], MultiCycle, 1
instance = comp, \CONTROLU|Equal0~2\, CONTROLU|Equal0~2, MultiCycle, 1
instance = comp, \MUXB|Mux0~1\, MUXB|Mux0~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux14~1\, ALUCOMP|Mux14~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux14~2\, ALUCOMP|Mux14~2, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~36\, ALUCOMP|Add0~36, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[18]~21\, PROGCOUNT|addr_out[18]~21, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~74\, ALUCOMP|Add0~74, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[19]~22\, PROGCOUNT|addr_out[19]~22, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[19]\, PROGCOUNT|addr_out[19], MultiCycle, 1
instance = comp, \REGFILE|MEM~151\, REGFILE|MEM~151, MultiCycle, 1
instance = comp, \REGFILE|MEM~574\, REGFILE|MEM~574, MultiCycle, 1
instance = comp, \REGFILE|MEM~575\, REGFILE|MEM~575, MultiCycle, 1
instance = comp, \REGFILE|MEM~183\, REGFILE|MEM~183, MultiCycle, 1
instance = comp, \REGFILE|MEM~572\, REGFILE|MEM~572, MultiCycle, 1
instance = comp, \REGFILE|MEM~279\, REGFILE|MEM~279, MultiCycle, 1
instance = comp, \REGFILE|MEM~215\, REGFILE|MEM~215, MultiCycle, 1
instance = comp, \REGFILE|MEM~573\, REGFILE|MEM~573, MultiCycle, 1
instance = comp, \REGFILE|MEM~576\, REGFILE|MEM~576, MultiCycle, 1
instance = comp, \regA|dt_out[19]\, regA|dt_out[19], MultiCycle, 1
instance = comp, \MUXA|salida[19]~22\, MUXA|salida[19]~22, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~58\, ALUCOMP|Add0~58, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~60\, ALUCOMP|Add0~60, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~62\, ALUCOMP|Add0~62, MultiCycle, 1
instance = comp, \ALUCOMP|Mux12~0\, ALUCOMP|Mux12~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux12~1\, ALUCOMP|Mux12~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux12~2\, ALUCOMP|Mux12~2, MultiCycle, 1
instance = comp, \ALUCOMP|Mux12~3\, ALUCOMP|Mux12~3, MultiCycle, 1
instance = comp, \regALU|dt_out[19]\, regALU|dt_out[19], MultiCycle, 1
instance = comp, \MUXMemReg|salida[19]~16\, MUXMemReg|salida[19]~16, MultiCycle, 1
instance = comp, \REGFILE|MEM~87\, REGFILE|MEM~87, MultiCycle, 1
instance = comp, \REGFILE|MEM~55\, REGFILE|MEM~55, MultiCycle, 1
instance = comp, \REGFILE|MEM~374\, REGFILE|MEM~374, MultiCycle, 1
instance = comp, \REGFILE|MEM~375\, REGFILE|MEM~375, MultiCycle, 1
instance = comp, \REGFILE|MEM~376\, REGFILE|MEM~376, MultiCycle, 1
instance = comp, \regB|dt_out[19]\, regB|dt_out[19], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[20]~23\, PROGCOUNT|addr_out[20]~23, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[20]\, PROGCOUNT|addr_out[20], MultiCycle, 1
instance = comp, \REGFILE|MEM~216\, REGFILE|MEM~216, MultiCycle, 1
instance = comp, \REGFILE|MEM~280\, REGFILE|MEM~280, MultiCycle, 1
instance = comp, \REGFILE|MEM~184feeder\, REGFILE|MEM~184feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~184\, REGFILE|MEM~184, MultiCycle, 1
instance = comp, \REGFILE|MEM~567\, REGFILE|MEM~567, MultiCycle, 1
instance = comp, \REGFILE|MEM~568\, REGFILE|MEM~568, MultiCycle, 1
instance = comp, \REGFILE|MEM~571\, REGFILE|MEM~571, MultiCycle, 1
instance = comp, \regA|dt_out[20]\, regA|dt_out[20], MultiCycle, 1
instance = comp, \MUXA|salida[20]~21\, MUXA|salida[20]~21, MultiCycle, 1
instance = comp, \MUXB|Mux11~0\, MUXB|Mux11~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux11~0\, ALUCOMP|Mux11~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux11~1\, ALUCOMP|Mux11~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux11~2\, ALUCOMP|Mux11~2, MultiCycle, 1
instance = comp, \regALU|dt_out[20]\, regALU|dt_out[20], MultiCycle, 1
instance = comp, \MUXMemReg|salida[20]~17\, MUXMemReg|salida[20]~17, MultiCycle, 1
instance = comp, \REGFILE|MEM~455\, REGFILE|MEM~455, MultiCycle, 1
instance = comp, \REGFILE|MEM~248\, REGFILE|MEM~248, MultiCycle, 1
instance = comp, \REGFILE|MEM~377\, REGFILE|MEM~377, MultiCycle, 1
instance = comp, \REGFILE|MEM~378\, REGFILE|MEM~378, MultiCycle, 1
instance = comp, \REGFILE|MEM~120feeder\, REGFILE|MEM~120feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~120\, REGFILE|MEM~120, MultiCycle, 1
instance = comp, \REGFILE|MEM~152\, REGFILE|MEM~152, MultiCycle, 1
instance = comp, \REGFILE|MEM~88\, REGFILE|MEM~88, MultiCycle, 1
instance = comp, \REGFILE|MEM~56\, REGFILE|MEM~56, MultiCycle, 1
instance = comp, \REGFILE|MEM~379\, REGFILE|MEM~379, MultiCycle, 1
instance = comp, \REGFILE|MEM~380\, REGFILE|MEM~380, MultiCycle, 1
instance = comp, \REGFILE|MEM~381\, REGFILE|MEM~381, MultiCycle, 1
instance = comp, \regB|dt_out[20]\, regB|dt_out[20], MultiCycle, 1
instance = comp, \REGFILE|MEM~185\, REGFILE|MEM~185, MultiCycle, 1
instance = comp, \REGFILE|MEM~249\, REGFILE|MEM~249, MultiCycle, 1
instance = comp, \REGFILE|MEM~562\, REGFILE|MEM~562, MultiCycle, 1
instance = comp, \REGFILE|MEM~281\, REGFILE|MEM~281, MultiCycle, 1
instance = comp, \REGFILE|MEM~217\, REGFILE|MEM~217, MultiCycle, 1
instance = comp, \REGFILE|MEM~563\, REGFILE|MEM~563, MultiCycle, 1
instance = comp, \REGFILE|MEM~153feeder\, REGFILE|MEM~153feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~153\, REGFILE|MEM~153, MultiCycle, 1
instance = comp, \REGFILE|MEM~565\, REGFILE|MEM~565, MultiCycle, 1
instance = comp, \REGFILE|MEM~566\, REGFILE|MEM~566, MultiCycle, 1
instance = comp, \regA|dt_out[21]\, regA|dt_out[21], MultiCycle, 1
instance = comp, \MUXA|salida[21]~20\, MUXA|salida[21]~20, MultiCycle, 1
instance = comp, \ALUCOMP|Mux10~2\, ALUCOMP|Mux10~2, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~33\, ALUCOMP|Add0~33, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~66\, ALUCOMP|Add0~66, MultiCycle, 1
instance = comp, \ALUCOMP|Mux10~0\, ALUCOMP|Mux10~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux10~3\, ALUCOMP|Mux10~3, MultiCycle, 1
instance = comp, \regALU|dt_out[21]\, regALU|dt_out[21], MultiCycle, 1
instance = comp, \MUXMemReg|salida[21]~18\, MUXMemReg|salida[21]~18, MultiCycle, 1
instance = comp, \REGFILE|MEM~121\, REGFILE|MEM~121, MultiCycle, 1
instance = comp, \REGFILE|MEM~89\, REGFILE|MEM~89, MultiCycle, 1
instance = comp, \REGFILE|MEM~57\, REGFILE|MEM~57, MultiCycle, 1
instance = comp, \REGFILE|MEM~384\, REGFILE|MEM~384, MultiCycle, 1
instance = comp, \REGFILE|MEM~385\, REGFILE|MEM~385, MultiCycle, 1
instance = comp, \REGFILE|MEM~383\, REGFILE|MEM~383, MultiCycle, 1
instance = comp, \REGFILE|MEM~386\, REGFILE|MEM~386, MultiCycle, 1
instance = comp, \regB|dt_out[21]\, regB|dt_out[21], MultiCycle, 1
instance = comp, \MUXB|Mux9~0\, MUXB|Mux9~0, MultiCycle, 1
instance = comp, \REGFILE|MEM~218\, REGFILE|MEM~218, MultiCycle, 1
instance = comp, \REGFILE|MEM~250\, REGFILE|MEM~250, MultiCycle, 1
instance = comp, \REGFILE|MEM~557\, REGFILE|MEM~557, MultiCycle, 1
instance = comp, \REGFILE|MEM~558\, REGFILE|MEM~558, MultiCycle, 1
instance = comp, \REGFILE|MEM~561\, REGFILE|MEM~561, MultiCycle, 1
instance = comp, \regA|dt_out[22]\, regA|dt_out[22], MultiCycle, 1
instance = comp, \MUXA|salida[22]~19\, MUXA|salida[22]~19, MultiCycle, 1
instance = comp, \ALUCOMP|Mux9~0\, ALUCOMP|Mux9~0, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~70\, ALUCOMP|Add0~70, MultiCycle, 1
instance = comp, \ALUCOMP|Mux9~1\, ALUCOMP|Mux9~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux9~2\, ALUCOMP|Mux9~2, MultiCycle, 1
instance = comp, \regALU|dt_out[22]\, regALU|dt_out[22], MultiCycle, 1
instance = comp, \MUXREAD|Mux9~0\, MUXREAD|Mux9~0, MultiCycle, 1
instance = comp, \MDR|dt_out[22]\, MDR|dt_out[22], MultiCycle, 1
instance = comp, \MUXMemReg|salida[22]~19\, MUXMemReg|salida[22]~19, MultiCycle, 1
instance = comp, \REGFILE|MEM~186feeder\, REGFILE|MEM~186feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~186\, REGFILE|MEM~186, MultiCycle, 1
instance = comp, \REGFILE|MEM~387\, REGFILE|MEM~387, MultiCycle, 1
instance = comp, \REGFILE|MEM~388\, REGFILE|MEM~388, MultiCycle, 1
instance = comp, \REGFILE|MEM~391\, REGFILE|MEM~391, MultiCycle, 1
instance = comp, \regB|dt_out[22]\, regB|dt_out[22], MultiCycle, 1
instance = comp, \ALUCOMP|Add0~68\, ALUCOMP|Add0~68, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~72\, ALUCOMP|Add0~72, MultiCycle, 1
instance = comp, \ALUCOMP|Mux8~0\, ALUCOMP|Mux8~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux8~1\, ALUCOMP|Mux8~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux8~2\, ALUCOMP|Mux8~2, MultiCycle, 1
instance = comp, \regALU|dt_out[23]\, regALU|dt_out[23], MultiCycle, 1
instance = comp, \MUXMemReg|salida[23]~20\, MUXMemReg|salida[23]~20, MultiCycle, 1
instance = comp, \REGFILE|MEM~91\, REGFILE|MEM~91, MultiCycle, 1
instance = comp, \REGFILE|MEM~394\, REGFILE|MEM~394, MultiCycle, 1
instance = comp, \REGFILE|MEM~155feeder\, REGFILE|MEM~155feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~155\, REGFILE|MEM~155, MultiCycle, 1
instance = comp, \REGFILE|MEM~395\, REGFILE|MEM~395, MultiCycle, 1
instance = comp, \REGFILE|MEM~396\, REGFILE|MEM~396, MultiCycle, 1
instance = comp, \regB|dt_out[23]\, regB|dt_out[23], MultiCycle, 1
instance = comp, \REGFILE|MEM~156feeder\, REGFILE|MEM~156feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~156\, REGFILE|MEM~156, MultiCycle, 1
instance = comp, \REGFILE|MEM~92feeder\, REGFILE|MEM~92feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~92\, REGFILE|MEM~92, MultiCycle, 1
instance = comp, \REGFILE|MEM~60feeder\, REGFILE|MEM~60feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~60\, REGFILE|MEM~60, MultiCycle, 1
instance = comp, \REGFILE|MEM~399\, REGFILE|MEM~399, MultiCycle, 1
instance = comp, \REGFILE|MEM~124\, REGFILE|MEM~124, MultiCycle, 1
instance = comp, \REGFILE|MEM~400\, REGFILE|MEM~400, MultiCycle, 1
instance = comp, \REGFILE|MEM~188\, REGFILE|MEM~188, MultiCycle, 1
instance = comp, \REGFILE|MEM~252\, REGFILE|MEM~252, MultiCycle, 1
instance = comp, \REGFILE|MEM~397\, REGFILE|MEM~397, MultiCycle, 1
instance = comp, \REGFILE|MEM~284\, REGFILE|MEM~284, MultiCycle, 1
instance = comp, \REGFILE|MEM~398\, REGFILE|MEM~398, MultiCycle, 1
instance = comp, \REGFILE|MEM~401\, REGFILE|MEM~401, MultiCycle, 1
instance = comp, \regB|dt_out[24]\, regB|dt_out[24], MultiCycle, 1
instance = comp, \MUXB|Mux5~0\, MUXB|Mux5~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux5~0\, ALUCOMP|Mux5~0, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[26]~1\, PROGCOUNT|addr_out[26]~1, MultiCycle, 1
instance = comp, \INSTREG|jump_out[24]\, INSTREG|jump_out[24], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[26]\, PROGCOUNT|addr_out[26], MultiCycle, 1
instance = comp, \REGFILE|MEM~62feeder\, REGFILE|MEM~62feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~62\, REGFILE|MEM~62, MultiCycle, 1
instance = comp, \REGFILE|MEM~539\, REGFILE|MEM~539, MultiCycle, 1
instance = comp, \REGFILE|MEM~158\, REGFILE|MEM~158, MultiCycle, 1
instance = comp, \REGFILE|MEM~540\, REGFILE|MEM~540, MultiCycle, 1
instance = comp, \REGFILE|MEM~254\, REGFILE|MEM~254, MultiCycle, 1
instance = comp, \REGFILE|MEM~537\, REGFILE|MEM~537, MultiCycle, 1
instance = comp, \REGFILE|MEM~286\, REGFILE|MEM~286, MultiCycle, 1
instance = comp, \REGFILE|MEM~538\, REGFILE|MEM~538, MultiCycle, 1
instance = comp, \REGFILE|MEM~541\, REGFILE|MEM~541, MultiCycle, 1
instance = comp, \regA|dt_out[26]\, regA|dt_out[26], MultiCycle, 1
instance = comp, \MUXA|salida[26]~15\, MUXA|salida[26]~15, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~78\, ALUCOMP|Add0~78, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~82\, ALUCOMP|Add0~82, MultiCycle, 1
instance = comp, \ALUCOMP|Mux5~1\, ALUCOMP|Mux5~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux5~2\, ALUCOMP|Mux5~2, MultiCycle, 1
instance = comp, \regALU|dt_out[26]\, regALU|dt_out[26], MultiCycle, 1
instance = comp, \MUXMemReg|salida[26]~23\, MUXMemReg|salida[26]~23, MultiCycle, 1
instance = comp, \REGFILE|MEM~190\, REGFILE|MEM~190, MultiCycle, 1
instance = comp, \REGFILE|MEM~407\, REGFILE|MEM~407, MultiCycle, 1
instance = comp, \REGFILE|MEM~408\, REGFILE|MEM~408, MultiCycle, 1
instance = comp, \REGFILE|MEM~411\, REGFILE|MEM~411, MultiCycle, 1
instance = comp, \regB|dt_out[26]\, regB|dt_out[26], MultiCycle, 1
instance = comp, \REGFILE|MEM~287\, REGFILE|MEM~287, MultiCycle, 1
instance = comp, \REGFILE|MEM~191\, REGFILE|MEM~191, MultiCycle, 1
instance = comp, \REGFILE|MEM~255\, REGFILE|MEM~255, MultiCycle, 1
instance = comp, \REGFILE|MEM~532\, REGFILE|MEM~532, MultiCycle, 1
instance = comp, \REGFILE|MEM~533\, REGFILE|MEM~533, MultiCycle, 1
instance = comp, \REGFILE|MEM~159feeder\, REGFILE|MEM~159feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~159\, REGFILE|MEM~159, MultiCycle, 1
instance = comp, \REGFILE|MEM~535\, REGFILE|MEM~535, MultiCycle, 1
instance = comp, \REGFILE|MEM~536\, REGFILE|MEM~536, MultiCycle, 1
instance = comp, \regA|dt_out[27]\, regA|dt_out[27], MultiCycle, 1
instance = comp, \MUXA|salida[27]~14\, MUXA|salida[27]~14, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~84\, ALUCOMP|Add0~84, MultiCycle, 1
instance = comp, \ALUCOMP|Mux4~1\, ALUCOMP|Mux4~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux4~2\, ALUCOMP|Mux4~2, MultiCycle, 1
instance = comp, \regALU|dt_out[27]\, regALU|dt_out[27], MultiCycle, 1
instance = comp, \MUXREAD|Mux3~0\, MUXREAD|Mux3~0, MultiCycle, 1
instance = comp, \MDR|dt_out[28]\, MDR|dt_out[28], MultiCycle, 1
instance = comp, \ALUCOMP|temp~5\, ALUCOMP|temp~5, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~89\, ALUCOMP|Add0~89, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~90\, ALUCOMP|Add0~90, MultiCycle, 1
instance = comp, \ALUCOMP|Mux3~0\, ALUCOMP|Mux3~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux3~1\, ALUCOMP|Mux3~1, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[28]~28\, PROGCOUNT|addr_out[28]~28, MultiCycle, 1
instance = comp, \regALU|dt_out[28]\, regALU|dt_out[28], MultiCycle, 1
instance = comp, \MUXMemReg|salida[28]~25\, MUXMemReg|salida[28]~25, MultiCycle, 1
instance = comp, \REGFILE|MEM~128feeder\, REGFILE|MEM~128feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~128\, REGFILE|MEM~128, MultiCycle, 1
instance = comp, \REGFILE|MEM~64feeder\, REGFILE|MEM~64feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~64\, REGFILE|MEM~64, MultiCycle, 1
instance = comp, \REGFILE|MEM~419\, REGFILE|MEM~419, MultiCycle, 1
instance = comp, \REGFILE|MEM~420\, REGFILE|MEM~420, MultiCycle, 1
instance = comp, \REGFILE|MEM~288\, REGFILE|MEM~288, MultiCycle, 1
instance = comp, \REGFILE|MEM~224\, REGFILE|MEM~224, MultiCycle, 1
instance = comp, \REGFILE|MEM~256feeder\, REGFILE|MEM~256feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~256\, REGFILE|MEM~256, MultiCycle, 1
instance = comp, \REGFILE|MEM~192feeder\, REGFILE|MEM~192feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~192\, REGFILE|MEM~192, MultiCycle, 1
instance = comp, \REGFILE|MEM~417\, REGFILE|MEM~417, MultiCycle, 1
instance = comp, \REGFILE|MEM~418\, REGFILE|MEM~418, MultiCycle, 1
instance = comp, \REGFILE|MEM~421\, REGFILE|MEM~421, MultiCycle, 1
instance = comp, \regB|dt_out[28]\, regB|dt_out[28], MultiCycle, 1
instance = comp, \ALUCOMP|temp~8\, ALUCOMP|temp~8, MultiCycle, 1
instance = comp, \MUXB|Mux2~0\, MUXB|Mux2~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux2~0\, ALUCOMP|Mux2~0, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~88\, ALUCOMP|Add0~88, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~92\, ALUCOMP|Add0~92, MultiCycle, 1
instance = comp, \ALUCOMP|Mux2~1\, ALUCOMP|Mux2~1, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[29]~25\, PROGCOUNT|addr_out[29]~25, MultiCycle, 1
instance = comp, \regALU|dt_out[29]\, regALU|dt_out[29], MultiCycle, 1
instance = comp, \MUXMemReg|salida[29]~26\, MUXMemReg|salida[29]~26, MultiCycle, 1
instance = comp, \REGFILE|MEM~129feeder\, REGFILE|MEM~129feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~129\, REGFILE|MEM~129, MultiCycle, 1
instance = comp, \REGFILE|MEM~65\, REGFILE|MEM~65, MultiCycle, 1
instance = comp, \REGFILE|MEM~97\, REGFILE|MEM~97, MultiCycle, 1
instance = comp, \REGFILE|MEM~424\, REGFILE|MEM~424, MultiCycle, 1
instance = comp, \REGFILE|MEM~425\, REGFILE|MEM~425, MultiCycle, 1
instance = comp, \REGFILE|MEM~289feeder\, REGFILE|MEM~289feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~289\, REGFILE|MEM~289, MultiCycle, 1
instance = comp, \REGFILE|MEM~225\, REGFILE|MEM~225, MultiCycle, 1
instance = comp, \REGFILE|MEM~193\, REGFILE|MEM~193, MultiCycle, 1
instance = comp, \REGFILE|MEM~422\, REGFILE|MEM~422, MultiCycle, 1
instance = comp, \REGFILE|MEM~423\, REGFILE|MEM~423, MultiCycle, 1
instance = comp, \REGFILE|MEM~426\, REGFILE|MEM~426, MultiCycle, 1
instance = comp, \regB|dt_out[29]\, regB|dt_out[29], MultiCycle, 1
instance = comp, \MUXREAD|Mux1~0\, MUXREAD|Mux1~0, MultiCycle, 1
instance = comp, \MDR|dt_out[30]\, MDR|dt_out[30], MultiCycle, 1
instance = comp, \MUXMemReg|salida[30]~27\, MUXMemReg|salida[30]~27, MultiCycle, 1
instance = comp, \REGFILE|MEM~226feeder\, REGFILE|MEM~226feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~226\, REGFILE|MEM~226, MultiCycle, 1
instance = comp, \REGFILE|MEM~194\, REGFILE|MEM~194, MultiCycle, 1
instance = comp, \REGFILE|MEM~258\, REGFILE|MEM~258, MultiCycle, 1
instance = comp, \REGFILE|MEM~427\, REGFILE|MEM~427, MultiCycle, 1
instance = comp, \REGFILE|MEM~428\, REGFILE|MEM~428, MultiCycle, 1
instance = comp, \REGFILE|MEM~431\, REGFILE|MEM~431, MultiCycle, 1
instance = comp, \regB|dt_out[30]\, regB|dt_out[30], MultiCycle, 1
instance = comp, \MUXREAD|Mux4~0\, MUXREAD|Mux4~0, MultiCycle, 1
instance = comp, \MDR|dt_out[27]\, MDR|dt_out[27], MultiCycle, 1
instance = comp, \MUXMemReg|salida[27]~24\, MUXMemReg|salida[27]~24, MultiCycle, 1
instance = comp, \REGFILE|MEM~127feeder\, REGFILE|MEM~127feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~127\, REGFILE|MEM~127, MultiCycle, 1
instance = comp, \REGFILE|MEM~63\, REGFILE|MEM~63, MultiCycle, 1
instance = comp, \REGFILE|MEM~414\, REGFILE|MEM~414, MultiCycle, 1
instance = comp, \REGFILE|MEM~415\, REGFILE|MEM~415, MultiCycle, 1
instance = comp, \REGFILE|MEM~416\, REGFILE|MEM~416, MultiCycle, 1
instance = comp, \regB|dt_out[27]\, regB|dt_out[27], MultiCycle, 1
instance = comp, \MUXREAD|Mux7~0\, MUXREAD|Mux7~0, MultiCycle, 1
instance = comp, \MDR|dt_out[24]\, MDR|dt_out[24], MultiCycle, 1
instance = comp, \MUXB|Mux7~0\, MUXB|Mux7~0, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~76\, ALUCOMP|Add0~76, MultiCycle, 1
instance = comp, \ALUCOMP|Mux7~1\, ALUCOMP|Mux7~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux7~2\, ALUCOMP|Mux7~2, MultiCycle, 1
instance = comp, \regALU|dt_out[24]\, regALU|dt_out[24], MultiCycle, 1
instance = comp, \MUXMemReg|salida[24]~21\, MUXMemReg|salida[24]~21, MultiCycle, 1
instance = comp, \REGFILE|MEM~220feeder\, REGFILE|MEM~220feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~220\, REGFILE|MEM~220, MultiCycle, 1
instance = comp, \REGFILE|MEM~547\, REGFILE|MEM~547, MultiCycle, 1
instance = comp, \REGFILE|MEM~548\, REGFILE|MEM~548, MultiCycle, 1
instance = comp, \REGFILE|MEM~550\, REGFILE|MEM~550, MultiCycle, 1
instance = comp, \REGFILE|MEM~551\, REGFILE|MEM~551, MultiCycle, 1
instance = comp, \regA|dt_out[24]\, regA|dt_out[24], MultiCycle, 1
instance = comp, \MUXA|salida[24]~17\, MUXA|salida[24]~17, MultiCycle, 1
instance = comp, \ALUCOMP|Mux6~0\, ALUCOMP|Mux6~0, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[25]~2\, PROGCOUNT|addr_out[25]~2, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[25]\, PROGCOUNT|addr_out[25], MultiCycle, 1
instance = comp, \REGFILE|MEM~93\, REGFILE|MEM~93, MultiCycle, 1
instance = comp, \REGFILE|MEM~61\, REGFILE|MEM~61, MultiCycle, 1
instance = comp, \REGFILE|MEM~544\, REGFILE|MEM~544, MultiCycle, 1
instance = comp, \REGFILE|MEM~125feeder\, REGFILE|MEM~125feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~125\, REGFILE|MEM~125, MultiCycle, 1
instance = comp, \REGFILE|MEM~545\, REGFILE|MEM~545, MultiCycle, 1
instance = comp, \REGFILE|MEM~253\, REGFILE|MEM~253, MultiCycle, 1
instance = comp, \REGFILE|MEM~189feeder\, REGFILE|MEM~189feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~189\, REGFILE|MEM~189, MultiCycle, 1
instance = comp, \REGFILE|MEM~542\, REGFILE|MEM~542, MultiCycle, 1
instance = comp, \REGFILE|MEM~543\, REGFILE|MEM~543, MultiCycle, 1
instance = comp, \REGFILE|MEM~546\, REGFILE|MEM~546, MultiCycle, 1
instance = comp, \regA|dt_out[25]\, regA|dt_out[25], MultiCycle, 1
instance = comp, \MUXA|salida[25]~16\, MUXA|salida[25]~16, MultiCycle, 1
instance = comp, \ALUCOMP|temp~3\, ALUCOMP|temp~3, MultiCycle, 1
instance = comp, \ALUCOMP|Mux6~1\, ALUCOMP|Mux6~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux6~2\, ALUCOMP|Mux6~2, MultiCycle, 1
instance = comp, \regALU|dt_out[25]\, regALU|dt_out[25], MultiCycle, 1
instance = comp, \MUXMemReg|salida[25]~22\, MUXMemReg|salida[25]~22, MultiCycle, 1
instance = comp, \REGFILE|MEM~221\, REGFILE|MEM~221, MultiCycle, 1
instance = comp, \REGFILE|MEM~402\, REGFILE|MEM~402, MultiCycle, 1
instance = comp, \REGFILE|MEM~403\, REGFILE|MEM~403, MultiCycle, 1
instance = comp, \REGFILE|MEM~404\, REGFILE|MEM~404, MultiCycle, 1
instance = comp, \REGFILE|MEM~157feeder\, REGFILE|MEM~157feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~157\, REGFILE|MEM~157, MultiCycle, 1
instance = comp, \REGFILE|MEM~405\, REGFILE|MEM~405, MultiCycle, 1
instance = comp, \REGFILE|MEM~406\, REGFILE|MEM~406, MultiCycle, 1
instance = comp, \regB|dt_out[25]\, regB|dt_out[25], MultiCycle, 1
instance = comp, \ALUCOMP|temp~0\, ALUCOMP|temp~0, MultiCycle, 1
instance = comp, \REGFILE|MEM~554\, REGFILE|MEM~554, MultiCycle, 1
instance = comp, \REGFILE|MEM~555\, REGFILE|MEM~555, MultiCycle, 1
instance = comp, \REGFILE|MEM~556\, REGFILE|MEM~556, MultiCycle, 1
instance = comp, \regA|dt_out[23]\, regA|dt_out[23], MultiCycle, 1
instance = comp, \MUXA|salida[23]~18\, MUXA|salida[23]~18, MultiCycle, 1
instance = comp, \ALUCOMP|temp~2\, ALUCOMP|temp~2, MultiCycle, 1
instance = comp, \PCwrite~1\, PCwrite~1, MultiCycle, 1
instance = comp, \PCwrite~3\, PCwrite~3, MultiCycle, 1
instance = comp, \MUXB|Mux15~0\, MUXB|Mux15~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux15~0\, ALUCOMP|Mux15~0, MultiCycle, 1
instance = comp, \INSTREG|jump_out[15]\, INSTREG|jump_out[15], MultiCycle, 1
instance = comp, \MUXB|Mux16~2\, MUXB|Mux16~2, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~38\, ALUCOMP|Add0~38, MultiCycle, 1
instance = comp, \REGFILE|MEM~210\, REGFILE|MEM~210, MultiCycle, 1
instance = comp, \REGFILE|MEM~598\, REGFILE|MEM~598, MultiCycle, 1
instance = comp, \REGFILE|MEM~82\, REGFILE|MEM~82, MultiCycle, 1
instance = comp, \REGFILE|MEM~599\, REGFILE|MEM~599, MultiCycle, 1
instance = comp, \REGFILE|MEM~146\, REGFILE|MEM~146, MultiCycle, 1
instance = comp, \REGFILE|MEM~600\, REGFILE|MEM~600, MultiCycle, 1
instance = comp, \REGFILE|MEM~601\, REGFILE|MEM~601, MultiCycle, 1
instance = comp, \regA|dt_out[14]\, regA|dt_out[14], MultiCycle, 1
instance = comp, \MUXA|salida[14]~27\, MUXA|salida[14]~27, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~52\, ALUCOMP|Add0~52, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~54\, ALUCOMP|Add0~54, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~56\, ALUCOMP|Add0~56, MultiCycle, 1
instance = comp, \ALUCOMP|Mux15~1\, ALUCOMP|Mux15~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux15~2\, ALUCOMP|Mux15~2, MultiCycle, 1
instance = comp, \PCwrite~2\, PCwrite~2, MultiCycle, 1
instance = comp, \PCwrite~4\, PCwrite~4, MultiCycle, 1
instance = comp, \ALUCOMP|temp~7\, ALUCOMP|temp~7, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[30]~feeder\, PROGCOUNT|addr_out[30]~feeder, MultiCycle, 1
instance = comp, \regALU|dt_out[30]\, regALU|dt_out[30], MultiCycle, 1
instance = comp, \PCwrite~11\, PCwrite~11, MultiCycle, 1
instance = comp, \PCwrite~12\, PCwrite~12, MultiCycle, 1
instance = comp, \PCwrite~13\, PCwrite~13, MultiCycle, 1
instance = comp, \PCwrite~15\, PCwrite~15, MultiCycle, 1
instance = comp, \PCwrite~10\, PCwrite~10, MultiCycle, 1
instance = comp, \PCwrite~16\, PCwrite~16, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[30]~35\, PROGCOUNT|addr_out[30]~35, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[30]\, PROGCOUNT|addr_out[30], MultiCycle, 1
instance = comp, \REGFILE|MEM~66feeder\, REGFILE|MEM~66feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~66\, REGFILE|MEM~66, MultiCycle, 1
instance = comp, \REGFILE|MEM~98feeder\, REGFILE|MEM~98feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~98\, REGFILE|MEM~98, MultiCycle, 1
instance = comp, \REGFILE|MEM~519\, REGFILE|MEM~519, MultiCycle, 1
instance = comp, \REGFILE|MEM~130\, REGFILE|MEM~130, MultiCycle, 1
instance = comp, \REGFILE|MEM~520\, REGFILE|MEM~520, MultiCycle, 1
instance = comp, \REGFILE|MEM~517\, REGFILE|MEM~517, MultiCycle, 1
instance = comp, \REGFILE|MEM~518\, REGFILE|MEM~518, MultiCycle, 1
instance = comp, \REGFILE|MEM~521\, REGFILE|MEM~521, MultiCycle, 1
instance = comp, \regA|dt_out[30]\, regA|dt_out[30], MultiCycle, 1
instance = comp, \MUXA|salida[30]~11\, MUXA|salida[30]~11, MultiCycle, 1
instance = comp, \ALUCOMP|temp~6\, ALUCOMP|temp~6, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~87\, ALUCOMP|Add0~87, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~94\, ALUCOMP|Add0~94, MultiCycle, 1
instance = comp, \ALUCOMP|Mux1~0\, ALUCOMP|Mux1~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux1~1\, ALUCOMP|Mux1~1, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[30]~18\, PROGCOUNT|addr_out[30]~18, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[31]~33\, PROGCOUNT|addr_out[31]~33, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[31]~34\, PROGCOUNT|addr_out[31]~34, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[31]~feeder\, PROGCOUNT|addr_out[31]~feeder, MultiCycle, 1
instance = comp, \regALU|dt_out[31]\, regALU|dt_out[31], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[31]\, PROGCOUNT|addr_out[31], MultiCycle, 1
instance = comp, \MUXA|salida[31]~10\, MUXA|salida[31]~10, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~86\, ALUCOMP|Add0~86, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~96\, ALUCOMP|Add0~96, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[31]~36\, PROGCOUNT|addr_out[31]~36, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[31]~32\, PROGCOUNT|addr_out[31]~32, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[31]~26\, PROGCOUNT|addr_out[31]~26, MultiCycle, 1
instance = comp, \PCwrite~8\, PCwrite~8, MultiCycle, 1
instance = comp, \regALU|dt_out[4]\, regALU|dt_out[4], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[4]~7\, PROGCOUNT|addr_out[4]~7, MultiCycle, 1
instance = comp, \INSTREG|func_out[2]\, INSTREG|func_out[2], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[4]\, PROGCOUNT|addr_out[4], MultiCycle, 1
instance = comp, \MUXA|salida[4]~5\, MUXA|salida[4]~5, MultiCycle, 1
instance = comp, \CONTROLU|ALUsrcB[1]~0\, CONTROLU|ALUsrcB[1]~0, MultiCycle, 1
instance = comp, \INSTREG|jump_out[4]\, INSTREG|jump_out[4], MultiCycle, 1
instance = comp, \MUXB|Mux27~0\, MUXB|Mux27~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux27~0\, ALUCOMP|Mux27~0, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~5\, ALUCOMP|Add0~5, MultiCycle, 1
instance = comp, \MUXB|Mux28~0\, MUXB|Mux28~0, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~6\, ALUCOMP|Add0~6, MultiCycle, 1
instance = comp, \MUXA|salida[1]~8\, MUXA|salida[1]~8, MultiCycle, 1
instance = comp, \MUXA|salida[0]~9\, MUXA|salida[0]~9, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~11\, ALUCOMP|Add0~11, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~12\, ALUCOMP|Add0~12, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~14\, ALUCOMP|Add0~14, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~16\, ALUCOMP|Add0~16, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~18\, ALUCOMP|Add0~18, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~20\, ALUCOMP|Add0~20, MultiCycle, 1
instance = comp, \ALUCOMP|Mux27~1\, ALUCOMP|Mux27~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux27~2\, ALUCOMP|Mux27~2, MultiCycle, 1
instance = comp, \REGFILE|MEM~42\, REGFILE|MEM~42, MultiCycle, 1
instance = comp, \REGFILE|MEM~74\, REGFILE|MEM~74, MultiCycle, 1
instance = comp, \REGFILE|MEM~479\, REGFILE|MEM~479, MultiCycle, 1
instance = comp, \REGFILE|MEM~480\, REGFILE|MEM~480, MultiCycle, 1
instance = comp, \REGFILE|MEM~266\, REGFILE|MEM~266, MultiCycle, 1
instance = comp, \REGFILE|MEM~170\, REGFILE|MEM~170, MultiCycle, 1
instance = comp, \REGFILE|MEM~234\, REGFILE|MEM~234, MultiCycle, 1
instance = comp, \REGFILE|MEM~477\, REGFILE|MEM~477, MultiCycle, 1
instance = comp, \REGFILE|MEM~202feeder\, REGFILE|MEM~202feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~202\, REGFILE|MEM~202, MultiCycle, 1
instance = comp, \REGFILE|MEM~478\, REGFILE|MEM~478, MultiCycle, 1
instance = comp, \REGFILE|MEM~481\, REGFILE|MEM~481, MultiCycle, 1
instance = comp, \regA|dt_out[6]\, regA|dt_out[6], MultiCycle, 1
instance = comp, \MUXA|salida[6]~3\, MUXA|salida[6]~3, MultiCycle, 1
instance = comp, \ALUCOMP|Mux25~0\, ALUCOMP|Mux25~0, MultiCycle, 1
instance = comp, \MUXB|Mux25~0\, MUXB|Mux25~0, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~3\, ALUCOMP|Add0~3, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~22\, ALUCOMP|Add0~22, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~24\, ALUCOMP|Add0~24, MultiCycle, 1
instance = comp, \ALUCOMP|Mux25~1\, ALUCOMP|Mux25~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux25~2\, ALUCOMP|Mux25~2, MultiCycle, 1
instance = comp, \PCwrite~5\, PCwrite~5, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[12]~13\, PROGCOUNT|addr_out[12]~13, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[12]\, PROGCOUNT|addr_out[12], MultiCycle, 1
instance = comp, \MUXA|salida[12]~29\, MUXA|salida[12]~29, MultiCycle, 1
instance = comp, \ALUCOMP|Mux19~0\, ALUCOMP|Mux19~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux19~1\, ALUCOMP|Mux19~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux19~2\, ALUCOMP|Mux19~2, MultiCycle, 1
instance = comp, \PCwrite~6\, PCwrite~6, MultiCycle, 1
instance = comp, \PCwrite~7\, PCwrite~7, MultiCycle, 1
instance = comp, \PCwrite~9\, PCwrite~9, MultiCycle, 1
instance = comp, \PCwrite~14\, PCwrite~14, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[18]\, PROGCOUNT|addr_out[18], MultiCycle, 1
instance = comp, \MUXA|salida[18]~23\, MUXA|salida[18]~23, MultiCycle, 1
instance = comp, \ALUCOMP|Mux13~1\, ALUCOMP|Mux13~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux13~2\, ALUCOMP|Mux13~2, MultiCycle, 1
instance = comp, \regALU|dt_out[18]\, regALU|dt_out[18], MultiCycle, 1
instance = comp, \MUXREAD|Mux13~0\, MUXREAD|Mux13~0, MultiCycle, 1
instance = comp, \MDR|dt_out[18]\, MDR|dt_out[18], MultiCycle, 1
instance = comp, \MUXMemReg|salida[18]~15\, MUXMemReg|salida[18]~15, MultiCycle, 1
instance = comp, \REGFILE|MEM~182\, REGFILE|MEM~182, MultiCycle, 1
instance = comp, \REGFILE|MEM~367\, REGFILE|MEM~367, MultiCycle, 1
instance = comp, \REGFILE|MEM~214\, REGFILE|MEM~214, MultiCycle, 1
instance = comp, \REGFILE|MEM~368\, REGFILE|MEM~368, MultiCycle, 1
instance = comp, \REGFILE|MEM~150\, REGFILE|MEM~150, MultiCycle, 1
instance = comp, \REGFILE|MEM~118\, REGFILE|MEM~118, MultiCycle, 1
instance = comp, \REGFILE|MEM~370\, REGFILE|MEM~370, MultiCycle, 1
instance = comp, \REGFILE|MEM~371\, REGFILE|MEM~371, MultiCycle, 1
instance = comp, \regB|dt_out[18]\, regB|dt_out[18], MultiCycle, 1
instance = comp, \INSTREG|jump_out[21]\, INSTREG|jump_out[21], MultiCycle, 1
instance = comp, \REGFILE|MEM~244\, REGFILE|MEM~244, MultiCycle, 1
instance = comp, \REGFILE|MEM~587\, REGFILE|MEM~587, MultiCycle, 1
instance = comp, \REGFILE|MEM~276\, REGFILE|MEM~276, MultiCycle, 1
instance = comp, \REGFILE|MEM~588\, REGFILE|MEM~588, MultiCycle, 1
instance = comp, \REGFILE|MEM~591\, REGFILE|MEM~591, MultiCycle, 1
instance = comp, \regA|dt_out[16]\, regA|dt_out[16], MultiCycle, 1
instance = comp, \MUXA|salida[16]~25\, MUXA|salida[16]~25, MultiCycle, 1
instance = comp, \ALUCOMP|Mux14~0\, ALUCOMP|Mux14~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux14~3\, ALUCOMP|Mux14~3, MultiCycle, 1
instance = comp, \regALU|dt_out[17]\, regALU|dt_out[17], MultiCycle, 1
instance = comp, \MUXMemReg|salida[17]~14\, MUXMemReg|salida[17]~14, MultiCycle, 1
instance = comp, \REGFILE|MEM~149\, REGFILE|MEM~149, MultiCycle, 1
instance = comp, \REGFILE|MEM~53feeder\, REGFILE|MEM~53feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~53\, REGFILE|MEM~53, MultiCycle, 1
instance = comp, \REGFILE|MEM~85\, REGFILE|MEM~85, MultiCycle, 1
instance = comp, \REGFILE|MEM~364\, REGFILE|MEM~364, MultiCycle, 1
instance = comp, \REGFILE|MEM~117\, REGFILE|MEM~117, MultiCycle, 1
instance = comp, \REGFILE|MEM~365\, REGFILE|MEM~365, MultiCycle, 1
instance = comp, \REGFILE|MEM~245feeder\, REGFILE|MEM~245feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~245\, REGFILE|MEM~245, MultiCycle, 1
instance = comp, \REGFILE|MEM~181\, REGFILE|MEM~181, MultiCycle, 1
instance = comp, \REGFILE|MEM~362\, REGFILE|MEM~362, MultiCycle, 1
instance = comp, \REGFILE|MEM~277\, REGFILE|MEM~277, MultiCycle, 1
instance = comp, \REGFILE|MEM~363\, REGFILE|MEM~363, MultiCycle, 1
instance = comp, \REGFILE|MEM~366\, REGFILE|MEM~366, MultiCycle, 1
instance = comp, \regB|dt_out[17]\, regB|dt_out[17], MultiCycle, 1
instance = comp, \MUXREAD|Mux16~0\, MUXREAD|Mux16~0, MultiCycle, 1
instance = comp, \MDR|dt_out[15]\, MDR|dt_out[15], MultiCycle, 1
instance = comp, \MUXMemReg|salida[15]~12\, MUXMemReg|salida[15]~12, MultiCycle, 1
instance = comp, \REGFILE|MEM~115\, REGFILE|MEM~115, MultiCycle, 1
instance = comp, \REGFILE|MEM~147\, REGFILE|MEM~147, MultiCycle, 1
instance = comp, \REGFILE|MEM~355\, REGFILE|MEM~355, MultiCycle, 1
instance = comp, \REGFILE|MEM~211\, REGFILE|MEM~211, MultiCycle, 1
instance = comp, \REGFILE|MEM~275\, REGFILE|MEM~275, MultiCycle, 1
instance = comp, \REGFILE|MEM~353\, REGFILE|MEM~353, MultiCycle, 1
instance = comp, \REGFILE|MEM~356\, REGFILE|MEM~356, MultiCycle, 1
instance = comp, \regB|dt_out[15]\, regB|dt_out[15], MultiCycle, 1
instance = comp, \INSTREG|jump_out[14]\, INSTREG|jump_out[14], MultiCycle, 1
instance = comp, \MUXB|Mux17~0\, MUXB|Mux17~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux17~0\, ALUCOMP|Mux17~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux17~1\, ALUCOMP|Mux17~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux17~2\, ALUCOMP|Mux17~2, MultiCycle, 1
instance = comp, \regALU|dt_out[14]\, regALU|dt_out[14], MultiCycle, 1
instance = comp, \MUXMemReg|salida[14]~11\, MUXMemReg|salida[14]~11, MultiCycle, 1
instance = comp, \REGFILE|MEM~274\, REGFILE|MEM~274, MultiCycle, 1
instance = comp, \REGFILE|MEM~178\, REGFILE|MEM~178, MultiCycle, 1
instance = comp, \REGFILE|MEM~242\, REGFILE|MEM~242, MultiCycle, 1
instance = comp, \REGFILE|MEM~347\, REGFILE|MEM~347, MultiCycle, 1
instance = comp, \REGFILE|MEM~348\, REGFILE|MEM~348, MultiCycle, 1
instance = comp, \REGFILE|MEM~114\, REGFILE|MEM~114, MultiCycle, 1
instance = comp, \REGFILE|MEM~50feeder\, REGFILE|MEM~50feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~50\, REGFILE|MEM~50, MultiCycle, 1
instance = comp, \REGFILE|MEM~349\, REGFILE|MEM~349, MultiCycle, 1
instance = comp, \REGFILE|MEM~350\, REGFILE|MEM~350, MultiCycle, 1
instance = comp, \REGFILE|MEM~351\, REGFILE|MEM~351, MultiCycle, 1
instance = comp, \regB|dt_out[14]\, regB|dt_out[14], MultiCycle, 1
instance = comp, \MUXREAD|Mux19~0\, MUXREAD|Mux19~0, MultiCycle, 1
instance = comp, \MDR|dt_out[12]\, MDR|dt_out[12], MultiCycle, 1
instance = comp, \MUXMemReg|salida[12]~9\, MUXMemReg|salida[12]~9, MultiCycle, 1
instance = comp, \REGFILE|MEM~112\, REGFILE|MEM~112, MultiCycle, 1
instance = comp, \REGFILE|MEM~80\, REGFILE|MEM~80, MultiCycle, 1
instance = comp, \REGFILE|MEM~339\, REGFILE|MEM~339, MultiCycle, 1
instance = comp, \REGFILE|MEM~340\, REGFILE|MEM~340, MultiCycle, 1
instance = comp, \REGFILE|MEM~272\, REGFILE|MEM~272, MultiCycle, 1
instance = comp, \REGFILE|MEM~208\, REGFILE|MEM~208, MultiCycle, 1
instance = comp, \REGFILE|MEM~338\, REGFILE|MEM~338, MultiCycle, 1
instance = comp, \REGFILE|MEM~341\, REGFILE|MEM~341, MultiCycle, 1
instance = comp, \regB|dt_out[12]\, regB|dt_out[12], MultiCycle, 1
instance = comp, \INSTREG|jump_out[23]\, INSTREG|jump_out[23], MultiCycle, 1
instance = comp, \REGFILE|MEM~45\, REGFILE|MEM~45, MultiCycle, 1
instance = comp, \REGFILE|MEM~464\, REGFILE|MEM~464, MultiCycle, 1
instance = comp, \REGFILE|MEM~141\, REGFILE|MEM~141, MultiCycle, 1
instance = comp, \REGFILE|MEM~465\, REGFILE|MEM~465, MultiCycle, 1
instance = comp, \REGFILE|MEM~466\, REGFILE|MEM~466, MultiCycle, 1
instance = comp, \regA|dt_out[9]\, regA|dt_out[9], MultiCycle, 1
instance = comp, \MUXA|salida[9]~0\, MUXA|salida[9]~0, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~1\, ALUCOMP|Add0~1, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~2\, ALUCOMP|Add0~2, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~26\, ALUCOMP|Add0~26, MultiCycle, 1
instance = comp, \ALUCOMP|Add0~44\, ALUCOMP|Add0~44, MultiCycle, 1
instance = comp, \ALUCOMP|Mux21~1\, ALUCOMP|Mux21~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux21~2\, ALUCOMP|Mux21~2, MultiCycle, 1
instance = comp, \regALU|dt_out[10]\, regALU|dt_out[10], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[10]~11\, PROGCOUNT|addr_out[10]~11, MultiCycle, 1
instance = comp, \INSTREG|jump_out[8]\, INSTREG|jump_out[8], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[10]\, PROGCOUNT|addr_out[10], MultiCycle, 1
instance = comp, \REGFILE|MEM~142feeder\, REGFILE|MEM~142feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~142\, REGFILE|MEM~142, MultiCycle, 1
instance = comp, \REGFILE|MEM~78\, REGFILE|MEM~78, MultiCycle, 1
instance = comp, \REGFILE|MEM~46\, REGFILE|MEM~46, MultiCycle, 1
instance = comp, \REGFILE|MEM~619\, REGFILE|MEM~619, MultiCycle, 1
instance = comp, \REGFILE|MEM~620\, REGFILE|MEM~620, MultiCycle, 1
instance = comp, \REGFILE|MEM~206\, REGFILE|MEM~206, MultiCycle, 1
instance = comp, \REGFILE|MEM~270\, REGFILE|MEM~270, MultiCycle, 1
instance = comp, \REGFILE|MEM~618\, REGFILE|MEM~618, MultiCycle, 1
instance = comp, \REGFILE|MEM~621\, REGFILE|MEM~621, MultiCycle, 1
instance = comp, \regA|dt_out[10]\, regA|dt_out[10], MultiCycle, 1
instance = comp, \MUXA|salida[10]~31\, MUXA|salida[10]~31, MultiCycle, 1
instance = comp, \ALUCOMP|Mux20~0\, ALUCOMP|Mux20~0, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[11]~12\, PROGCOUNT|addr_out[11]~12, MultiCycle, 1
instance = comp, \INSTREG|jump_out[9]\, INSTREG|jump_out[9], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[11]\, PROGCOUNT|addr_out[11], MultiCycle, 1
instance = comp, \MUXA|salida[11]~30\, MUXA|salida[11]~30, MultiCycle, 1
instance = comp, \ALUCOMP|Mux20~1\, ALUCOMP|Mux20~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux20~2\, ALUCOMP|Mux20~2, MultiCycle, 1
instance = comp, \regALU|dt_out[11]\, regALU|dt_out[11], MultiCycle, 1
instance = comp, \MUXREAD|Mux20~0\, MUXREAD|Mux20~0, MultiCycle, 1
instance = comp, \MDR|dt_out[11]\, MDR|dt_out[11], MultiCycle, 1
instance = comp, \MUXMemReg|salida[11]~8\, MUXMemReg|salida[11]~8, MultiCycle, 1
instance = comp, \REGFILE|MEM~207\, REGFILE|MEM~207, MultiCycle, 1
instance = comp, \REGFILE|MEM~271\, REGFILE|MEM~271, MultiCycle, 1
instance = comp, \REGFILE|MEM~333\, REGFILE|MEM~333, MultiCycle, 1
instance = comp, \REGFILE|MEM~79feeder\, REGFILE|MEM~79feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~79\, REGFILE|MEM~79, MultiCycle, 1
instance = comp, \REGFILE|MEM~47feeder\, REGFILE|MEM~47feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~47\, REGFILE|MEM~47, MultiCycle, 1
instance = comp, \REGFILE|MEM~334\, REGFILE|MEM~334, MultiCycle, 1
instance = comp, \REGFILE|MEM~111feeder\, REGFILE|MEM~111feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~111\, REGFILE|MEM~111, MultiCycle, 1
instance = comp, \REGFILE|MEM~143\, REGFILE|MEM~143, MultiCycle, 1
instance = comp, \REGFILE|MEM~335\, REGFILE|MEM~335, MultiCycle, 1
instance = comp, \REGFILE|MEM~336\, REGFILE|MEM~336, MultiCycle, 1
instance = comp, \regB|dt_out[11]\, regB|dt_out[11], MultiCycle, 1
instance = comp, \MUXREAD|Mux21~0\, MUXREAD|Mux21~0, MultiCycle, 1
instance = comp, \MDR|dt_out[10]\, MDR|dt_out[10], MultiCycle, 1
instance = comp, \MUXMemReg|salida[10]~7\, MUXMemReg|salida[10]~7, MultiCycle, 1
instance = comp, \REGFILE|MEM~110\, REGFILE|MEM~110, MultiCycle, 1
instance = comp, \REGFILE|MEM~330\, REGFILE|MEM~330, MultiCycle, 1
instance = comp, \REGFILE|MEM~331\, REGFILE|MEM~331, MultiCycle, 1
instance = comp, \regB|dt_out[10]\, regB|dt_out[10], MultiCycle, 1
instance = comp, \MUXREAD|Mux0~0\, MUXREAD|Mux0~0, MultiCycle, 1
instance = comp, \MDR|dt_out[31]\, MDR|dt_out[31], MultiCycle, 1
instance = comp, \MUXMemReg|salida[31]~28\, MUXMemReg|salida[31]~28, MultiCycle, 1
instance = comp, \REGFILE|MEM~291feeder\, REGFILE|MEM~291feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~291\, REGFILE|MEM~291, MultiCycle, 1
instance = comp, \REGFILE|MEM~195\, REGFILE|MEM~195, MultiCycle, 1
instance = comp, \REGFILE|MEM~259\, REGFILE|MEM~259, MultiCycle, 1
instance = comp, \REGFILE|MEM~432\, REGFILE|MEM~432, MultiCycle, 1
instance = comp, \REGFILE|MEM~433\, REGFILE|MEM~433, MultiCycle, 1
instance = comp, \REGFILE|MEM~67\, REGFILE|MEM~67, MultiCycle, 1
instance = comp, \REGFILE|MEM~434\, REGFILE|MEM~434, MultiCycle, 1
instance = comp, \REGFILE|MEM~163feeder\, REGFILE|MEM~163feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~163\, REGFILE|MEM~163, MultiCycle, 1
instance = comp, \REGFILE|MEM~435\, REGFILE|MEM~435, MultiCycle, 1
instance = comp, \REGFILE|MEM~436\, REGFILE|MEM~436, MultiCycle, 1
instance = comp, \regB|dt_out[31]\, regB|dt_out[31], MultiCycle, 1
instance = comp, \MUXB|Mux0~2\, MUXB|Mux0~2, MultiCycle, 1
instance = comp, \REGFILE|MEM~160feeder\, REGFILE|MEM~160feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~160\, REGFILE|MEM~160, MultiCycle, 1
instance = comp, \REGFILE|MEM~96feeder\, REGFILE|MEM~96feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~96\, REGFILE|MEM~96, MultiCycle, 1
instance = comp, \REGFILE|MEM~529\, REGFILE|MEM~529, MultiCycle, 1
instance = comp, \REGFILE|MEM~530\, REGFILE|MEM~530, MultiCycle, 1
instance = comp, \REGFILE|MEM~531\, REGFILE|MEM~531, MultiCycle, 1
instance = comp, \regA|dt_out[28]\, regA|dt_out[28], MultiCycle, 1
instance = comp, \MUXA|salida[28]~13\, MUXA|salida[28]~13, MultiCycle, 1
instance = comp, \MUXB|Mux6~0\, MUXB|Mux6~0, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[17]~29\, PROGCOUNT|addr_out[17]~29, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[17]\, PROGCOUNT|addr_out[17], MultiCycle, 1
instance = comp, \REGFILE|MEM~582\, REGFILE|MEM~582, MultiCycle, 1
instance = comp, \REGFILE|MEM~583\, REGFILE|MEM~583, MultiCycle, 1
instance = comp, \REGFILE|MEM~585\, REGFILE|MEM~585, MultiCycle, 1
instance = comp, \REGFILE|MEM~586\, REGFILE|MEM~586, MultiCycle, 1
instance = comp, \regA|dt_out[17]\, regA|dt_out[17], MultiCycle, 1
instance = comp, \MUXA|salida[17]~24\, MUXA|salida[17]~24, MultiCycle, 1
instance = comp, \MUXB|Mux22~0\, MUXB|Mux22~0, MultiCycle, 1
instance = comp, \REGFILE|MEM~43\, REGFILE|MEM~43, MultiCycle, 1
instance = comp, \REGFILE|MEM~75\, REGFILE|MEM~75, MultiCycle, 1
instance = comp, \REGFILE|MEM~474\, REGFILE|MEM~474, MultiCycle, 1
instance = comp, \REGFILE|MEM~139\, REGFILE|MEM~139, MultiCycle, 1
instance = comp, \REGFILE|MEM~475\, REGFILE|MEM~475, MultiCycle, 1
instance = comp, \REGFILE|MEM~267\, REGFILE|MEM~267, MultiCycle, 1
instance = comp, \REGFILE|MEM~203\, REGFILE|MEM~203, MultiCycle, 1
instance = comp, \REGFILE|MEM~473\, REGFILE|MEM~473, MultiCycle, 1
instance = comp, \REGFILE|MEM~476\, REGFILE|MEM~476, MultiCycle, 1
instance = comp, \regA|dt_out[7]\, regA|dt_out[7], MultiCycle, 1
instance = comp, \MUXA|salida[7]~2\, MUXA|salida[7]~2, MultiCycle, 1
instance = comp, \INSTREG|jump_out[5]\, INSTREG|jump_out[5], MultiCycle, 1
instance = comp, \MUXB|Mux26~0\, MUXB|Mux26~0, MultiCycle, 1
instance = comp, \MUXB|Mux29~0\, MUXB|Mux29~0, MultiCycle, 1
instance = comp, \MUXB|Mux30~0\, MUXB|Mux30~0, MultiCycle, 1
instance = comp, \INSTREG|func_out[0]~feeder\, INSTREG|func_out[0]~feeder, MultiCycle, 1
instance = comp, \INSTREG|func_out[0]\, INSTREG|func_out[0], MultiCycle, 1
instance = comp, \MUXB|Mux31~0\, MUXB|Mux31~0, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~1\, ALUCOMP|LessThan0~1, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~3\, ALUCOMP|LessThan0~3, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~5\, ALUCOMP|LessThan0~5, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~7\, ALUCOMP|LessThan0~7, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~9\, ALUCOMP|LessThan0~9, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~11\, ALUCOMP|LessThan0~11, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~13\, ALUCOMP|LessThan0~13, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~15\, ALUCOMP|LessThan0~15, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~17\, ALUCOMP|LessThan0~17, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~19\, ALUCOMP|LessThan0~19, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~21\, ALUCOMP|LessThan0~21, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~23\, ALUCOMP|LessThan0~23, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~25\, ALUCOMP|LessThan0~25, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~27\, ALUCOMP|LessThan0~27, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~29\, ALUCOMP|LessThan0~29, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~31\, ALUCOMP|LessThan0~31, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~33\, ALUCOMP|LessThan0~33, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~35\, ALUCOMP|LessThan0~35, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~37\, ALUCOMP|LessThan0~37, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~39\, ALUCOMP|LessThan0~39, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~41\, ALUCOMP|LessThan0~41, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~43\, ALUCOMP|LessThan0~43, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~45\, ALUCOMP|LessThan0~45, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~47\, ALUCOMP|LessThan0~47, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~49\, ALUCOMP|LessThan0~49, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~51\, ALUCOMP|LessThan0~51, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~53\, ALUCOMP|LessThan0~53, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~55\, ALUCOMP|LessThan0~55, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~57\, ALUCOMP|LessThan0~57, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~59\, ALUCOMP|LessThan0~59, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~61\, ALUCOMP|LessThan0~61, MultiCycle, 1
instance = comp, \ALUCOMP|LessThan0~62\, ALUCOMP|LessThan0~62, MultiCycle, 1
instance = comp, \ALUCOMP|Mux22~0\, ALUCOMP|Mux22~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux22~2\, ALUCOMP|Mux22~2, MultiCycle, 1
instance = comp, \regALU|dt_out[9]\, regALU|dt_out[9], MultiCycle, 1
instance = comp, \MUXREAD|Mux22~0\, MUXREAD|Mux22~0, MultiCycle, 1
instance = comp, \MDR|dt_out[9]\, MDR|dt_out[9], MultiCycle, 1
instance = comp, \MUXMemReg|salida[9]~6\, MUXMemReg|salida[9]~6, MultiCycle, 1
instance = comp, \REGFILE|MEM~109\, REGFILE|MEM~109, MultiCycle, 1
instance = comp, \REGFILE|MEM~325\, REGFILE|MEM~325, MultiCycle, 1
instance = comp, \REGFILE|MEM~269\, REGFILE|MEM~269, MultiCycle, 1
instance = comp, \REGFILE|MEM~205\, REGFILE|MEM~205, MultiCycle, 1
instance = comp, \REGFILE|MEM~323\, REGFILE|MEM~323, MultiCycle, 1
instance = comp, \REGFILE|MEM~326\, REGFILE|MEM~326, MultiCycle, 1
instance = comp, \regB|dt_out[9]\, regB|dt_out[9], MultiCycle, 1
instance = comp, \MUXREAD|Mux23~0\, MUXREAD|Mux23~0, MultiCycle, 1
instance = comp, \MDR|dt_out[8]\, MDR|dt_out[8], MultiCycle, 1
instance = comp, \MUXMemReg|salida[8]~5\, MUXMemReg|salida[8]~5, MultiCycle, 1
instance = comp, \REGFILE|MEM~172\, REGFILE|MEM~172, MultiCycle, 1
instance = comp, \REGFILE|MEM~236\, REGFILE|MEM~236, MultiCycle, 1
instance = comp, \REGFILE|MEM~317\, REGFILE|MEM~317, MultiCycle, 1
instance = comp, \REGFILE|MEM~268feeder\, REGFILE|MEM~268feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~268\, REGFILE|MEM~268, MultiCycle, 1
instance = comp, \REGFILE|MEM~318\, REGFILE|MEM~318, MultiCycle, 1
instance = comp, \REGFILE|MEM~321\, REGFILE|MEM~321, MultiCycle, 1
instance = comp, \regB|dt_out[8]\, regB|dt_out[8], MultiCycle, 1
instance = comp, \INSTREG|jump_out[7]\, INSTREG|jump_out[7], MultiCycle, 1
instance = comp, \MUXB|Mux24~0\, MUXB|Mux24~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux24~1\, ALUCOMP|Mux24~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux24~0\, ALUCOMP|Mux24~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux24~2\, ALUCOMP|Mux24~2, MultiCycle, 1
instance = comp, \regALU|dt_out[7]\, regALU|dt_out[7], MultiCycle, 1
instance = comp, \MUXMemReg|salida[7]~4\, MUXMemReg|salida[7]~4, MultiCycle, 1
instance = comp, \REGFILE|MEM~107feeder\, REGFILE|MEM~107feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~107\, REGFILE|MEM~107, MultiCycle, 1
instance = comp, \REGFILE|MEM~314\, REGFILE|MEM~314, MultiCycle, 1
instance = comp, \REGFILE|MEM~315\, REGFILE|MEM~315, MultiCycle, 1
instance = comp, \REGFILE|MEM~316\, REGFILE|MEM~316, MultiCycle, 1
instance = comp, \regB|dt_out[7]\, regB|dt_out[7], MultiCycle, 1
instance = comp, \INSTREG|jump_out[6]\, INSTREG|jump_out[6], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[8]\, PROGCOUNT|addr_out[8], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[13]~14\, PROGCOUNT|addr_out[13]~14, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[13]\, PROGCOUNT|addr_out[13], MultiCycle, 1
instance = comp, \CONTROLU|IorD~4\, CONTROLU|IorD~4, MultiCycle, 1
instance = comp, \CONTROLU|IorD~9\, CONTROLU|IorD~9, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~14\, ADDRDEC|Equal0~14, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~15\, ADDRDEC|Equal0~15, MultiCycle, 1
instance = comp, \ALUCOMP|Mux16~1\, ALUCOMP|Mux16~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux16~0\, ALUCOMP|Mux16~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux16~2\, ALUCOMP|Mux16~2, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[15]~16\, PROGCOUNT|addr_out[15]~16, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[15]\, PROGCOUNT|addr_out[15], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[14]~15\, PROGCOUNT|addr_out[14]~15, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[14]\, PROGCOUNT|addr_out[14], MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~16\, ADDRDEC|Equal0~16, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~17\, ADDRDEC|Equal0~17, MultiCycle, 1
instance = comp, \regALU|dt_out[16]\, regALU|dt_out[16], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[16]~17\, PROGCOUNT|addr_out[16]~17, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[16]\, PROGCOUNT|addr_out[16], MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~18\, ADDRDEC|Equal0~18, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~19\, ADDRDEC|Equal0~19, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~22\, ADDRDEC|Equal0~22, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[27]~0\, PROGCOUNT|addr_out[27]~0, MultiCycle, 1
instance = comp, \INSTREG|jump_out[25]~feeder\, INSTREG|jump_out[25]~feeder, MultiCycle, 1
instance = comp, \INSTREG|jump_out[25]\, INSTREG|jump_out[25], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[27]\, PROGCOUNT|addr_out[27], MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~1\, ADDRDEC|Equal0~1, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~2\, ADDRDEC|Equal0~2, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~3\, ADDRDEC|Equal0~3, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[9]~10\, PROGCOUNT|addr_out[9]~10, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[9]\, PROGCOUNT|addr_out[9], MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~0\, ADDRDEC|Equal0~0, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~4\, ADDRDEC|Equal0~4, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[28]~feeder\, PROGCOUNT|addr_out[28]~feeder, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[28]\, PROGCOUNT|addr_out[28], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[5]~27\, PROGCOUNT|addr_out[5]~27, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[5]\, PROGCOUNT|addr_out[5], MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~27\, ADDRDEC|Equal0~27, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~28\, ADDRDEC|Equal0~28, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~23\, ADDRDEC|Equal0~23, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~24\, ADDRDEC|Equal0~24, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~25\, ADDRDEC|Equal0~25, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~26\, ADDRDEC|Equal0~26, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~30\, ADDRDEC|Equal0~30, MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~31\, ADDRDEC|Equal0~31, MultiCycle, 1
instance = comp, \ADDRDEC|Equal1~0\, ADDRDEC|Equal1~0, MultiCycle, 1
instance = comp, \MUXREAD|Mux27~0\, MUXREAD|Mux27~0, MultiCycle, 1
instance = comp, \MUXREAD|Mux25~0\, MUXREAD|Mux25~0, MultiCycle, 1
instance = comp, \MDR|dt_out[6]\, MDR|dt_out[6], MultiCycle, 1
instance = comp, \MUXMemReg|salida[6]~3\, MUXMemReg|salida[6]~3, MultiCycle, 1
instance = comp, \REGFILE|MEM~106\, REGFILE|MEM~106, MultiCycle, 1
instance = comp, \REGFILE|MEM~138\, REGFILE|MEM~138, MultiCycle, 1
instance = comp, \REGFILE|MEM~310\, REGFILE|MEM~310, MultiCycle, 1
instance = comp, \REGFILE|MEM~307\, REGFILE|MEM~307, MultiCycle, 1
instance = comp, \REGFILE|MEM~308\, REGFILE|MEM~308, MultiCycle, 1
instance = comp, \REGFILE|MEM~311\, REGFILE|MEM~311, MultiCycle, 1
instance = comp, \regB|dt_out[6]\, regB|dt_out[6], MultiCycle, 1
instance = comp, \INSTREG|jump_out[11]\, INSTREG|jump_out[11], MultiCycle, 1
instance = comp, \CONTROLU|Equal0~7\, CONTROLU|Equal0~7, MultiCycle, 1
instance = comp, \MUXRegDst|salida[0]~0\, MUXRegDst|salida[0]~0, MultiCycle, 1
instance = comp, \REGFILE|MEM~452\, REGFILE|MEM~452, MultiCycle, 1
instance = comp, \REGFILE|MEM~453\, REGFILE|MEM~453, MultiCycle, 1
instance = comp, \REGFILE|MEM~201\, REGFILE|MEM~201, MultiCycle, 1
instance = comp, \REGFILE|MEM~233\, REGFILE|MEM~233, MultiCycle, 1
instance = comp, \REGFILE|MEM~482\, REGFILE|MEM~482, MultiCycle, 1
instance = comp, \REGFILE|MEM~265\, REGFILE|MEM~265, MultiCycle, 1
instance = comp, \REGFILE|MEM~483\, REGFILE|MEM~483, MultiCycle, 1
instance = comp, \REGFILE|MEM~137\, REGFILE|MEM~137, MultiCycle, 1
instance = comp, \REGFILE|MEM~41\, REGFILE|MEM~41, MultiCycle, 1
instance = comp, \REGFILE|MEM~73\, REGFILE|MEM~73, MultiCycle, 1
instance = comp, \REGFILE|MEM~484\, REGFILE|MEM~484, MultiCycle, 1
instance = comp, \REGFILE|MEM~105\, REGFILE|MEM~105, MultiCycle, 1
instance = comp, \REGFILE|MEM~485\, REGFILE|MEM~485, MultiCycle, 1
instance = comp, \REGFILE|MEM~486\, REGFILE|MEM~486, MultiCycle, 1
instance = comp, \regA|dt_out[5]\, regA|dt_out[5], MultiCycle, 1
instance = comp, \MUXA|salida[5]~4\, MUXA|salida[5]~4, MultiCycle, 1
instance = comp, \ALUCOMP|Mux26~1\, ALUCOMP|Mux26~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux26~0\, ALUCOMP|Mux26~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux26~2\, ALUCOMP|Mux26~2, MultiCycle, 1
instance = comp, \regALU|dt_out[5]\, regALU|dt_out[5], MultiCycle, 1
instance = comp, \MUXMemReg|salida[5]~2\, MUXMemReg|salida[5]~2, MultiCycle, 1
instance = comp, \REGFILE|MEM~169\, REGFILE|MEM~169, MultiCycle, 1
instance = comp, \REGFILE|MEM~302\, REGFILE|MEM~302, MultiCycle, 1
instance = comp, \REGFILE|MEM~303\, REGFILE|MEM~303, MultiCycle, 1
instance = comp, \REGFILE|MEM~306\, REGFILE|MEM~306, MultiCycle, 1
instance = comp, \regB|dt_out[5]\, regB|dt_out[5], MultiCycle, 1
instance = comp, \MUXREAD|Mux27~1\, MUXREAD|Mux27~1, MultiCycle, 1
instance = comp, \MDR|dt_out[4]\, MDR|dt_out[4], MultiCycle, 1
instance = comp, \MUXMemReg|salida[4]~1\, MUXMemReg|salida[4]~1, MultiCycle, 1
instance = comp, \REGFILE|MEM~40\, REGFILE|MEM~40, MultiCycle, 1
instance = comp, \REGFILE|MEM~299\, REGFILE|MEM~299, MultiCycle, 1
instance = comp, \REGFILE|MEM~104\, REGFILE|MEM~104, MultiCycle, 1
instance = comp, \REGFILE|MEM~300\, REGFILE|MEM~300, MultiCycle, 1
instance = comp, \REGFILE|MEM~301\, REGFILE|MEM~301, MultiCycle, 1
instance = comp, \regB|dt_out[4]\, regB|dt_out[4], MultiCycle, 1
instance = comp, \INSTREG|jump_out[18]\, INSTREG|jump_out[18], MultiCycle, 1
instance = comp, \MUXMemReg|salida[2]~31\, MUXMemReg|salida[2]~31, MultiCycle, 1
instance = comp, \REGFILE|MEM~102\, REGFILE|MEM~102, MultiCycle, 1
instance = comp, \REGFILE|MEM~70\, REGFILE|MEM~70, MultiCycle, 1
instance = comp, \REGFILE|MEM~38\, REGFILE|MEM~38, MultiCycle, 1
instance = comp, \REGFILE|MEM~449\, REGFILE|MEM~449, MultiCycle, 1
instance = comp, \REGFILE|MEM~450\, REGFILE|MEM~450, MultiCycle, 1
instance = comp, \REGFILE|MEM~451\, REGFILE|MEM~451, MultiCycle, 1
instance = comp, \regB|dt_out[2]\, regB|dt_out[2], MultiCycle, 1
instance = comp, \key[4]~I\, key[4], MultiCycle, 1
instance = comp, \key[0]~I\, key[0], MultiCycle, 1
instance = comp, \key[7]~I\, key[7], MultiCycle, 1
instance = comp, \key[5]~I\, key[5], MultiCycle, 1
instance = comp, \key[2]~I\, key[2], MultiCycle, 1
instance = comp, \key[1]~I\, key[1], MultiCycle, 1
instance = comp, \MUXREAD|Mux30~6\, MUXREAD|Mux30~6, MultiCycle, 1
instance = comp, \MUXREAD|Mux30~3\, MUXREAD|Mux30~3, MultiCycle, 1
instance = comp, \MUXREAD|Mux30~14\, MUXREAD|Mux30~14, MultiCycle, 1
instance = comp, \MUXREAD|Mux30~13\, MUXREAD|Mux30~13, MultiCycle, 1
instance = comp, \MDR|dt_out[1]\, MDR|dt_out[1], MultiCycle, 1
instance = comp, \MUXMemReg|salida[1]~30\, MUXMemReg|salida[1]~30, MultiCycle, 1
instance = comp, \REGFILE|MEM~165\, REGFILE|MEM~165, MultiCycle, 1
instance = comp, \REGFILE|MEM~229\, REGFILE|MEM~229, MultiCycle, 1
instance = comp, \REGFILE|MEM~442\, REGFILE|MEM~442, MultiCycle, 1
instance = comp, \REGFILE|MEM~197\, REGFILE|MEM~197, MultiCycle, 1
instance = comp, \REGFILE|MEM~443\, REGFILE|MEM~443, MultiCycle, 1
instance = comp, \REGFILE|MEM~626\, REGFILE|MEM~626, MultiCycle, 1
instance = comp, \REGFILE|MEM~133\, REGFILE|MEM~133, MultiCycle, 1
instance = comp, \REGFILE|MEM~101feeder\, REGFILE|MEM~101feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~101\, REGFILE|MEM~101, MultiCycle, 1
instance = comp, \REGFILE|MEM~445\, REGFILE|MEM~445, MultiCycle, 1
instance = comp, \REGFILE|MEM~446\, REGFILE|MEM~446, MultiCycle, 1
instance = comp, \regB|dt_out[1]\, regB|dt_out[1], MultiCycle, 1
instance = comp, \INSTREG|jump_out[13]\, INSTREG|jump_out[13], MultiCycle, 1
instance = comp, \MUXRegDst|salida[2]~1\, MUXRegDst|salida[2]~1, MultiCycle, 1
instance = comp, \REGFILE|MEM~457\, REGFILE|MEM~457, MultiCycle, 1
instance = comp, \REGFILE|MEM~263\, REGFILE|MEM~263, MultiCycle, 1
instance = comp, \REGFILE|MEM~199\, REGFILE|MEM~199, MultiCycle, 1
instance = comp, \REGFILE|MEM~231\, REGFILE|MEM~231, MultiCycle, 1
instance = comp, \REGFILE|MEM~167\, REGFILE|MEM~167, MultiCycle, 1
instance = comp, \REGFILE|MEM~492\, REGFILE|MEM~492, MultiCycle, 1
instance = comp, \REGFILE|MEM~493\, REGFILE|MEM~493, MultiCycle, 1
instance = comp, \REGFILE|MEM~496\, REGFILE|MEM~496, MultiCycle, 1
instance = comp, \regA|dt_out[3]\, regA|dt_out[3], MultiCycle, 1
instance = comp, \MUXA|salida[3]~6\, MUXA|salida[3]~6, MultiCycle, 1
instance = comp, \ALUCOMP|Mux28~5\, ALUCOMP|Mux28~5, MultiCycle, 1
instance = comp, \ALUCOMP|Mux28~4\, ALUCOMP|Mux28~4, MultiCycle, 1
instance = comp, \ALUCOMP|Mux28~6\, ALUCOMP|Mux28~6, MultiCycle, 1
instance = comp, \regALU|dt_out[3]\, regALU|dt_out[3], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[3]~20\, PROGCOUNT|addr_out[3]~20, MultiCycle, 1
instance = comp, \INSTREG|func_out[1]\, INSTREG|func_out[1], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[3]\, PROGCOUNT|addr_out[3], MultiCycle, 1
instance = comp, \MUXPC|salida[3]~2\, MUXPC|salida[3]~2, MultiCycle, 1
instance = comp, \INSTREG|jump_out[22]~feeder\, INSTREG|jump_out[22]~feeder, MultiCycle, 1
instance = comp, \INSTREG|jump_out[22]\, INSTREG|jump_out[22], MultiCycle, 1
instance = comp, \REGFILE|MEM~499\, REGFILE|MEM~499, MultiCycle, 1
instance = comp, \REGFILE|MEM~627\, REGFILE|MEM~627, MultiCycle, 1
instance = comp, \REGFILE|MEM~134\, REGFILE|MEM~134, MultiCycle, 1
instance = comp, \REGFILE|MEM~500\, REGFILE|MEM~500, MultiCycle, 1
instance = comp, \REGFILE|MEM~166feeder\, REGFILE|MEM~166feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~166\, REGFILE|MEM~166, MultiCycle, 1
instance = comp, \REGFILE|MEM~230\, REGFILE|MEM~230, MultiCycle, 1
instance = comp, \REGFILE|MEM~497\, REGFILE|MEM~497, MultiCycle, 1
instance = comp, \REGFILE|MEM~262feeder\, REGFILE|MEM~262feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~262\, REGFILE|MEM~262, MultiCycle, 1
instance = comp, \REGFILE|MEM~498\, REGFILE|MEM~498, MultiCycle, 1
instance = comp, \REGFILE|MEM~501\, REGFILE|MEM~501, MultiCycle, 1
instance = comp, \regA|dt_out[2]\, regA|dt_out[2], MultiCycle, 1
instance = comp, \MUXA|salida[2]~7\, MUXA|salida[2]~7, MultiCycle, 1
instance = comp, \ALUCOMP|Mux29~0\, ALUCOMP|Mux29~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux29~2\, ALUCOMP|Mux29~2, MultiCycle, 1
instance = comp, \regALU|dt_out[2]\, regALU|dt_out[2], MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[2]~19\, PROGCOUNT|addr_out[2]~19, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[2]\, PROGCOUNT|addr_out[2], MultiCycle, 1
instance = comp, \MUXPC|salida[2]~0\, MUXPC|salida[2]~0, MultiCycle, 1
instance = comp, \INSTREG|func_out[3]\, INSTREG|func_out[3], MultiCycle, 1
instance = comp, \ALUCOMP|Mux28~2\, ALUCOMP|Mux28~2, MultiCycle, 1
instance = comp, \ALUCOMP|Mux28~3\, ALUCOMP|Mux28~3, MultiCycle, 1
instance = comp, \ALUCOMP|Mux30~1\, ALUCOMP|Mux30~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux30~2\, ALUCOMP|Mux30~2, MultiCycle, 1
instance = comp, \JUMPMUX|Mux30~0\, JUMPMUX|Mux30~0, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[1]\, PROGCOUNT|addr_out[1], MultiCycle, 1
instance = comp, \MUXPC|salida[1]~1\, MUXPC|salida[1]~1, MultiCycle, 1
instance = comp, \INSTREG|op_out[4]\, INSTREG|op_out[4], MultiCycle, 1
instance = comp, \INSTREG|op_out[3]~feeder\, INSTREG|op_out[3]~feeder, MultiCycle, 1
instance = comp, \INSTREG|op_out[3]\, INSTREG|op_out[3], MultiCycle, 1
instance = comp, \INSTREG|op_out[0]\, INSTREG|op_out[0], MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[0]~15\, CONTROLU|nxt_st[0]~15, MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[0]~16\, CONTROLU|nxt_st[0]~16, MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[0]\, CONTROLU|nxt_st[0], MultiCycle, 1
instance = comp, \CONTROLU|NextSt[0]~17\, CONTROLU|NextSt[0]~17, MultiCycle, 1
instance = comp, \CONTROLU|NextSt[0]~18\, CONTROLU|NextSt[0]~18, MultiCycle, 1
instance = comp, \NEWST|CS[0]\, NEWST|CS[0], MultiCycle, 1
instance = comp, \CONTROLU|Equal0~3\, CONTROLU|Equal0~3, MultiCycle, 1
instance = comp, \ALUCONTRL|op[2]\, ALUCONTRL|op[2], MultiCycle, 1
instance = comp, \ALUCOMP|Mux28~0\, ALUCOMP|Mux28~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux28~1\, ALUCOMP|Mux28~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux31~1\, ALUCOMP|Mux31~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux31~0\, ALUCOMP|Mux31~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux31~2\, ALUCOMP|Mux31~2, MultiCycle, 1
instance = comp, \regALU|dt_out[0]\, regALU|dt_out[0], MultiCycle, 1
instance = comp, \JUMPMUX|Mux31~0\, JUMPMUX|Mux31~0, MultiCycle, 1
instance = comp, \PROGCOUNT|addr_out[0]\, PROGCOUNT|addr_out[0], MultiCycle, 1
instance = comp, \MUXPC|salida[0]~3\, MUXPC|salida[0]~3, MultiCycle, 1
instance = comp, \INSTREG|jump_out[17]~feeder\, INSTREG|jump_out[17]~feeder, MultiCycle, 1
instance = comp, \INSTREG|jump_out[17]\, INSTREG|jump_out[17], MultiCycle, 1
instance = comp, \MUXMemReg|salida[0]~0\, MUXMemReg|salida[0]~0, MultiCycle, 1
instance = comp, \REGFILE|MEM~624\, REGFILE|MEM~624, MultiCycle, 1
instance = comp, \REGFILE|MEM~132\, REGFILE|MEM~132, MultiCycle, 1
instance = comp, \REGFILE|MEM~622\, REGFILE|MEM~622, MultiCycle, 1
instance = comp, \REGFILE|MEM~100\, REGFILE|MEM~100, MultiCycle, 1
instance = comp, \REGFILE|MEM~295\, REGFILE|MEM~295, MultiCycle, 1
instance = comp, \REGFILE|MEM~196feeder\, REGFILE|MEM~196feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~196\, REGFILE|MEM~196, MultiCycle, 1
instance = comp, \REGFILE|MEM~228feeder\, REGFILE|MEM~228feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~228\, REGFILE|MEM~228, MultiCycle, 1
instance = comp, \REGFILE|MEM~164feeder\, REGFILE|MEM~164feeder, MultiCycle, 1
instance = comp, \REGFILE|MEM~164\, REGFILE|MEM~164, MultiCycle, 1
instance = comp, \REGFILE|MEM~292\, REGFILE|MEM~292, MultiCycle, 1
instance = comp, \REGFILE|MEM~293\, REGFILE|MEM~293, MultiCycle, 1
instance = comp, \REGFILE|MEM~296\, REGFILE|MEM~296, MultiCycle, 1
instance = comp, \regB|dt_out[0]\, regB|dt_out[0], MultiCycle, 1
instance = comp, \INSTREG|op_out[2]\, INSTREG|op_out[2], MultiCycle, 1
instance = comp, \INSTREG|op_out[5]\, INSTREG|op_out[5], MultiCycle, 1
instance = comp, \INSTREG|op_out[1]\, INSTREG|op_out[1], MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[1]~12\, CONTROLU|nxt_st[1]~12, MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[2]~10\, CONTROLU|nxt_st[2]~10, MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[1]~13\, CONTROLU|nxt_st[1]~13, MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[1]~14\, CONTROLU|nxt_st[1]~14, MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[1]\, CONTROLU|nxt_st[1], MultiCycle, 1
instance = comp, \CONTROLU|NextSt[1]~19\, CONTROLU|NextSt[1]~19, MultiCycle, 1
instance = comp, \NEWST|CS[1]\, NEWST|CS[1], MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[2]~7\, CONTROLU|nxt_st[2]~7, MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[2]~8\, CONTROLU|nxt_st[2]~8, MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[2]~9\, CONTROLU|nxt_st[2]~9, MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[2]~11\, CONTROLU|nxt_st[2]~11, MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[2]\, CONTROLU|nxt_st[2], MultiCycle, 1
instance = comp, \CONTROLU|NextSt~10\, CONTROLU|NextSt~10, MultiCycle, 1
instance = comp, \CONTROLU|NextSt~21\, CONTROLU|NextSt~21, MultiCycle, 1
instance = comp, \NEWST|CS[2]\, NEWST|CS[2], MultiCycle, 1
instance = comp, \CONTROLU|nxt_st[3]\, CONTROLU|nxt_st[3], MultiCycle, 1
instance = comp, \CONTROLU|NextSt[3]~14\, CONTROLU|NextSt[3]~14, MultiCycle, 1
instance = comp, \CONTROLU|NextSt[3]~22\, CONTROLU|NextSt[3]~22, MultiCycle, 1
instance = comp, \NEWST|CS[3]\, NEWST|CS[3], MultiCycle, 1
instance = comp, \CONTROLU|Equal0~1\, CONTROLU|Equal0~1, MultiCycle, 1
instance = comp, \MUXB|Mux16~1\, MUXB|Mux16~1, MultiCycle, 1
instance = comp, \MUXB|Mux23~0\, MUXB|Mux23~0, MultiCycle, 1
instance = comp, \MUXA|salida[8]~1\, MUXA|salida[8]~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux23~0\, ALUCOMP|Mux23~0, MultiCycle, 1
instance = comp, \ALUCOMP|Mux23~1\, ALUCOMP|Mux23~1, MultiCycle, 1
instance = comp, \ALUCOMP|Mux23~2\, ALUCOMP|Mux23~2, MultiCycle, 1
instance = comp, \regALU|dt_out[8]\, regALU|dt_out[8], MultiCycle, 1
instance = comp, \ADDRDEC|Equal0~32\, ADDRDEC|Equal0~32, MultiCycle, 1
instance = comp, \ADDRDEC|writeMemory~0\, ADDRDEC|writeMemory~0, MultiCycle, 1
instance = comp, \INSTREG|jump_out[16]\, INSTREG|jump_out[16], MultiCycle, 1
instance = comp, \REGFILE|MEM~437\, REGFILE|MEM~437, MultiCycle, 1
instance = comp, \REGFILE|MEM~438\, REGFILE|MEM~438, MultiCycle, 1
instance = comp, \REGFILE|MEM~441\, REGFILE|MEM~441, MultiCycle, 1
instance = comp, \regB|dt_out[3]\, regB|dt_out[3], MultiCycle, 1
instance = comp, \ADDRDEC|dev1~0\, ADDRDEC|dev1~0, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[3]\, REG7SEG|dt_out[3], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[0]\, REG7SEG|dt_out[0], MultiCycle, 1
instance = comp, \SEG7WR|Equal0~11\, SEG7WR|Equal0~11, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[25]\, REG7SEG|dt_out[25], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[26]\, REG7SEG|dt_out[26], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[27]~feeder\, REG7SEG|dt_out[27]~feeder, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[27]\, REG7SEG|dt_out[27], MultiCycle, 1
instance = comp, \SEG7WR|Equal0~8\, SEG7WR|Equal0~8, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[31]\, REG7SEG|dt_out[31], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[28]\, REG7SEG|dt_out[28], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[30]\, REG7SEG|dt_out[30], MultiCycle, 1
instance = comp, \SEG7WR|Equal0~9\, SEG7WR|Equal0~9, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[22]\, REG7SEG|dt_out[22], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[20]\, REG7SEG|dt_out[20], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[21]\, REG7SEG|dt_out[21], MultiCycle, 1
instance = comp, \SEG7WR|Equal0~7\, SEG7WR|Equal0~7, MultiCycle, 1
instance = comp, \SEG7WR|Equal0~10\, SEG7WR|Equal0~10, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[2]~feeder\, REG7SEG|dt_out[2]~feeder, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[2]\, REG7SEG|dt_out[2], MultiCycle, 1
instance = comp, \SEG7WR|Equal4~0\, SEG7WR|Equal4~0, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[1]~feeder\, REG7SEG|dt_out[1]~feeder, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[1]\, REG7SEG|dt_out[1], MultiCycle, 1
instance = comp, \SEG7WR|Equal1~0\, SEG7WR|Equal1~0, MultiCycle, 1
instance = comp, \SEG7WR|Equal12~0\, SEG7WR|Equal12~0, MultiCycle, 1
instance = comp, \SEG7WR|WideOr6~0\, SEG7WR|WideOr6~0, MultiCycle, 1
instance = comp, \SEG7WR|WideOr6\, SEG7WR|WideOr6, MultiCycle, 1
instance = comp, \SEG7WR|Equal14~0\, SEG7WR|Equal14~0, MultiCycle, 1
instance = comp, \SEG7WR|Equal0~13\, SEG7WR|Equal0~13, MultiCycle, 1
instance = comp, \SEG7WR|Equal11~0\, SEG7WR|Equal11~0, MultiCycle, 1
instance = comp, \SEG7WR|WideOr4~0\, SEG7WR|WideOr4~0, MultiCycle, 1
instance = comp, \SEG7WR|WideOr5~0\, SEG7WR|WideOr5~0, MultiCycle, 1
instance = comp, \SEG7WR|WideOr5~1\, SEG7WR|WideOr5~1, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[13]~feeder\, REG7SEG|dt_out[13]~feeder, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[13]\, REG7SEG|dt_out[13], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[15]\, REG7SEG|dt_out[15], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[14]\, REG7SEG|dt_out[14], MultiCycle, 1
instance = comp, \SEG7WR|Equal0~4\, SEG7WR|Equal0~4, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[7]~feeder\, REG7SEG|dt_out[7]~feeder, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[7]\, REG7SEG|dt_out[7], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[5]\, REG7SEG|dt_out[5], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[4]~feeder\, REG7SEG|dt_out[4]~feeder, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[4]\, REG7SEG|dt_out[4], MultiCycle, 1
instance = comp, \SEG7WR|Equal0~2\, SEG7WR|Equal0~2, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[16]~feeder\, REG7SEG|dt_out[16]~feeder, MultiCycle, 1
instance = comp, \REG7SEG|dt_out[16]\, REG7SEG|dt_out[16], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[19]\, REG7SEG|dt_out[19], MultiCycle, 1
instance = comp, \REG7SEG|dt_out[17]\, REG7SEG|dt_out[17], MultiCycle, 1
instance = comp, \SEG7WR|Equal0~5\, SEG7WR|Equal0~5, MultiCycle, 1
instance = comp, \SEG7WR|Equal0~6\, SEG7WR|Equal0~6, MultiCycle, 1
instance = comp, \SEG7WR|Equal2~0\, SEG7WR|Equal2~0, MultiCycle, 1
instance = comp, \SEG7WR|Equal2~1\, SEG7WR|Equal2~1, MultiCycle, 1
instance = comp, \SEG7WR|WideOr4\, SEG7WR|WideOr4, MultiCycle, 1
instance = comp, \SEG7WR|WideOr0~0\, SEG7WR|WideOr0~0, MultiCycle, 1
instance = comp, \SEG7WR|WideOr3\, SEG7WR|WideOr3, MultiCycle, 1
instance = comp, \SEG7WR|WideOr2~0\, SEG7WR|WideOr2~0, MultiCycle, 1
instance = comp, \SEG7WR|WideOr2~1\, SEG7WR|WideOr2~1, MultiCycle, 1
instance = comp, \SEG7WR|WideOr1~2\, SEG7WR|WideOr1~2, MultiCycle, 1
instance = comp, \SEG7WR|WideOr1~3\, SEG7WR|WideOr1~3, MultiCycle, 1
instance = comp, \SEG7WR|WideOr1\, SEG7WR|WideOr1, MultiCycle, 1
instance = comp, \SEG7WR|Equal0~12\, SEG7WR|Equal0~12, MultiCycle, 1
instance = comp, \SEG7WR|WideOr0\, SEG7WR|WideOr0, MultiCycle, 1
instance = comp, \seg7exit[0]~I\, seg7exit[0], MultiCycle, 1
instance = comp, \seg7exit[1]~I\, seg7exit[1], MultiCycle, 1
instance = comp, \seg7exit[2]~I\, seg7exit[2], MultiCycle, 1
instance = comp, \seg7exit[3]~I\, seg7exit[3], MultiCycle, 1
instance = comp, \seg7exit[4]~I\, seg7exit[4], MultiCycle, 1
instance = comp, \seg7exit[5]~I\, seg7exit[5], MultiCycle, 1
instance = comp, \seg7exit[6]~I\, seg7exit[6], MultiCycle, 1
