{
    "components": [
        "topEntity"
    ],
    "flags": [
        20,
        20
    ],
    "hash": "023a1af22da93022f579319b7e8cc267f223ecea69c56aa7003ab8df5a2c9d59",
    "dependencies": {
        "transitive": []
    },
    "version": "unstable",
    "files": [
        {
            "name": "AddressComparator_topEntity_types.vhdl",
            "sha256": "e6acb1d1f40e2124f3980392134c6e372092b4d5c5900c4d11ad68fd39318cb5"
        },
        {
            "name": "topEntity.vhdl",
            "sha256": "2745245ad957b73ff85eb069f9ef0122b77f39106a5fb231e6892733929eb164"
        }
    ],
    "top_component": {
        "ports_flat": [
            {
                "direction": "in",
                "width": 34,
                "name": "addr1",
                "is_clock": false,
                "type_name": "std_logic_vector(33 downto 0)"
            },
            {
                "direction": "in",
                "width": 34,
                "name": "addr2",
                "is_clock": false,
                "type_name": "std_logic_vector(33 downto 0)"
            },
            {
                "direction": "out",
                "width": 1,
                "name": "result",
                "is_clock": false,
                "type_name": "boolean"
            }
        ],
        "name": "topEntity"
    },
    "domains": {
        "System": {
            "period": 10000,
            "init_behavior": "Defined",
            "reset_kind": "Asynchronous",
            "active_edge": "Rising",
            "reset_polarity": "ActiveHigh"
        },
        "XilinxSystem": {
            "period": 10000,
            "init_behavior": "Defined",
            "reset_kind": "Synchronous",
            "active_edge": "Rising",
            "reset_polarity": "ActiveHigh"
        },
        "IntelSystem": {
            "period": 10000,
            "init_behavior": "Defined",
            "reset_kind": "Asynchronous",
            "active_edge": "Rising",
            "reset_polarity": "ActiveHigh"
        }
    }
}