// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CGX150DF31I7AD Package FBGA896
// 

//
// This file contains Fast Corner delays for the design using part EP4CGX150DF31I7AD,
// with speed grade M, core voltage 1.2VmV, and temperature -40 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "memoryfile")
  (DATE "11/29/2020 22:02:15")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (916:916:916) (1024:1024:1024))
        (IOPATH i o (1539:1539:1539) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (884:884:884) (969:969:969))
        (IOPATH i o (1527:1527:1527) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (918:918:918) (1022:1022:1022))
        (IOPATH i o (1529:1529:1529) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (904:904:904) (1008:1008:1008))
        (IOPATH i o (1539:1539:1539) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (919:919:919) (1028:1028:1028))
        (IOPATH i o (1539:1539:1539) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1875:1875:1875) (2100:2100:2100))
        (IOPATH i o (1499:1499:1499) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1283:1283:1283) (1423:1423:1423))
        (IOPATH i o (1489:1489:1489) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1274:1274:1274) (1420:1420:1420))
        (IOPATH i o (1549:1549:1549) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1926:1926:1926) (2152:2152:2152))
        (IOPATH i o (1499:1499:1499) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (825:825:825) (918:918:918))
        (IOPATH i o (1537:1537:1537) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (655:655:655) (720:720:720))
        (IOPATH i o (1537:1537:1537) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (737:737:737) (802:802:802))
        (IOPATH i o (1547:1547:1547) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (902:902:902) (1006:1006:1006))
        (IOPATH i o (1529:1529:1529) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (381:381:381) (414:414:414))
        (IOPATH i o (1567:1567:1567) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (392:392:392) (431:431:431))
        (IOPATH i o (1557:1557:1557) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1623:1623:1623) (1805:1805:1805))
        (IOPATH i o (2345:2345:2345) (2409:2409:2409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1843:1843:1843) (2060:2060:2060))
        (IOPATH i o (1529:1529:1529) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (976:976:976) (1102:1102:1102))
        (IOPATH i o (1489:1489:1489) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (953:953:953) (1039:1039:1039))
        (IOPATH i o (1547:1547:1547) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (887:887:887) (972:972:972))
        (IOPATH i o (1557:1557:1557) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (537:537:537) (597:597:597))
        (IOPATH i o (1557:1557:1557) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (394:394:394) (431:431:431))
        (IOPATH i o (1567:1567:1567) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1050:1050:1050) (1173:1173:1173))
        (IOPATH i o (1549:1549:1549) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1035:1035:1035) (1152:1152:1152))
        (IOPATH i o (1539:1539:1539) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (802:802:802) (898:898:898))
        (IOPATH i o (1547:1547:1547) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1550:1550:1550) (1718:1718:1718))
        (IOPATH i o (1539:1539:1539) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1525:1525:1525) (1688:1688:1688))
        (IOPATH i o (1509:1509:1509) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (394:394:394) (432:432:432))
        (IOPATH i o (1547:1547:1547) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (908:908:908) (1012:1012:1012))
        (IOPATH i o (1519:1519:1519) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (857:857:857) (929:929:929))
        (IOPATH i o (1527:1527:1527) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (599:599:599) (675:675:675))
        (IOPATH i o (1499:1499:1499) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (529:529:529) (583:583:583))
        (IOPATH i o (1557:1557:1557) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (701:701:701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (195:195:195) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (300:300:300) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (842:842:842) (765:765:765))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE we\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (300:300:300) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1201:1201:1201))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1287:1287:1287) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (290:290:290) (661:661:661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (300:300:300) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2197w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1809:1809:1809) (2022:2022:2022))
        (PORT datab (878:878:878) (791:791:791))
        (PORT datac (1105:1105:1105) (984:984:984))
        (PORT datad (1781:1781:1781) (1985:1985:1985))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (290:290:290) (661:661:661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (280:280:280) (651:651:651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (290:290:290) (661:661:661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (290:290:290) (661:661:661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (280:280:280) (651:651:651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (300:300:300) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (330:330:330) (701:701:701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (270:270:270) (641:641:641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (310:310:310) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (320:320:320) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (340:340:340) (711:711:711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (300:300:300) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (290:290:290) (661:661:661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2420:2420:2420))
        (PORT clk (1320:1320:1320) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2725:2725:2725))
        (PORT d[1] (2152:2152:2152) (2414:2414:2414))
        (PORT d[2] (3285:3285:3285) (3695:3695:3695))
        (PORT d[3] (2236:2236:2236) (2510:2510:2510))
        (PORT d[4] (3370:3370:3370) (3817:3817:3817))
        (PORT d[5] (2097:2097:2097) (2352:2352:2352))
        (PORT d[6] (2743:2743:2743) (3100:3100:3100))
        (PORT d[7] (2406:2406:2406) (2700:2700:2700))
        (PORT d[8] (3189:3189:3189) (3612:3612:3612))
        (PORT d[9] (2938:2938:2938) (3322:3322:3322))
        (PORT d[10] (2819:2819:2819) (3184:3184:3184))
        (PORT d[11] (3063:3063:3063) (3462:3462:3462))
        (PORT d[12] (2257:2257:2257) (2532:2532:2532))
        (PORT clk (1318:1318:1318) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2921:2921:2921))
        (PORT clk (1318:1318:1318) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1305:1305:1305))
        (PORT d[0] (2855:2855:2855) (3175:3175:3175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2959:2959:2959))
        (PORT d[1] (2143:2143:2143) (2402:2402:2402))
        (PORT d[2] (3310:3310:3310) (3728:3728:3728))
        (PORT d[3] (2237:2237:2237) (2511:2511:2511))
        (PORT d[4] (3360:3360:3360) (3805:3805:3805))
        (PORT d[5] (2098:2098:2098) (2353:2353:2353))
        (PORT d[6] (2744:2744:2744) (3101:3101:3101))
        (PORT d[7] (2407:2407:2407) (2701:2701:2701))
        (PORT d[8] (3190:3190:3190) (3613:3613:3613))
        (PORT d[9] (2939:2939:2939) (3323:3323:3323))
        (PORT d[10] (2820:2820:2820) (3185:3185:3185))
        (PORT d[11] (3064:3064:3064) (3463:3463:3463))
        (PORT d[12] (2258:2258:2258) (2533:2533:2533))
        (PORT clk (1277:1277:1277) (1264:1264:1264))
        (PORT ena (2851:2851:2851) (3197:3197:3197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1264:1264:1264))
        (PORT d[0] (2851:2851:2851) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1797:1797:1797) (2000:2000:2000))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1201:1201:1201))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1287:1287:1287) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2177w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1810:1810:1810) (2023:2023:2023))
        (PORT datab (877:877:877) (790:790:790))
        (PORT datac (1105:1105:1105) (984:984:984))
        (PORT datad (1781:1781:1781) (1985:1985:1985))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2274:2274:2274))
        (PORT clk (1353:1353:1353) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2751:2751:2751))
        (PORT d[1] (2822:2822:2822) (3182:3182:3182))
        (PORT d[2] (2955:2955:2955) (3332:3332:3332))
        (PORT d[3] (2845:2845:2845) (3208:3208:3208))
        (PORT d[4] (2861:2861:2861) (3226:3226:3226))
        (PORT d[5] (2874:2874:2874) (3242:3242:3242))
        (PORT d[6] (2700:2700:2700) (3041:3041:3041))
        (PORT d[7] (2589:2589:2589) (2908:2908:2908))
        (PORT d[8] (2989:2989:2989) (3367:3367:3367))
        (PORT d[9] (2879:2879:2879) (3249:3249:3249))
        (PORT d[10] (2621:2621:2621) (2962:2962:2962))
        (PORT d[11] (2029:2029:2029) (2275:2275:2275))
        (PORT d[12] (2446:2446:2446) (2749:2749:2749))
        (PORT clk (1351:1351:1351) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2950:2950:2950))
        (PORT clk (1351:1351:1351) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1339:1339:1339))
        (PORT d[0] (2929:2929:2929) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2735:2735:2735))
        (PORT d[1] (2672:2672:2672) (3026:3026:3026))
        (PORT d[2] (3119:3119:3119) (3506:3506:3506))
        (PORT d[3] (2846:2846:2846) (3209:3209:3209))
        (PORT d[4] (2874:2874:2874) (3235:3235:3235))
        (PORT d[5] (2875:2875:2875) (3243:3243:3243))
        (PORT d[6] (2701:2701:2701) (3042:3042:3042))
        (PORT d[7] (2590:2590:2590) (2909:2909:2909))
        (PORT d[8] (2990:2990:2990) (3368:3368:3368))
        (PORT d[9] (2880:2880:2880) (3250:3250:3250))
        (PORT d[10] (2622:2622:2622) (2963:2963:2963))
        (PORT d[11] (2030:2030:2030) (2276:2276:2276))
        (PORT d[12] (2447:2447:2447) (2750:2750:2750))
        (PORT clk (1310:1310:1310) (1298:1298:1298))
        (PORT ena (2659:2659:2659) (2992:2992:2992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1298:1298:1298))
        (PORT d[0] (2659:2659:2659) (2992:2992:2992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2893:2893:2893) (3313:3313:3313))
        (PORT datab (347:347:347) (408:408:408))
        (PORT datac (1968:1968:1968) (2241:2241:2241))
        (PORT datad (634:634:634) (722:722:722))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2137w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (2028:2028:2028))
        (PORT datab (867:867:867) (783:783:783))
        (PORT datac (1108:1108:1108) (986:986:986))
        (PORT datad (1785:1785:1785) (1989:1989:1989))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2340:2340:2340))
        (PORT clk (1393:1393:1393) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2706:2706:2706))
        (PORT d[1] (2505:2505:2505) (2823:2823:2823))
        (PORT d[2] (3719:3719:3719) (4232:4232:4232))
        (PORT d[3] (2491:2491:2491) (2807:2807:2807))
        (PORT d[4] (3902:3902:3902) (4441:4441:4441))
        (PORT d[5] (2503:2503:2503) (2829:2829:2829))
        (PORT d[6] (2674:2674:2674) (3013:3013:3013))
        (PORT d[7] (2314:2314:2314) (2592:2592:2592))
        (PORT d[8] (3408:3408:3408) (3878:3878:3878))
        (PORT d[9] (3244:3244:3244) (3663:3663:3663))
        (PORT d[10] (2487:2487:2487) (2796:2796:2796))
        (PORT d[11] (3318:3318:3318) (3744:3744:3744))
        (PORT d[12] (3389:3389:3389) (3833:3833:3833))
        (PORT clk (1391:1391:1391) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2290:2290:2290))
        (PORT clk (1391:1391:1391) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1376:1376:1376))
        (PORT d[0] (2330:2330:2330) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2562:2562:2562))
        (PORT d[1] (2652:2652:2652) (2984:2984:2984))
        (PORT d[2] (3702:3702:3702) (4204:4204:4204))
        (PORT d[3] (2492:2492:2492) (2808:2808:2808))
        (PORT d[4] (3748:3748:3748) (4268:4268:4268))
        (PORT d[5] (2504:2504:2504) (2830:2830:2830))
        (PORT d[6] (2675:2675:2675) (3014:3014:3014))
        (PORT d[7] (2315:2315:2315) (2593:2593:2593))
        (PORT d[8] (3409:3409:3409) (3879:3879:3879))
        (PORT d[9] (3245:3245:3245) (3664:3664:3664))
        (PORT d[10] (2488:2488:2488) (2797:2797:2797))
        (PORT d[11] (3319:3319:3319) (3745:3745:3745))
        (PORT d[12] (3390:3390:3390) (3834:3834:3834))
        (PORT clk (1350:1350:1350) (1335:1335:1335))
        (PORT ena (2967:2967:2967) (3343:3343:3343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1335:1335:1335))
        (PORT d[0] (2967:2967:2967) (3343:3343:3343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2157w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1811:1811:1811) (2024:2024:2024))
        (PORT datab (874:874:874) (788:788:788))
        (PORT datac (1106:1106:1106) (985:985:985))
        (PORT datad (1782:1782:1782) (1986:1986:1986))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2631:2631:2631))
        (PORT clk (1335:1335:1335) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2891:2891:2891))
        (PORT d[1] (2681:2681:2681) (3019:3019:3019))
        (PORT d[2] (3130:3130:3130) (3527:3527:3527))
        (PORT d[3] (2104:2104:2104) (2371:2371:2371))
        (PORT d[4] (3182:3182:3182) (3591:3591:3591))
        (PORT d[5] (3041:3041:3041) (3427:3427:3427))
        (PORT d[6] (2734:2734:2734) (3090:3090:3090))
        (PORT d[7] (2417:2417:2417) (2712:2712:2712))
        (PORT d[8] (3009:3009:3009) (3391:3391:3391))
        (PORT d[9] (2768:2768:2768) (3119:3119:3119))
        (PORT d[10] (2665:2665:2665) (3020:3020:3020))
        (PORT d[11] (2207:2207:2207) (2473:2473:2473))
        (PORT d[12] (2275:2275:2275) (2559:2559:2559))
        (PORT clk (1333:1333:1333) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (3179:3179:3179))
        (PORT clk (1333:1333:1333) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1320:1320:1320))
        (PORT d[0] (3123:3123:3123) (3458:3458:3458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2737:2737:2737))
        (PORT d[1] (2836:2836:2836) (3202:3202:3202))
        (PORT d[2] (3283:3283:3283) (3694:3694:3694))
        (PORT d[3] (2105:2105:2105) (2372:2372:2372))
        (PORT d[4] (3189:3189:3189) (3610:3610:3610))
        (PORT d[5] (3042:3042:3042) (3428:3428:3428))
        (PORT d[6] (2735:2735:2735) (3091:3091:3091))
        (PORT d[7] (2418:2418:2418) (2713:2713:2713))
        (PORT d[8] (3010:3010:3010) (3392:3392:3392))
        (PORT d[9] (2769:2769:2769) (3120:3120:3120))
        (PORT d[10] (2666:2666:2666) (3021:3021:3021))
        (PORT d[11] (2208:2208:2208) (2474:2474:2474))
        (PORT d[12] (2276:2276:2276) (2560:2560:2560))
        (PORT clk (1292:1292:1292) (1279:1279:1279))
        (PORT ena (2711:2711:2711) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1279:1279:1279))
        (PORT d[0] (2711:2711:2711) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2883:2883:2883) (3300:3300:3300))
        (PORT datab (1974:1974:1974) (2247:2247:2247))
        (PORT datac (1076:1076:1076) (1206:1206:1206))
        (PORT datad (486:486:486) (556:556:556))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1201:1201:1201))
        (PORT asdata (1913:1913:1913) (2090:2090:2090))
        (PORT ena (1287:1287:1287) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2147w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1812:1812:1812) (2025:2025:2025))
        (PORT datab (872:872:872) (786:786:786))
        (PORT datac (1107:1107:1107) (985:985:985))
        (PORT datad (1783:1783:1783) (1987:1987:1987))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2335:2335:2335))
        (PORT clk (1372:1372:1372) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3988:3988:3988))
        (PORT d[1] (3019:3019:3019) (3408:3408:3408))
        (PORT d[2] (3504:3504:3504) (3989:3989:3989))
        (PORT d[3] (2646:2646:2646) (2977:2977:2977))
        (PORT d[4] (4121:4121:4121) (4709:4709:4709))
        (PORT d[5] (2840:2840:2840) (3223:3223:3223))
        (PORT d[6] (2938:2938:2938) (3309:3309:3309))
        (PORT d[7] (2307:2307:2307) (2583:2583:2583))
        (PORT d[8] (3202:3202:3202) (3655:3655:3655))
        (PORT d[9] (3588:3588:3588) (4049:4049:4049))
        (PORT d[10] (2485:2485:2485) (2795:2795:2795))
        (PORT d[11] (3143:3143:3143) (3553:3553:3553))
        (PORT d[12] (3050:3050:3050) (3453:3453:3453))
        (PORT clk (1370:1370:1370) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2259:2259:2259))
        (PORT clk (1370:1370:1370) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1356:1356:1356))
        (PORT d[0] (2294:2294:2294) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3378:3378:3378) (3807:3807:3807))
        (PORT d[1] (3030:3030:3030) (3422:3422:3422))
        (PORT d[2] (3515:3515:3515) (4008:4008:4008))
        (PORT d[3] (2647:2647:2647) (2978:2978:2978))
        (PORT d[4] (4115:4115:4115) (4693:4693:4693))
        (PORT d[5] (2841:2841:2841) (3224:3224:3224))
        (PORT d[6] (2939:2939:2939) (3310:3310:3310))
        (PORT d[7] (2308:2308:2308) (2584:2584:2584))
        (PORT d[8] (3203:3203:3203) (3656:3656:3656))
        (PORT d[9] (3589:3589:3589) (4050:4050:4050))
        (PORT d[10] (2486:2486:2486) (2796:2796:2796))
        (PORT d[11] (3144:3144:3144) (3554:3554:3554))
        (PORT d[12] (3051:3051:3051) (3454:3454:3454))
        (PORT clk (1329:1329:1329) (1315:1315:1315))
        (PORT ena (3020:3020:3020) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1315:1315:1315))
        (PORT d[0] (3020:3020:3020) (3418:3418:3418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2120w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1817:1817:1817) (2031:2031:2031))
        (PORT datab (862:862:862) (778:778:778))
        (PORT datac (1109:1109:1109) (988:988:988))
        (PORT datad (1787:1787:1787) (1992:1992:1992))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2627:2627:2627))
        (PORT clk (1341:1341:1341) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2523:2523:2523))
        (PORT d[1] (2694:2694:2694) (3042:3042:3042))
        (PORT d[2] (3133:3133:3133) (3532:3532:3532))
        (PORT d[3] (2405:2405:2405) (2705:2705:2705))
        (PORT d[4] (3176:3176:3176) (3591:3591:3591))
        (PORT d[5] (3040:3040:3040) (3426:3426:3426))
        (PORT d[6] (2861:2861:2861) (3231:3231:3231))
        (PORT d[7] (2407:2407:2407) (2699:2699:2699))
        (PORT d[8] (3016:3016:3016) (3413:3413:3413))
        (PORT d[9] (2889:2889:2889) (3267:3267:3267))
        (PORT d[10] (2654:2654:2654) (3000:3000:3000))
        (PORT d[11] (2213:2213:2213) (2483:2483:2483))
        (PORT d[12] (2295:2295:2295) (2585:2585:2585))
        (PORT clk (1339:1339:1339) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (4603:4603:4603))
        (PORT clk (1339:1339:1339) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1326:1326:1326))
        (PORT d[0] (4353:4353:4353) (4882:4882:4882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2535:2535:2535))
        (PORT d[1] (2695:2695:2695) (3043:3043:3043))
        (PORT d[2] (3125:3125:3125) (3512:3512:3512))
        (PORT d[3] (2406:2406:2406) (2706:2706:2706))
        (PORT d[4] (3167:3167:3167) (3579:3579:3579))
        (PORT d[5] (3041:3041:3041) (3427:3427:3427))
        (PORT d[6] (2862:2862:2862) (3232:3232:3232))
        (PORT d[7] (2408:2408:2408) (2700:2700:2700))
        (PORT d[8] (3017:3017:3017) (3414:3414:3414))
        (PORT d[9] (2890:2890:2890) (3268:3268:3268))
        (PORT d[10] (2655:2655:2655) (3001:3001:3001))
        (PORT d[11] (2214:2214:2214) (2484:2484:2484))
        (PORT d[12] (2296:2296:2296) (2586:2586:2586))
        (PORT clk (1298:1298:1298) (1285:1285:1285))
        (PORT ena (2710:2710:2710) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1285:1285:1285))
        (PORT d[0] (2710:2710:2710) (3042:3042:3042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2888:2888:2888) (3307:3307:3307))
        (PORT datab (1981:1981:1981) (2256:2256:2256))
        (PORT datac (740:740:740) (810:810:810))
        (PORT datad (496:496:496) (575:575:575))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (101:101:101) (126:126:126))
        (PORT datac (1851:1851:1851) (2115:2115:2115))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2187w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1810:1810:1810) (2023:2023:2023))
        (PORT datab (875:875:875) (789:789:789))
        (PORT datac (1106:1106:1106) (984:984:984))
        (PORT datad (1782:1782:1782) (1985:1985:1985))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2311:2311:2311))
        (PORT clk (1391:1391:1391) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2437:2437:2437) (2732:2732:2732))
        (PORT d[1] (2817:2817:2817) (3182:3182:3182))
        (PORT d[2] (3702:3702:3702) (4210:4210:4210))
        (PORT d[3] (2487:2487:2487) (2806:2806:2806))
        (PORT d[4] (4071:4071:4071) (4640:4640:4640))
        (PORT d[5] (2646:2646:2646) (2994:2994:2994))
        (PORT d[6] (2940:2940:2940) (3306:3306:3306))
        (PORT d[7] (2298:2298:2298) (2576:2576:2576))
        (PORT d[8] (3248:3248:3248) (3699:3699:3699))
        (PORT d[9] (3401:3401:3401) (3838:3838:3838))
        (PORT d[10] (2480:2480:2480) (2789:2789:2789))
        (PORT d[11] (3312:3312:3312) (3738:3738:3738))
        (PORT d[12] (3364:3364:3364) (3803:3803:3803))
        (PORT clk (1389:1389:1389) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3465:3465:3465))
        (PORT clk (1389:1389:1389) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1377:1377:1377))
        (PORT d[0] (3358:3358:3358) (3744:3744:3744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2564:2564:2564))
        (PORT d[1] (2829:2829:2829) (3196:3196:3196))
        (PORT d[2] (3692:3692:3692) (4198:4198:4198))
        (PORT d[3] (2488:2488:2488) (2807:2807:2807))
        (PORT d[4] (3927:3927:3927) (4482:4482:4482))
        (PORT d[5] (2647:2647:2647) (2995:2995:2995))
        (PORT d[6] (2941:2941:2941) (3307:3307:3307))
        (PORT d[7] (2299:2299:2299) (2577:2577:2577))
        (PORT d[8] (3249:3249:3249) (3700:3700:3700))
        (PORT d[9] (3402:3402:3402) (3839:3839:3839))
        (PORT d[10] (2481:2481:2481) (2790:2790:2790))
        (PORT d[11] (3313:3313:3313) (3739:3739:3739))
        (PORT d[12] (3365:3365:3365) (3804:3804:3804))
        (PORT clk (1348:1348:1348) (1336:1336:1336))
        (PORT ena (2823:2823:2823) (3184:3184:3184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1336:1336:1336))
        (PORT d[0] (2823:2823:2823) (3184:3184:3184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2167w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1815:1815:1815) (2029:2029:2029))
        (PORT datab (866:866:866) (781:781:781))
        (PORT datac (1108:1108:1108) (987:987:987))
        (PORT datad (1786:1786:1786) (1990:1990:1990))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2338:2338:2338))
        (PORT clk (1343:1343:1343) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3927:3927:3927) (4421:4421:4421))
        (PORT d[1] (3211:3211:3211) (3626:3626:3626))
        (PORT d[2] (3650:3650:3650) (4139:4139:4139))
        (PORT d[3] (3453:3453:3453) (3915:3915:3915))
        (PORT d[4] (4272:4272:4272) (4875:4875:4875))
        (PORT d[5] (2461:2461:2461) (2787:2787:2787))
        (PORT d[6] (3112:3112:3112) (3518:3518:3518))
        (PORT d[7] (3773:3773:3773) (4241:4241:4241))
        (PORT d[8] (3285:3285:3285) (3747:3747:3747))
        (PORT d[9] (3758:3758:3758) (4243:4243:4243))
        (PORT d[10] (2305:2305:2305) (2597:2597:2597))
        (PORT d[11] (2963:2963:2963) (3345:3345:3345))
        (PORT d[12] (2879:2879:2879) (3261:3261:3261))
        (PORT clk (1341:1341:1341) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2953:2953:2953))
        (PORT clk (1341:1341:1341) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (PORT d[0] (2801:2801:2801) (3080:3080:3080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3203:3203:3203) (3606:3606:3606))
        (PORT d[1] (2372:2372:2372) (2678:2678:2678))
        (PORT d[2] (3638:3638:3638) (4129:4129:4129))
        (PORT d[3] (3454:3454:3454) (3916:3916:3916))
        (PORT d[4] (4265:4265:4265) (4861:4861:4861))
        (PORT d[5] (2462:2462:2462) (2788:2788:2788))
        (PORT d[6] (3113:3113:3113) (3519:3519:3519))
        (PORT d[7] (3774:3774:3774) (4242:4242:4242))
        (PORT d[8] (3286:3286:3286) (3748:3748:3748))
        (PORT d[9] (3759:3759:3759) (4244:4244:4244))
        (PORT d[10] (2306:2306:2306) (2598:2598:2598))
        (PORT d[11] (2964:2964:2964) (3346:3346:3346))
        (PORT d[12] (2880:2880:2880) (3262:3262:3262))
        (PORT clk (1300:1300:1300) (1288:1288:1288))
        (PORT ena (3169:3169:3169) (3576:3576:3576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1288:1288:1288))
        (PORT d[0] (3169:3169:3169) (3576:3576:3576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2890:2890:2890) (3310:3310:3310))
        (PORT datab (1984:1984:1984) (2260:2260:2260))
        (PORT datac (1002:1002:1002) (1129:1129:1129))
        (PORT datad (581:581:581) (640:640:640))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (132:132:132))
        (PORT datab (102:102:102) (126:126:126))
        (PORT datac (1857:1857:1857) (2122:2122:2122))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (290:290:290) (661:661:661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (2287:2287:2287))
        (PORT clk (1378:1378:1378) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3577:3577:3577))
        (PORT d[1] (2925:2925:2925) (3309:3309:3309))
        (PORT d[2] (2165:2165:2165) (2421:2421:2421))
        (PORT d[3] (4365:4365:4365) (4976:4976:4976))
        (PORT d[4] (2204:2204:2204) (2474:2474:2474))
        (PORT d[5] (3236:3236:3236) (3685:3685:3685))
        (PORT d[6] (4067:4067:4067) (4614:4614:4614))
        (PORT d[7] (3396:3396:3396) (3822:3822:3822))
        (PORT d[8] (2102:2102:2102) (2348:2348:2348))
        (PORT d[9] (2970:2970:2970) (3352:3352:3352))
        (PORT d[10] (2642:2642:2642) (2976:2976:2976))
        (PORT d[11] (4187:4187:4187) (4762:4762:4762))
        (PORT d[12] (3125:3125:3125) (3551:3551:3551))
        (PORT clk (1376:1376:1376) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (2210:2210:2210))
        (PORT clk (1376:1376:1376) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1361:1361:1361))
        (PORT d[0] (2255:2255:2255) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3564:3564:3564))
        (PORT d[1] (2936:2936:2936) (3326:3326:3326))
        (PORT d[2] (2146:2146:2146) (2392:2392:2392))
        (PORT d[3] (4366:4366:4366) (4977:4977:4977))
        (PORT d[4] (2684:2684:2684) (3008:3008:3008))
        (PORT d[5] (3237:3237:3237) (3686:3686:3686))
        (PORT d[6] (4068:4068:4068) (4615:4615:4615))
        (PORT d[7] (3397:3397:3397) (3823:3823:3823))
        (PORT d[8] (2103:2103:2103) (2349:2349:2349))
        (PORT d[9] (2971:2971:2971) (3353:3353:3353))
        (PORT d[10] (2643:2643:2643) (2977:2977:2977))
        (PORT d[11] (4188:4188:4188) (4763:4763:4763))
        (PORT d[12] (3126:3126:3126) (3552:3552:3552))
        (PORT clk (1335:1335:1335) (1320:1320:1320))
        (PORT ena (1643:1643:1643) (1779:1779:1779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1320:1320:1320))
        (PORT d[0] (1643:1643:1643) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (2019:2019:2019))
        (PORT clk (1404:1404:1404) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3061:3061:3061) (3448:3448:3448))
        (PORT d[1] (3038:3038:3038) (3416:3416:3416))
        (PORT d[2] (2233:2233:2233) (2492:2492:2492))
        (PORT d[3] (2557:2557:2557) (2861:2861:2861))
        (PORT d[4] (3856:3856:3856) (4364:4364:4364))
        (PORT d[5] (3504:3504:3504) (3977:3977:3977))
        (PORT d[6] (3944:3944:3944) (4492:4492:4492))
        (PORT d[7] (2300:2300:2300) (2579:2579:2579))
        (PORT d[8] (2436:2436:2436) (2735:2735:2735))
        (PORT d[9] (2174:2174:2174) (2424:2424:2424))
        (PORT d[10] (2848:2848:2848) (3208:3208:3208))
        (PORT d[11] (3288:3288:3288) (3715:3715:3715))
        (PORT d[12] (3651:3651:3651) (4146:4146:4146))
        (PORT clk (1402:1402:1402) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (4424:4424:4424))
        (PORT clk (1402:1402:1402) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1389:1389:1389))
        (PORT d[0] (4214:4214:4214) (4703:4703:4703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3436:3436:3436))
        (PORT d[1] (3049:3049:3049) (3433:3433:3433))
        (PORT d[2] (2244:2244:2244) (2508:2508:2508))
        (PORT d[3] (2558:2558:2558) (2862:2862:2862))
        (PORT d[4] (3870:3870:3870) (4375:4375:4375))
        (PORT d[5] (3505:3505:3505) (3978:3978:3978))
        (PORT d[6] (3945:3945:3945) (4493:4493:4493))
        (PORT d[7] (2301:2301:2301) (2580:2580:2580))
        (PORT d[8] (2437:2437:2437) (2736:2736:2736))
        (PORT d[9] (2175:2175:2175) (2425:2425:2425))
        (PORT d[10] (2849:2849:2849) (3209:3209:3209))
        (PORT d[11] (3289:3289:3289) (3716:3716:3716))
        (PORT d[12] (3652:3652:3652) (4147:4147:4147))
        (PORT clk (1361:1361:1361) (1348:1348:1348))
        (PORT ena (1103:1103:1103) (1150:1150:1150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1348:1348:1348))
        (PORT d[0] (1103:1103:1103) (1150:1150:1150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1348:1348:1348))
        (PORT datab (686:686:686) (800:800:800))
        (PORT datac (2548:2548:2548) (2913:2913:2913))
        (PORT datad (982:982:982) (1118:1118:1118))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2295:2295:2295))
        (PORT clk (1376:1376:1376) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3578:3578:3578))
        (PORT d[1] (2750:2750:2750) (3106:3106:3106))
        (PORT d[2] (2169:2169:2169) (2415:2415:2415))
        (PORT d[3] (4204:4204:4204) (4796:4796:4796))
        (PORT d[4] (2271:2271:2271) (2561:2561:2561))
        (PORT d[5] (3228:3228:3228) (3675:3675:3675))
        (PORT d[6] (3907:3907:3907) (4442:4442:4442))
        (PORT d[7] (3226:3226:3226) (3634:3634:3634))
        (PORT d[8] (2272:2272:2272) (2554:2554:2554))
        (PORT d[9] (2971:2971:2971) (3352:3352:3352))
        (PORT d[10] (2647:2647:2647) (2986:2986:2986))
        (PORT d[11] (4150:4150:4150) (4713:4713:4713))
        (PORT d[12] (3146:3146:3146) (3581:3581:3581))
        (PORT clk (1374:1374:1374) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1691:1691:1691))
        (PORT clk (1374:1374:1374) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1359:1359:1359))
        (PORT d[0] (1823:1823:1823) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3563:3563:3563))
        (PORT d[1] (2755:2755:2755) (3105:3105:3105))
        (PORT d[2] (2154:2154:2154) (2403:2403:2403))
        (PORT d[3] (4205:4205:4205) (4797:4797:4797))
        (PORT d[4] (2262:2262:2262) (2547:2547:2547))
        (PORT d[5] (3229:3229:3229) (3676:3676:3676))
        (PORT d[6] (3908:3908:3908) (4443:4443:4443))
        (PORT d[7] (3227:3227:3227) (3635:3635:3635))
        (PORT d[8] (2273:2273:2273) (2555:2555:2555))
        (PORT d[9] (2972:2972:2972) (3353:3353:3353))
        (PORT d[10] (2648:2648:2648) (2987:2987:2987))
        (PORT d[11] (4151:4151:4151) (4714:4714:4714))
        (PORT d[12] (3147:3147:3147) (3582:3582:3582))
        (PORT clk (1333:1333:1333) (1318:1318:1318))
        (PORT ena (1633:1633:1633) (1768:1768:1768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1318:1318:1318))
        (PORT d[0] (1633:1633:1633) (1768:1768:1768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (2295:2295:2295))
        (PORT clk (1373:1373:1373) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3422:3422:3422))
        (PORT d[1] (2913:2913:2913) (3288:3288:3288))
        (PORT d[2] (2165:2165:2165) (2416:2416:2416))
        (PORT d[3] (4209:4209:4209) (4802:4802:4802))
        (PORT d[4] (2239:2239:2239) (2521:2521:2521))
        (PORT d[5] (3192:3192:3192) (3628:3628:3628))
        (PORT d[6] (2607:2607:2607) (2919:2919:2919))
        (PORT d[7] (3226:3226:3226) (3633:3633:3633))
        (PORT d[8] (2092:2092:2092) (2334:2334:2334))
        (PORT d[9] (3131:3131:3131) (3529:3529:3529))
        (PORT d[10] (2605:2605:2605) (2924:2924:2924))
        (PORT d[11] (3996:3996:3996) (4541:4541:4541))
        (PORT d[12] (3116:3116:3116) (3541:3541:3541))
        (PORT clk (1371:1371:1371) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (2124:2124:2124))
        (PORT clk (1371:1371:1371) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1357:1357:1357))
        (PORT d[0] (2191:2191:2191) (2399:2399:2399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (3409:3409:3409))
        (PORT d[1] (2754:2754:2754) (3103:3103:3103))
        (PORT d[2] (2155:2155:2155) (2404:2404:2404))
        (PORT d[3] (4210:4210:4210) (4803:4803:4803))
        (PORT d[4] (2095:2095:2095) (2357:2357:2357))
        (PORT d[5] (3193:3193:3193) (3629:3629:3629))
        (PORT d[6] (2608:2608:2608) (2920:2920:2920))
        (PORT d[7] (3227:3227:3227) (3634:3634:3634))
        (PORT d[8] (2093:2093:2093) (2335:2335:2335))
        (PORT d[9] (3132:3132:3132) (3530:3530:3530))
        (PORT d[10] (2606:2606:2606) (2925:2925:2925))
        (PORT d[11] (3997:3997:3997) (4542:4542:4542))
        (PORT d[12] (3117:3117:3117) (3542:3542:3542))
        (PORT clk (1330:1330:1330) (1316:1316:1316))
        (PORT ena (1484:1484:1484) (1598:1598:1598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1316:1316:1316))
        (PORT d[0] (1484:1484:1484) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1347:1347:1347))
        (PORT datab (819:819:819) (944:944:944))
        (PORT datac (2546:2546:2546) (2911:2911:2911))
        (PORT datad (763:763:763) (872:872:872))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2272:2272:2272))
        (PORT clk (1379:1379:1379) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3751:3751:3751))
        (PORT d[1] (2944:2944:2944) (3334:3334:3334))
        (PORT d[2] (2137:2137:2137) (2385:2385:2385))
        (PORT d[3] (4384:4384:4384) (4998:4998:4998))
        (PORT d[4] (2346:2346:2346) (2638:2638:2638))
        (PORT d[5] (3226:3226:3226) (3668:3668:3668))
        (PORT d[6] (4074:4074:4074) (4623:4623:4623))
        (PORT d[7] (3390:3390:3390) (3813:3813:3813))
        (PORT d[8] (2121:2121:2121) (2381:2381:2381))
        (PORT d[9] (2963:2963:2963) (3343:3343:3343))
        (PORT d[10] (2654:2654:2654) (2994:2994:2994))
        (PORT d[11] (4185:4185:4185) (4759:4759:4759))
        (PORT d[12] (3300:3300:3300) (3753:3753:3753))
        (PORT clk (1377:1377:1377) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1747:1747:1747))
        (PORT clk (1377:1377:1377) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1362:1362:1362))
        (PORT d[0] (1712:1712:1712) (1866:1866:1866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3577:3577:3577))
        (PORT d[1] (2949:2949:2949) (3331:3331:3331))
        (PORT d[2] (2139:2139:2139) (2390:2390:2390))
        (PORT d[3] (4385:4385:4385) (4999:4999:4999))
        (PORT d[4] (2347:2347:2347) (2639:2639:2639))
        (PORT d[5] (3227:3227:3227) (3669:3669:3669))
        (PORT d[6] (4075:4075:4075) (4624:4624:4624))
        (PORT d[7] (3391:3391:3391) (3814:3814:3814))
        (PORT d[8] (2122:2122:2122) (2382:2382:2382))
        (PORT d[9] (2964:2964:2964) (3344:3344:3344))
        (PORT d[10] (2655:2655:2655) (2995:2995:2995))
        (PORT d[11] (4186:4186:4186) (4760:4760:4760))
        (PORT d[12] (3301:3301:3301) (3754:3754:3754))
        (PORT clk (1336:1336:1336) (1321:1321:1321))
        (PORT ena (1629:1629:1629) (1760:1760:1760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1321:1321:1321))
        (PORT d[0] (1629:1629:1629) (1760:1760:1760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2248:2248:2248))
        (PORT clk (1380:1380:1380) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3766:3766:3766))
        (PORT d[1] (2935:2935:2935) (3320:3320:3320))
        (PORT d[2] (2130:2130:2130) (2372:2372:2372))
        (PORT d[3] (4385:4385:4385) (4999:4999:4999))
        (PORT d[4] (2194:2194:2194) (2460:2460:2460))
        (PORT d[5] (3403:3403:3403) (3884:3884:3884))
        (PORT d[6] (4075:4075:4075) (4624:4624:4624))
        (PORT d[7] (3391:3391:3391) (3814:3814:3814))
        (PORT d[8] (2120:2120:2120) (2371:2371:2371))
        (PORT d[9] (2950:2950:2950) (3329:3329:3329))
        (PORT d[10] (2475:2475:2475) (2787:2787:2787))
        (PORT d[11] (4175:4175:4175) (4742:4742:4742))
        (PORT d[12] (3329:3329:3329) (3792:3792:3792))
        (PORT clk (1378:1378:1378) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1578:1578:1578))
        (PORT clk (1378:1378:1378) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1364:1364:1364))
        (PORT d[0] (1719:1719:1719) (1857:1857:1857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3578:3578:3578))
        (PORT d[1] (2950:2950:2950) (3332:3332:3332))
        (PORT d[2] (2128:2128:2128) (2374:2374:2374))
        (PORT d[3] (4386:4386:4386) (5000:5000:5000))
        (PORT d[4] (2205:2205:2205) (2472:2472:2472))
        (PORT d[5] (3404:3404:3404) (3885:3885:3885))
        (PORT d[6] (4076:4076:4076) (4625:4625:4625))
        (PORT d[7] (3392:3392:3392) (3815:3815:3815))
        (PORT d[8] (2121:2121:2121) (2372:2372:2372))
        (PORT d[9] (2951:2951:2951) (3330:3330:3330))
        (PORT d[10] (2476:2476:2476) (2788:2788:2788))
        (PORT d[11] (4176:4176:4176) (4743:4743:4743))
        (PORT d[12] (3330:3330:3330) (3793:3793:3793))
        (PORT clk (1337:1337:1337) (1323:1323:1323))
        (PORT ena (1332:1332:1332) (1429:1429:1429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1323:1323:1323))
        (PORT d[0] (1332:1332:1332) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1351:1351:1351))
        (PORT datab (657:657:657) (748:748:748))
        (PORT datac (2552:2552:2552) (2917:2917:2917))
        (PORT datad (499:499:499) (576:576:576))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2259:2259:2259))
        (PORT clk (1381:1381:1381) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3813:3813:3813))
        (PORT d[1] (2925:2925:2925) (3300:3300:3300))
        (PORT d[2] (2277:2277:2277) (2539:2539:2539))
        (PORT d[3] (4370:4370:4370) (4986:4986:4986))
        (PORT d[4] (2517:2517:2517) (2826:2826:2826))
        (PORT d[5] (3422:3422:3422) (3907:3907:3907))
        (PORT d[6] (4073:4073:4073) (4630:4630:4630))
        (PORT d[7] (3385:3385:3385) (3809:3809:3809))
        (PORT d[8] (2119:2119:2119) (2367:2367:2367))
        (PORT d[9] (2792:2792:2792) (3153:3153:3153))
        (PORT d[10] (2808:2808:2808) (3164:3164:3164))
        (PORT d[11] (4372:4372:4372) (4982:4982:4982))
        (PORT d[12] (3308:3308:3308) (3761:3761:3761))
        (PORT clk (1379:1379:1379) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2345:2345:2345))
        (PORT clk (1379:1379:1379) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1364:1364:1364))
        (PORT d[0] (2402:2402:2402) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3785:3785:3785))
        (PORT d[1] (2929:2929:2929) (3298:3298:3298))
        (PORT d[2] (2122:2122:2122) (2364:2364:2364))
        (PORT d[3] (4371:4371:4371) (4987:4987:4987))
        (PORT d[4] (2353:2353:2353) (2646:2646:2646))
        (PORT d[5] (3423:3423:3423) (3908:3908:3908))
        (PORT d[6] (4074:4074:4074) (4631:4631:4631))
        (PORT d[7] (3386:3386:3386) (3810:3810:3810))
        (PORT d[8] (2120:2120:2120) (2368:2368:2368))
        (PORT d[9] (2793:2793:2793) (3154:3154:3154))
        (PORT d[10] (2809:2809:2809) (3165:3165:3165))
        (PORT d[11] (4373:4373:4373) (4983:4983:4983))
        (PORT d[12] (3309:3309:3309) (3762:3762:3762))
        (PORT clk (1338:1338:1338) (1323:1323:1323))
        (PORT ena (1331:1331:1331) (1427:1427:1427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1323:1323:1323))
        (PORT d[0] (1331:1331:1331) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2186:2186:2186))
        (PORT clk (1405:1405:1405) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3465:3465:3465))
        (PORT d[1] (3202:3202:3202) (3602:3602:3602))
        (PORT d[2] (2098:2098:2098) (2354:2354:2354))
        (PORT d[3] (2248:2248:2248) (2504:2504:2504))
        (PORT d[4] (3869:3869:3869) (4384:4384:4384))
        (PORT d[5] (3516:3516:3516) (3987:3987:3987))
        (PORT d[6] (3934:3934:3934) (4470:4470:4470))
        (PORT d[7] (2289:2289:2289) (2560:2560:2560))
        (PORT d[8] (2435:2435:2435) (2735:2735:2735))
        (PORT d[9] (2169:2169:2169) (2419:2419:2419))
        (PORT d[10] (2883:2883:2883) (3254:3254:3254))
        (PORT d[11] (3156:3156:3156) (3577:3577:3577))
        (PORT d[12] (3646:3646:3646) (4137:4137:4137))
        (PORT clk (1403:1403:1403) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2651:2651:2651))
        (PORT clk (1403:1403:1403) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1389:1389:1389))
        (PORT d[0] (2490:2490:2490) (2749:2749:2749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3610:3610:3610))
        (PORT d[1] (3051:3051:3051) (3432:3432:3432))
        (PORT d[2] (2237:2237:2237) (2494:2494:2494))
        (PORT d[3] (2249:2249:2249) (2505:2505:2505))
        (PORT d[4] (3852:3852:3852) (4355:4355:4355))
        (PORT d[5] (3517:3517:3517) (3988:3988:3988))
        (PORT d[6] (3935:3935:3935) (4471:4471:4471))
        (PORT d[7] (2290:2290:2290) (2561:2561:2561))
        (PORT d[8] (2436:2436:2436) (2736:2736:2736))
        (PORT d[9] (2170:2170:2170) (2420:2420:2420))
        (PORT d[10] (2884:2884:2884) (3255:3255:3255))
        (PORT d[11] (3157:3157:3157) (3578:3578:3578))
        (PORT d[12] (3647:3647:3647) (4138:4138:4138))
        (PORT clk (1362:1362:1362) (1348:1348:1348))
        (PORT ena (1103:1103:1103) (1149:1149:1149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1348:1348:1348))
        (PORT d[0] (1103:1103:1103) (1149:1149:1149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1348:1348:1348))
        (PORT datab (518:518:518) (608:608:608))
        (PORT datac (2547:2547:2547) (2911:2911:2911))
        (PORT datad (1026:1026:1026) (1178:1178:1178))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1289:1289:1289))
        (PORT datab (101:101:101) (126:126:126))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1289:1289:1289))
        (PORT datab (100:100:100) (124:124:124))
        (PORT datac (87:87:87) (106:106:106))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2478:2478:2478))
        (PORT clk (1315:1315:1315) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3439:3439:3439))
        (PORT d[1] (2579:2579:2579) (2909:2909:2909))
        (PORT d[2] (3713:3713:3713) (4237:4237:4237))
        (PORT d[3] (3045:3045:3045) (3466:3466:3466))
        (PORT d[4] (3339:3339:3339) (3788:3788:3788))
        (PORT d[5] (3254:3254:3254) (3697:3697:3697))
        (PORT d[6] (3344:3344:3344) (3802:3802:3802))
        (PORT d[7] (4010:4010:4010) (4563:4563:4563))
        (PORT d[8] (3893:3893:3893) (4432:4432:4432))
        (PORT d[9] (3405:3405:3405) (3849:3849:3849))
        (PORT d[10] (3078:3078:3078) (3495:3495:3495))
        (PORT d[11] (3147:3147:3147) (3577:3577:3577))
        (PORT d[12] (3073:3073:3073) (3492:3492:3492))
        (PORT clk (1313:1313:1313) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3603:3603:3603))
        (PORT clk (1313:1313:1313) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1298:1298:1298))
        (PORT d[0] (3496:3496:3496) (3882:3882:3882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3431:3431:3431))
        (PORT d[1] (2591:2591:2591) (2923:2923:2923))
        (PORT d[2] (3704:3704:3704) (4222:4222:4222))
        (PORT d[3] (3046:3046:3046) (3467:3467:3467))
        (PORT d[4] (3349:3349:3349) (3801:3801:3801))
        (PORT d[5] (3255:3255:3255) (3698:3698:3698))
        (PORT d[6] (3345:3345:3345) (3803:3803:3803))
        (PORT d[7] (4011:4011:4011) (4564:4564:4564))
        (PORT d[8] (3894:3894:3894) (4433:4433:4433))
        (PORT d[9] (3406:3406:3406) (3850:3850:3850))
        (PORT d[10] (3079:3079:3079) (3496:3496:3496))
        (PORT d[11] (3148:3148:3148) (3578:3578:3578))
        (PORT d[12] (3074:3074:3074) (3493:3493:3493))
        (PORT clk (1272:1272:1272) (1257:1257:1257))
        (PORT ena (2584:2584:2584) (2887:2887:2887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1257:1257:1257))
        (PORT d[0] (2584:2584:2584) (2887:2887:2887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2481:2481:2481))
        (PORT clk (1322:1322:1322) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (3429:3429:3429))
        (PORT d[1] (2589:2589:2589) (2924:2924:2924))
        (PORT d[2] (3516:3516:3516) (4005:4005:4005))
        (PORT d[3] (3031:3031:3031) (3440:3440:3440))
        (PORT d[4] (3504:3504:3504) (3978:3978:3978))
        (PORT d[5] (3098:3098:3098) (3519:3519:3519))
        (PORT d[6] (3342:3342:3342) (3800:3800:3800))
        (PORT d[7] (4155:4155:4155) (4719:4719:4719))
        (PORT d[8] (3888:3888:3888) (4427:4427:4427))
        (PORT d[9] (3273:3273:3273) (3713:3713:3713))
        (PORT d[10] (3203:3203:3203) (3635:3635:3635))
        (PORT d[11] (3137:3137:3137) (3556:3556:3556))
        (PORT d[12] (3086:3086:3086) (3510:3510:3510))
        (PORT clk (1320:1320:1320) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (3120:3120:3120))
        (PORT clk (1320:1320:1320) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1306:1306:1306))
        (PORT d[0] (3060:3060:3060) (3400:3400:3400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3421:3421:3421))
        (PORT d[1] (2600:2600:2600) (2938:2938:2938))
        (PORT d[2] (3529:3529:3529) (4019:4019:4019))
        (PORT d[3] (3032:3032:3032) (3441:3441:3441))
        (PORT d[4] (3340:3340:3340) (3791:3791:3791))
        (PORT d[5] (3099:3099:3099) (3520:3520:3520))
        (PORT d[6] (3343:3343:3343) (3801:3801:3801))
        (PORT d[7] (4156:4156:4156) (4720:4720:4720))
        (PORT d[8] (3889:3889:3889) (4428:4428:4428))
        (PORT d[9] (3274:3274:3274) (3714:3714:3714))
        (PORT d[10] (3204:3204:3204) (3636:3636:3636))
        (PORT d[11] (3138:3138:3138) (3557:3557:3557))
        (PORT d[12] (3087:3087:3087) (3511:3511:3511))
        (PORT clk (1279:1279:1279) (1265:1265:1265))
        (PORT ena (2564:2564:2564) (2862:2862:2862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1265:1265:1265))
        (PORT d[0] (2564:2564:2564) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (584:584:584))
        (PORT datab (2707:2707:2707) (3095:3095:3095))
        (PORT datac (2939:2939:2939) (3367:3367:3367))
        (PORT datad (473:473:473) (541:541:541))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2654:2654:2654))
        (PORT clk (1331:1331:1331) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3926:3926:3926) (4451:4451:4451))
        (PORT d[1] (2382:2382:2382) (2702:2702:2702))
        (PORT d[2] (3733:3733:3733) (4260:4260:4260))
        (PORT d[3] (2679:2679:2679) (3039:3039:3039))
        (PORT d[4] (3615:3615:3615) (4095:4095:4095))
        (PORT d[5] (2521:2521:2521) (2856:2856:2856))
        (PORT d[6] (3497:3497:3497) (3969:3969:3969))
        (PORT d[7] (4031:4031:4031) (4598:4598:4598))
        (PORT d[8] (3465:3465:3465) (3932:3932:3932))
        (PORT d[9] (3100:3100:3100) (3517:3517:3517))
        (PORT d[10] (3218:3218:3218) (3652:3652:3652))
        (PORT d[11] (3152:3152:3152) (3586:3586:3586))
        (PORT d[12] (2913:2913:2913) (3309:3309:3309))
        (PORT clk (1329:1329:1329) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2489:2489:2489))
        (PORT clk (1329:1329:1329) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1316:1316:1316))
        (PORT d[0] (2520:2520:2520) (2789:2789:2789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3761:3761:3761) (4256:4256:4256))
        (PORT d[1] (2363:2363:2363) (2677:2677:2677))
        (PORT d[2] (3724:3724:3724) (4248:4248:4248))
        (PORT d[3] (2680:2680:2680) (3040:3040:3040))
        (PORT d[4] (3504:3504:3504) (3964:3964:3964))
        (PORT d[5] (2522:2522:2522) (2857:2857:2857))
        (PORT d[6] (3498:3498:3498) (3970:3970:3970))
        (PORT d[7] (4032:4032:4032) (4599:4599:4599))
        (PORT d[8] (3466:3466:3466) (3933:3933:3933))
        (PORT d[9] (3101:3101:3101) (3518:3518:3518))
        (PORT d[10] (3219:3219:3219) (3653:3653:3653))
        (PORT d[11] (3153:3153:3153) (3587:3587:3587))
        (PORT d[12] (2914:2914:2914) (3310:3310:3310))
        (PORT clk (1288:1288:1288) (1275:1275:1275))
        (PORT ena (2736:2736:2736) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1275:1275:1275))
        (PORT d[0] (2736:2736:2736) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (2182:2182:2182))
        (PORT clk (1358:1358:1358) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3813:3813:3813))
        (PORT d[1] (3034:3034:3034) (3416:3416:3416))
        (PORT d[2] (3636:3636:3636) (4131:4131:4131))
        (PORT d[3] (2792:2792:2792) (3139:3139:3139))
        (PORT d[4] (4108:4108:4108) (4687:4687:4687))
        (PORT d[5] (2626:2626:2626) (2973:2973:2973))
        (PORT d[6] (2972:2972:2972) (3349:3349:3349))
        (PORT d[7] (3792:3792:3792) (4263:4263:4263))
        (PORT d[8] (3262:3262:3262) (3718:3718:3718))
        (PORT d[9] (3590:3590:3590) (4056:4056:4056))
        (PORT d[10] (2504:2504:2504) (2817:2817:2817))
        (PORT d[11] (2984:2984:2984) (3369:3369:3369))
        (PORT d[12] (3060:3060:3060) (3473:3473:3473))
        (PORT clk (1356:1356:1356) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3695:3695:3695))
        (PORT clk (1356:1356:1356) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1343:1343:1343))
        (PORT d[0] (3570:3570:3570) (3974:3974:3974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3630:3630:3630))
        (PORT d[1] (3041:3041:3041) (3435:3435:3435))
        (PORT d[2] (3637:3637:3637) (4132:4132:4132))
        (PORT d[3] (2793:2793:2793) (3140:3140:3140))
        (PORT d[4] (4286:4286:4286) (4902:4902:4902))
        (PORT d[5] (2627:2627:2627) (2974:2974:2974))
        (PORT d[6] (2973:2973:2973) (3350:3350:3350))
        (PORT d[7] (3793:3793:3793) (4264:4264:4264))
        (PORT d[8] (3263:3263:3263) (3719:3719:3719))
        (PORT d[9] (3591:3591:3591) (4057:4057:4057))
        (PORT d[10] (2505:2505:2505) (2818:2818:2818))
        (PORT d[11] (2985:2985:2985) (3370:3370:3370))
        (PORT d[12] (3061:3061:3061) (3474:3474:3474))
        (PORT clk (1315:1315:1315) (1302:1302:1302))
        (PORT ena (3181:3181:3181) (3593:3593:3593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1302:1302:1302))
        (PORT d[0] (3181:3181:3181) (3593:3593:3593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (602:602:602))
        (PORT datab (2704:2704:2704) (3090:3090:3090))
        (PORT datac (2953:2953:2953) (3383:3383:3383))
        (PORT datad (891:891:891) (1025:1025:1025))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2355:2355:2355))
        (PORT clk (1364:1364:1364) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3212:3212:3212) (3616:3616:3616))
        (PORT d[1] (3027:3027:3027) (3415:3415:3415))
        (PORT d[2] (3360:3360:3360) (3821:3821:3821))
        (PORT d[3] (2793:2793:2793) (3142:3142:3142))
        (PORT d[4] (4112:4112:4112) (4699:4699:4699))
        (PORT d[5] (2829:2829:2829) (3206:3206:3206))
        (PORT d[6] (2953:2953:2953) (3325:3325:3325))
        (PORT d[7] (3793:3793:3793) (4264:4264:4264))
        (PORT d[8] (3247:3247:3247) (3700:3700:3700))
        (PORT d[9] (2881:2881:2881) (3264:3264:3264))
        (PORT d[10] (2503:2503:2503) (2820:2820:2820))
        (PORT d[11] (2974:2974:2974) (3353:3353:3353))
        (PORT d[12] (3061:3061:3061) (3474:3474:3474))
        (PORT clk (1362:1362:1362) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (2146:2146:2146))
        (PORT clk (1362:1362:1362) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (PORT d[0] (2186:2186:2186) (2419:2419:2419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3644:3644:3644))
        (PORT d[1] (3018:3018:3018) (3403:3403:3403))
        (PORT d[2] (3350:3350:3350) (3809:3809:3809))
        (PORT d[3] (2794:2794:2794) (3143:3143:3143))
        (PORT d[4] (4275:4275:4275) (4888:4888:4888))
        (PORT d[5] (2830:2830:2830) (3207:3207:3207))
        (PORT d[6] (2954:2954:2954) (3326:3326:3326))
        (PORT d[7] (3794:3794:3794) (4265:4265:4265))
        (PORT d[8] (3248:3248:3248) (3701:3701:3701))
        (PORT d[9] (2882:2882:2882) (3265:3265:3265))
        (PORT d[10] (2504:2504:2504) (2821:2821:2821))
        (PORT d[11] (2975:2975:2975) (3354:3354:3354))
        (PORT d[12] (3062:3062:3062) (3475:3475:3475))
        (PORT clk (1321:1321:1321) (1308:1308:1308))
        (PORT ena (3002:3002:3002) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1308:1308:1308))
        (PORT d[0] (3002:3002:3002) (3393:3393:3393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2499:2499:2499))
        (PORT clk (1323:1323:1323) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3422:3422:3422))
        (PORT d[1] (2371:2371:2371) (2677:2677:2677))
        (PORT d[2] (3722:3722:3722) (4244:4244:4244))
        (PORT d[3] (3033:3033:3033) (3451:3451:3451))
        (PORT d[4] (3359:3359:3359) (3817:3817:3817))
        (PORT d[5] (3259:3259:3259) (3701:3701:3701))
        (PORT d[6] (3497:3497:3497) (3968:3968:3968))
        (PORT d[7] (2854:2854:2854) (3211:3211:3211))
        (PORT d[8] (3336:3336:3336) (3787:3787:3787))
        (PORT d[9] (3425:3425:3425) (3875:3875:3875))
        (PORT d[10] (3068:3068:3068) (3482:3482:3482))
        (PORT d[11] (3146:3146:3146) (3576:3576:3576))
        (PORT d[12] (2705:2705:2705) (3054:3054:3054))
        (PORT clk (1321:1321:1321) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3855:3855:3855) (4350:4350:4350))
        (PORT clk (1321:1321:1321) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1307:1307:1307))
        (PORT d[0] (4126:4126:4126) (4629:4629:4629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (3414:3414:3414))
        (PORT d[1] (2529:2529:2529) (2853:2853:2853))
        (PORT d[2] (3723:3723:3723) (4247:4247:4247))
        (PORT d[3] (3034:3034:3034) (3452:3452:3452))
        (PORT d[4] (3344:3344:3344) (3785:3785:3785))
        (PORT d[5] (3260:3260:3260) (3702:3702:3702))
        (PORT d[6] (3498:3498:3498) (3969:3969:3969))
        (PORT d[7] (2855:2855:2855) (3212:3212:3212))
        (PORT d[8] (3337:3337:3337) (3788:3788:3788))
        (PORT d[9] (3426:3426:3426) (3876:3876:3876))
        (PORT d[10] (3069:3069:3069) (3483:3483:3483))
        (PORT d[11] (3147:3147:3147) (3577:3577:3577))
        (PORT d[12] (2706:2706:2706) (3055:3055:3055))
        (PORT clk (1280:1280:1280) (1266:1266:1266))
        (PORT ena (2729:2729:2729) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1266:1266:1266))
        (PORT d[0] (2729:2729:2729) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2972:2972:2972) (3410:3410:3410))
        (PORT datab (2704:2704:2704) (3092:3092:3092))
        (PORT datac (875:875:875) (1000:1000:1000))
        (PORT datad (478:478:478) (544:544:544))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (129:129:129))
        (PORT datac (2092:2092:2092) (2409:2409:2409))
        (PORT datad (88:88:88) (105:105:105))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2501:2501:2501))
        (PORT clk (1347:1347:1347) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (4421:4421:4421))
        (PORT d[1] (2405:2405:2405) (2718:2718:2718))
        (PORT d[2] (3861:3861:3861) (4394:4394:4394))
        (PORT d[3] (2862:2862:2862) (3253:3253:3253))
        (PORT d[4] (3523:3523:3523) (3996:3996:3996))
        (PORT d[5] (2686:2686:2686) (3043:3043:3043))
        (PORT d[6] (3644:3644:3644) (4134:4134:4134))
        (PORT d[7] (3844:3844:3844) (4377:4377:4377))
        (PORT d[8] (3499:3499:3499) (3977:3977:3977))
        (PORT d[9] (3084:3084:3084) (3500:3500:3500))
        (PORT d[10] (4074:4074:4074) (4622:4622:4622))
        (PORT d[11] (2977:2977:2977) (3379:3379:3379))
        (PORT d[12] (2894:2894:2894) (3283:3283:3283))
        (PORT clk (1345:1345:1345) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (3339:3339:3339))
        (PORT clk (1345:1345:1345) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1330:1330:1330))
        (PORT d[0] (3272:3272:3272) (3618:3618:3618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (4269:4269:4269))
        (PORT d[1] (2396:2396:2396) (2703:2703:2703))
        (PORT d[2] (3873:3873:3873) (4408:4408:4408))
        (PORT d[3] (2863:2863:2863) (3254:3254:3254))
        (PORT d[4] (3534:3534:3534) (4008:4008:4008))
        (PORT d[5] (2687:2687:2687) (3044:3044:3044))
        (PORT d[6] (3645:3645:3645) (4135:4135:4135))
        (PORT d[7] (3845:3845:3845) (4378:4378:4378))
        (PORT d[8] (3500:3500:3500) (3978:3978:3978))
        (PORT d[9] (3085:3085:3085) (3501:3501:3501))
        (PORT d[10] (4075:4075:4075) (4623:4623:4623))
        (PORT d[11] (2978:2978:2978) (3380:3380:3380))
        (PORT d[12] (2895:2895:2895) (3284:3284:3284))
        (PORT clk (1304:1304:1304) (1289:1289:1289))
        (PORT ena (2904:2904:2904) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1289:1289:1289))
        (PORT d[0] (2904:2904:2904) (3248:3248:3248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2709:2709:2709))
        (PORT clk (1373:1373:1373) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3751:3751:3751))
        (PORT d[1] (2586:2586:2586) (2917:2917:2917))
        (PORT d[2] (3503:3503:3503) (3989:3989:3989))
        (PORT d[3] (2690:2690:2690) (3038:3038:3038))
        (PORT d[4] (3519:3519:3519) (3988:3988:3988))
        (PORT d[5] (2728:2728:2728) (3089:3089:3089))
        (PORT d[6] (3138:3138:3138) (3564:3564:3564))
        (PORT d[7] (2497:2497:2497) (2817:2817:2817))
        (PORT d[8] (3369:3369:3369) (3834:3834:3834))
        (PORT d[9] (3293:3293:3293) (3731:3731:3731))
        (PORT d[10] (3058:3058:3058) (3462:3462:3462))
        (PORT d[11] (2492:2492:2492) (2807:2807:2807))
        (PORT d[12] (3566:3566:3566) (4043:4043:4043))
        (PORT clk (1371:1371:1371) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3697:3697:3697))
        (PORT clk (1371:1371:1371) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1357:1357:1357))
        (PORT d[0] (3555:3555:3555) (3976:3976:3976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3766:3766:3766))
        (PORT d[1] (2576:2576:2576) (2905:2905:2905))
        (PORT d[2] (3666:3666:3666) (4176:4176:4176))
        (PORT d[3] (2691:2691:2691) (3039:3039:3039))
        (PORT d[4] (3513:3513:3513) (3973:3973:3973))
        (PORT d[5] (2729:2729:2729) (3090:3090:3090))
        (PORT d[6] (3139:3139:3139) (3565:3565:3565))
        (PORT d[7] (2498:2498:2498) (2818:2818:2818))
        (PORT d[8] (3370:3370:3370) (3835:3835:3835))
        (PORT d[9] (3294:3294:3294) (3732:3732:3732))
        (PORT d[10] (3059:3059:3059) (3463:3463:3463))
        (PORT d[11] (2493:2493:2493) (2808:2808:2808))
        (PORT d[12] (3567:3567:3567) (4044:4044:4044))
        (PORT clk (1330:1330:1330) (1316:1316:1316))
        (PORT ena (2375:2375:2375) (2639:2639:2639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1316:1316:1316))
        (PORT d[0] (2375:2375:2375) (2639:2639:2639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2544:2544:2544) (2907:2907:2907))
        (PORT datab (2779:2779:2779) (3191:3191:3191))
        (PORT datac (432:432:432) (487:487:487))
        (PORT datad (883:883:883) (997:997:997))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (131:131:131))
        (PORT datab (102:102:102) (127:127:127))
        (PORT datac (2092:2092:2092) (2410:2410:2410))
        (PORT datad (618:618:618) (707:707:707))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2433:2433:2433))
        (PORT clk (1329:1329:1329) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (3004:3004:3004))
        (PORT d[1] (2926:2926:2926) (3325:3325:3325))
        (PORT d[2] (3144:3144:3144) (3576:3576:3576))
        (PORT d[3] (3341:3341:3341) (3768:3768:3768))
        (PORT d[4] (3120:3120:3120) (3531:3531:3531))
        (PORT d[5] (2726:2726:2726) (3077:3077:3077))
        (PORT d[6] (2911:2911:2911) (3294:3294:3294))
        (PORT d[7] (2534:2534:2534) (2850:2850:2850))
        (PORT d[8] (3252:3252:3252) (3706:3706:3706))
        (PORT d[9] (3087:3087:3087) (3493:3493:3493))
        (PORT d[10] (3062:3062:3062) (3464:3464:3464))
        (PORT d[11] (3401:3401:3401) (3848:3848:3848))
        (PORT d[12] (2800:2800:2800) (3163:3163:3163))
        (PORT clk (1327:1327:1327) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (2227:2227:2227))
        (PORT clk (1327:1327:1327) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1311:1311:1311))
        (PORT d[0] (2268:2268:2268) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (3017:3017:3017))
        (PORT d[1] (2947:2947:2947) (3351:3351:3351))
        (PORT d[2] (3145:3145:3145) (3577:3577:3577))
        (PORT d[3] (3342:3342:3342) (3769:3769:3769))
        (PORT d[4] (3117:3117:3117) (3534:3534:3534))
        (PORT d[5] (2727:2727:2727) (3078:3078:3078))
        (PORT d[6] (2912:2912:2912) (3295:3295:3295))
        (PORT d[7] (2535:2535:2535) (2851:2851:2851))
        (PORT d[8] (3253:3253:3253) (3707:3707:3707))
        (PORT d[9] (3088:3088:3088) (3494:3494:3494))
        (PORT d[10] (3063:3063:3063) (3465:3465:3465))
        (PORT d[11] (3402:3402:3402) (3849:3849:3849))
        (PORT d[12] (2801:2801:2801) (3164:3164:3164))
        (PORT clk (1286:1286:1286) (1270:1270:1270))
        (PORT ena (2171:2171:2171) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1270:1270:1270))
        (PORT d[0] (2171:2171:2171) (2413:2413:2413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2464:2464:2464))
        (PORT clk (1337:1337:1337) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3567:3567:3567))
        (PORT d[1] (2723:2723:2723) (3078:3078:3078))
        (PORT d[2] (3526:3526:3526) (4018:4018:4018))
        (PORT d[3] (2511:2511:2511) (2832:2832:2832))
        (PORT d[4] (3260:3260:3260) (3698:3698:3698))
        (PORT d[5] (3089:3089:3089) (3508:3508:3508))
        (PORT d[6] (3339:3339:3339) (3793:3793:3793))
        (PORT d[7] (3038:3038:3038) (3425:3425:3425))
        (PORT d[8] (3467:3467:3467) (3928:3928:3928))
        (PORT d[9] (3266:3266:3266) (3704:3704:3704))
        (PORT d[10] (2897:2897:2897) (3287:3287:3287))
        (PORT d[11] (2493:2493:2493) (2807:2807:2807))
        (PORT d[12] (3247:3247:3247) (3693:3693:3693))
        (PORT clk (1335:1335:1335) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (4360:4360:4360))
        (PORT clk (1335:1335:1335) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1322:1322:1322))
        (PORT d[0] (4130:4130:4130) (4639:4639:4639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3583:3583:3583))
        (PORT d[1] (2567:2567:2567) (2897:2897:2897))
        (PORT d[2] (3517:3517:3517) (4006:4006:4006))
        (PORT d[3] (2512:2512:2512) (2833:2833:2833))
        (PORT d[4] (3271:3271:3271) (3711:3711:3711))
        (PORT d[5] (3090:3090:3090) (3509:3509:3509))
        (PORT d[6] (3340:3340:3340) (3794:3794:3794))
        (PORT d[7] (3039:3039:3039) (3426:3426:3426))
        (PORT d[8] (3468:3468:3468) (3929:3929:3929))
        (PORT d[9] (3267:3267:3267) (3705:3705:3705))
        (PORT d[10] (2898:2898:2898) (3288:3288:3288))
        (PORT d[11] (2494:2494:2494) (2808:2808:2808))
        (PORT d[12] (3248:3248:3248) (3694:3694:3694))
        (PORT clk (1294:1294:1294) (1281:1281:1281))
        (PORT ena (2413:2413:2413) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1281:1281:1281))
        (PORT d[0] (2413:2413:2413) (2689:2689:2689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2971:2971:2971) (3409:3409:3409))
        (PORT datab (2704:2704:2704) (3092:3092:3092))
        (PORT datac (761:761:761) (840:840:840))
        (PORT datad (474:474:474) (542:542:542))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2416:2416:2416))
        (PORT clk (1315:1315:1315) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (3018:3018:3018))
        (PORT d[1] (2942:2942:2942) (3348:3348:3348))
        (PORT d[2] (3317:3317:3317) (3771:3771:3771))
        (PORT d[3] (3305:3305:3305) (3724:3724:3724))
        (PORT d[4] (3115:3115:3115) (3534:3534:3534))
        (PORT d[5] (2730:2730:2730) (3084:3084:3084))
        (PORT d[6] (2916:2916:2916) (3304:3304:3304))
        (PORT d[7] (2716:2716:2716) (3065:3065:3065))
        (PORT d[8] (3410:3410:3410) (3879:3879:3879))
        (PORT d[9] (3254:3254:3254) (3684:3684:3684))
        (PORT d[10] (3074:3074:3074) (3476:3476:3476))
        (PORT d[11] (3219:3219:3219) (3625:3625:3625))
        (PORT d[12] (2842:2842:2842) (3213:3213:3213))
        (PORT clk (1313:1313:1313) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2376:2376:2376))
        (PORT clk (1313:1313:1313) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1298:1298:1298))
        (PORT d[0] (2395:2395:2395) (2655:2655:2655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (3034:3034:3034))
        (PORT d[1] (2933:2933:2933) (3336:3336:3336))
        (PORT d[2] (3318:3318:3318) (3772:3772:3772))
        (PORT d[3] (3306:3306:3306) (3725:3725:3725))
        (PORT d[4] (3126:3126:3126) (3550:3550:3550))
        (PORT d[5] (2731:2731:2731) (3085:3085:3085))
        (PORT d[6] (2917:2917:2917) (3305:3305:3305))
        (PORT d[7] (2717:2717:2717) (3066:3066:3066))
        (PORT d[8] (3411:3411:3411) (3880:3880:3880))
        (PORT d[9] (3255:3255:3255) (3685:3685:3685))
        (PORT d[10] (3075:3075:3075) (3477:3477:3477))
        (PORT d[11] (3220:3220:3220) (3626:3626:3626))
        (PORT d[12] (2843:2843:2843) (3214:3214:3214))
        (PORT clk (1272:1272:1272) (1257:1257:1257))
        (PORT ena (2342:2342:2342) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1257:1257:1257))
        (PORT d[0] (2342:2342:2342) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2635:2635:2635))
        (PORT clk (1345:1345:1345) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3345:3345:3345) (3768:3768:3768))
        (PORT d[1] (2547:2547:2547) (2874:2874:2874))
        (PORT d[2] (3488:3488:3488) (3970:3970:3970))
        (PORT d[3] (2464:2464:2464) (2785:2785:2785))
        (PORT d[4] (3324:3324:3324) (3772:3772:3772))
        (PORT d[5] (3082:3082:3082) (3500:3500:3500))
        (PORT d[6] (3185:3185:3185) (3629:3629:3629))
        (PORT d[7] (3207:3207:3207) (3610:3610:3610))
        (PORT d[8] (3706:3706:3706) (4217:4217:4217))
        (PORT d[9] (3242:3242:3242) (3672:3672:3672))
        (PORT d[10] (3033:3033:3033) (3431:3431:3431))
        (PORT d[11] (2493:2493:2493) (2806:2806:2806))
        (PORT d[12] (3259:3259:3259) (3711:3711:3711))
        (PORT clk (1343:1343:1343) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3930:3930:3930))
        (PORT clk (1343:1343:1343) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1328:1328:1328))
        (PORT d[0] (3773:3773:3773) (4209:4209:4209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3346:3346:3346) (3767:3767:3767))
        (PORT d[1] (2548:2548:2548) (2875:2875:2875))
        (PORT d[2] (3499:3499:3499) (3984:3984:3984))
        (PORT d[3] (2465:2465:2465) (2786:2786:2786))
        (PORT d[4] (3491:3491:3491) (3947:3947:3947))
        (PORT d[5] (3083:3083:3083) (3501:3501:3501))
        (PORT d[6] (3186:3186:3186) (3630:3630:3630))
        (PORT d[7] (3208:3208:3208) (3611:3611:3611))
        (PORT d[8] (3707:3707:3707) (4218:4218:4218))
        (PORT d[9] (3243:3243:3243) (3673:3673:3673))
        (PORT d[10] (3034:3034:3034) (3432:3432:3432))
        (PORT d[11] (2494:2494:2494) (2807:2807:2807))
        (PORT d[12] (3260:3260:3260) (3712:3712:3712))
        (PORT clk (1302:1302:1302) (1287:1287:1287))
        (PORT ena (2393:2393:2393) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1287:1287:1287))
        (PORT d[0] (2393:2393:2393) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (818:818:818))
        (PORT datab (2706:2706:2706) (3094:3094:3094))
        (PORT datac (2944:2944:2944) (3373:3373:3373))
        (PORT datad (485:485:485) (554:554:554))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (100:100:100) (124:124:124))
        (PORT datac (2092:2092:2092) (2410:2410:2410))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2638:2638:2638))
        (PORT clk (1357:1357:1357) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3761:3761:3761))
        (PORT d[1] (2553:2553:2553) (2882:2882:2882))
        (PORT d[2] (3470:3470:3470) (3933:3933:3933))
        (PORT d[3] (2538:2538:2538) (2875:2875:2875))
        (PORT d[4] (3358:3358:3358) (3815:3815:3815))
        (PORT d[5] (2910:2910:2910) (3299:3299:3299))
        (PORT d[6] (3176:3176:3176) (3618:3618:3618))
        (PORT d[7] (3203:3203:3203) (3604:3604:3604))
        (PORT d[8] (3357:3357:3357) (3813:3813:3813))
        (PORT d[9] (3284:3284:3284) (3724:3724:3724))
        (PORT d[10] (2889:2889:2889) (3273:3273:3273))
        (PORT d[11] (2474:2474:2474) (2787:2787:2787))
        (PORT d[12] (3438:3438:3438) (3913:3913:3913))
        (PORT clk (1355:1355:1355) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3434:3434:3434))
        (PORT clk (1355:1355:1355) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1341:1341:1341))
        (PORT d[0] (3318:3318:3318) (3688:3688:3688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3776:3776:3776))
        (PORT d[1] (2564:2564:2564) (2896:2896:2896))
        (PORT d[2] (3477:3477:3477) (3949:3949:3949))
        (PORT d[3] (2539:2539:2539) (2876:2876:2876))
        (PORT d[4] (3353:3353:3353) (3798:3798:3798))
        (PORT d[5] (2911:2911:2911) (3300:3300:3300))
        (PORT d[6] (3177:3177:3177) (3619:3619:3619))
        (PORT d[7] (3204:3204:3204) (3605:3605:3605))
        (PORT d[8] (3358:3358:3358) (3814:3814:3814))
        (PORT d[9] (3285:3285:3285) (3725:3725:3725))
        (PORT d[10] (2890:2890:2890) (3274:3274:3274))
        (PORT d[11] (2475:2475:2475) (2788:2788:2788))
        (PORT d[12] (3439:3439:3439) (3914:3914:3914))
        (PORT clk (1314:1314:1314) (1300:1300:1300))
        (PORT ena (2377:2377:2377) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1300:1300:1300))
        (PORT d[0] (2377:2377:2377) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2445:2445:2445))
        (PORT clk (1330:1330:1330) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (4582:4582:4582))
        (PORT d[1] (2570:2570:2570) (2899:2899:2899))
        (PORT d[2] (3526:3526:3526) (4016:4016:4016))
        (PORT d[3] (2518:2518:2518) (2846:2846:2846))
        (PORT d[4] (3474:3474:3474) (3941:3941:3941))
        (PORT d[5] (3101:3101:3101) (3526:3526:3526))
        (PORT d[6] (3340:3340:3340) (3794:3794:3794))
        (PORT d[7] (3025:3025:3025) (3406:3406:3406))
        (PORT d[8] (3712:3712:3712) (4225:4225:4225))
        (PORT d[9] (3261:3261:3261) (3694:3694:3694))
        (PORT d[10] (3060:3060:3060) (3475:3475:3475))
        (PORT d[11] (3308:3308:3308) (3756:3756:3756))
        (PORT d[12] (2713:2713:2713) (3066:3066:3066))
        (PORT clk (1328:1328:1328) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2930:2930:2930))
        (PORT clk (1328:1328:1328) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1315:1315:1315))
        (PORT d[0] (2899:2899:2899) (3206:3206:3206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4049:4049:4049) (4583:4583:4583))
        (PORT d[1] (2539:2539:2539) (2866:2866:2866))
        (PORT d[2] (3528:3528:3528) (4018:4018:4018))
        (PORT d[3] (2519:2519:2519) (2847:2847:2847))
        (PORT d[4] (3319:3319:3319) (3757:3757:3757))
        (PORT d[5] (3102:3102:3102) (3527:3527:3527))
        (PORT d[6] (3341:3341:3341) (3795:3795:3795))
        (PORT d[7] (3026:3026:3026) (3407:3407:3407))
        (PORT d[8] (3713:3713:3713) (4226:4226:4226))
        (PORT d[9] (3262:3262:3262) (3695:3695:3695))
        (PORT d[10] (3061:3061:3061) (3476:3476:3476))
        (PORT d[11] (3309:3309:3309) (3757:3757:3757))
        (PORT d[12] (2714:2714:2714) (3067:3067:3067))
        (PORT clk (1287:1287:1287) (1274:1274:1274))
        (PORT ena (2557:2557:2557) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1274:1274:1274))
        (PORT d[0] (2557:2557:2557) (2854:2854:2854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (588:588:588))
        (PORT datab (2707:2707:2707) (3094:3094:3094))
        (PORT datac (2942:2942:2942) (3370:3370:3370))
        (PORT datad (345:345:345) (403:403:403))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2244:2244:2244))
        (PORT clk (1307:1307:1307) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (3384:3384:3384))
        (PORT d[1] (2943:2943:2943) (3347:3347:3347))
        (PORT d[2] (3126:3126:3126) (3554:3554:3554))
        (PORT d[3] (3183:3183:3183) (3595:3595:3595))
        (PORT d[4] (3275:3275:3275) (3694:3694:3694))
        (PORT d[5] (2706:2706:2706) (3054:3054:3054))
        (PORT d[6] (3078:3078:3078) (3493:3493:3493))
        (PORT d[7] (2717:2717:2717) (3063:3063:3063))
        (PORT d[8] (3411:3411:3411) (3880:3880:3880))
        (PORT d[9] (3271:3271:3271) (3706:3706:3706))
        (PORT d[10] (3057:3057:3057) (3455:3455:3455))
        (PORT d[11] (3229:3229:3229) (3653:3653:3653))
        (PORT d[12] (2669:2669:2669) (3012:3012:3012))
        (PORT clk (1305:1305:1305) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3855:3855:3855))
        (PORT clk (1305:1305:1305) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1291:1291:1291))
        (PORT d[0] (3742:3742:3742) (4134:4134:4134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3559:3559:3559))
        (PORT d[1] (2944:2944:2944) (3348:3348:3348))
        (PORT d[2] (3127:3127:3127) (3555:3555:3555))
        (PORT d[3] (3184:3184:3184) (3596:3596:3596))
        (PORT d[4] (3272:3272:3272) (3696:3696:3696))
        (PORT d[5] (2707:2707:2707) (3055:3055:3055))
        (PORT d[6] (3079:3079:3079) (3494:3494:3494))
        (PORT d[7] (2718:2718:2718) (3064:3064:3064))
        (PORT d[8] (3412:3412:3412) (3881:3881:3881))
        (PORT d[9] (3272:3272:3272) (3707:3707:3707))
        (PORT d[10] (3058:3058:3058) (3456:3456:3456))
        (PORT d[11] (3230:3230:3230) (3654:3654:3654))
        (PORT d[12] (2670:2670:2670) (3013:3013:3013))
        (PORT clk (1264:1264:1264) (1250:1250:1250))
        (PORT ena (2347:2347:2347) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1250:1250:1250))
        (PORT d[0] (2347:2347:2347) (2608:2608:2608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2481:2481:2481))
        (PORT clk (1352:1352:1352) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3571:3571:3571))
        (PORT d[1] (2536:2536:2536) (2856:2856:2856))
        (PORT d[2] (3357:3357:3357) (3827:3827:3827))
        (PORT d[3] (2525:2525:2525) (2861:2861:2861))
        (PORT d[4] (3339:3339:3339) (3789:3789:3789))
        (PORT d[5] (2900:2900:2900) (3286:3286:3286))
        (PORT d[6] (3184:3184:3184) (3628:3628:3628))
        (PORT d[7] (3191:3191:3191) (3587:3587:3587))
        (PORT d[8] (3538:3538:3538) (4024:4024:4024))
        (PORT d[9] (3245:3245:3245) (3679:3679:3679))
        (PORT d[10] (2894:2894:2894) (3279:3279:3279))
        (PORT d[11] (2486:2486:2486) (2800:2800:2800))
        (PORT d[12] (3403:3403:3403) (3867:3867:3867))
        (PORT clk (1350:1350:1350) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3440:3440:3440) (3871:3871:3871))
        (PORT clk (1350:1350:1350) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1334:1334:1334))
        (PORT d[0] (3560:3560:3560) (3977:3977:3977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (3762:3762:3762))
        (PORT d[1] (2558:2558:2558) (2885:2885:2885))
        (PORT d[2] (3338:3338:3338) (3801:3801:3801))
        (PORT d[3] (2526:2526:2526) (2862:2862:2862))
        (PORT d[4] (3340:3340:3340) (3790:3790:3790))
        (PORT d[5] (2901:2901:2901) (3287:3287:3287))
        (PORT d[6] (3185:3185:3185) (3629:3629:3629))
        (PORT d[7] (3192:3192:3192) (3588:3588:3588))
        (PORT d[8] (3539:3539:3539) (4025:4025:4025))
        (PORT d[9] (3246:3246:3246) (3680:3680:3680))
        (PORT d[10] (2895:2895:2895) (3280:3280:3280))
        (PORT d[11] (2487:2487:2487) (2801:2801:2801))
        (PORT d[12] (3404:3404:3404) (3868:3868:3868))
        (PORT clk (1309:1309:1309) (1293:1293:1293))
        (PORT ena (2386:2386:2386) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1293:1293:1293))
        (PORT d[0] (2386:2386:2386) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (680:680:680))
        (PORT datab (2705:2705:2705) (3092:3092:3092))
        (PORT datac (2949:2949:2949) (3378:3378:3378))
        (PORT datad (502:502:502) (582:582:582))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (128:128:128))
        (PORT datab (101:101:101) (126:126:126))
        (PORT datac (2092:2092:2092) (2410:2410:2410))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (661:661:661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2392:2392:2392))
        (PORT clk (1376:1376:1376) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (4000:4000:4000))
        (PORT d[1] (3001:3001:3001) (3385:3385:3385))
        (PORT d[2] (3520:3520:3520) (4008:4008:4008))
        (PORT d[3] (2645:2645:2645) (2976:2976:2976))
        (PORT d[4] (4102:4102:4102) (4687:4687:4687))
        (PORT d[5] (2833:2833:2833) (3216:3216:3216))
        (PORT d[6] (2784:2784:2784) (3138:3138:3138))
        (PORT d[7] (2312:2312:2312) (2591:2591:2591))
        (PORT d[8] (3239:3239:3239) (3692:3692:3692))
        (PORT d[9] (3582:3582:3582) (4043:4043:4043))
        (PORT d[10] (2484:2484:2484) (2795:2795:2795))
        (PORT d[11] (3163:3163:3163) (3579:3579:3579))
        (PORT d[12] (3223:3223:3223) (3655:3655:3655))
        (PORT clk (1374:1374:1374) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (2131:2131:2131))
        (PORT clk (1374:1374:1374) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1362:1362:1362))
        (PORT d[0] (2179:2179:2179) (2410:2410:2410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3541:3541:3541) (3986:3986:3986))
        (PORT d[1] (2992:2992:2992) (3373:3373:3373))
        (PORT d[2] (3521:3521:3521) (4009:4009:4009))
        (PORT d[3] (2646:2646:2646) (2977:2977:2977))
        (PORT d[4] (4260:4260:4260) (4863:4863:4863))
        (PORT d[5] (2834:2834:2834) (3217:3217:3217))
        (PORT d[6] (2785:2785:2785) (3139:3139:3139))
        (PORT d[7] (2313:2313:2313) (2592:2592:2592))
        (PORT d[8] (3240:3240:3240) (3693:3693:3693))
        (PORT d[9] (3583:3583:3583) (4044:4044:4044))
        (PORT d[10] (2485:2485:2485) (2796:2796:2796))
        (PORT d[11] (3164:3164:3164) (3580:3580:3580))
        (PORT d[12] (3224:3224:3224) (3656:3656:3656))
        (PORT clk (1333:1333:1333) (1321:1321:1321))
        (PORT ena (2993:2993:2993) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1321:1321:1321))
        (PORT d[0] (2993:2993:2993) (3383:3383:3383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2419:2419:2419))
        (PORT clk (1369:1369:1369) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3334:3334:3334) (3749:3749:3749))
        (PORT d[1] (2569:2569:2569) (2897:2897:2897))
        (PORT d[2] (3492:3492:3492) (3972:3972:3972))
        (PORT d[3] (2536:2536:2536) (2869:2869:2869))
        (PORT d[4] (3513:3513:3513) (3982:3982:3982))
        (PORT d[5] (2876:2876:2876) (3257:3257:3257))
        (PORT d[6] (3105:3105:3105) (3529:3529:3529))
        (PORT d[7] (3360:3360:3360) (3778:3778:3778))
        (PORT d[8] (3318:3318:3318) (3773:3773:3773))
        (PORT d[9] (3293:3293:3293) (3731:3731:3731))
        (PORT d[10] (3041:3041:3041) (3450:3450:3450))
        (PORT d[11] (2470:2470:2470) (2780:2780:2780))
        (PORT d[12] (3435:3435:3435) (3909:3909:3909))
        (PORT clk (1367:1367:1367) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3693:3693:3693) (4160:4160:4160))
        (PORT clk (1367:1367:1367) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1351:1351:1351))
        (PORT d[0] (3964:3964:3964) (4439:4439:4439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3346:3346:3346) (3765:3765:3765))
        (PORT d[1] (2721:2721:2721) (3066:3066:3066))
        (PORT d[2] (3503:3503:3503) (3989:3989:3989))
        (PORT d[3] (2537:2537:2537) (2870:2870:2870))
        (PORT d[4] (3340:3340:3340) (3784:3784:3784))
        (PORT d[5] (2877:2877:2877) (3258:3258:3258))
        (PORT d[6] (3106:3106:3106) (3530:3530:3530))
        (PORT d[7] (3361:3361:3361) (3779:3779:3779))
        (PORT d[8] (3319:3319:3319) (3774:3774:3774))
        (PORT d[9] (3294:3294:3294) (3732:3732:3732))
        (PORT d[10] (3042:3042:3042) (3451:3451:3451))
        (PORT d[11] (2471:2471:2471) (2781:2781:2781))
        (PORT d[12] (3436:3436:3436) (3910:3910:3910))
        (PORT clk (1326:1326:1326) (1310:1310:1310))
        (PORT ena (2366:2366:2366) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1310:1310:1310))
        (PORT d[0] (2366:2366:2366) (2629:2629:2629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2967:2967:2967) (3404:3404:3404))
        (PORT datab (2705:2705:2705) (3093:3093:3093))
        (PORT datac (862:862:862) (981:981:981))
        (PORT datad (651:651:651) (746:746:746))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2382:2382:2382))
        (PORT clk (1323:1323:1323) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3705:3705:3705))
        (PORT d[1] (2779:2779:2779) (3167:3167:3167))
        (PORT d[2] (3306:3306:3306) (3761:3761:3761))
        (PORT d[3] (3336:3336:3336) (3763:3763:3763))
        (PORT d[4] (3258:3258:3258) (3675:3675:3675))
        (PORT d[5] (2713:2713:2713) (3059:3059:3059))
        (PORT d[6] (3060:3060:3060) (3458:3458:3458))
        (PORT d[7] (2720:2720:2720) (3071:3071:3071))
        (PORT d[8] (3253:3253:3253) (3707:3707:3707))
        (PORT d[9] (3243:3243:3243) (3672:3672:3672))
        (PORT d[10] (3076:3076:3076) (3480:3480:3480))
        (PORT d[11] (3389:3389:3389) (3832:3832:3832))
        (PORT d[12] (2666:2666:2666) (3013:3013:3013))
        (PORT clk (1321:1321:1321) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (2226:2226:2226))
        (PORT clk (1321:1321:1321) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1305:1305:1305))
        (PORT d[0] (2267:2267:2267) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (3535:3535:3535))
        (PORT d[1] (2793:2793:2793) (3176:3176:3176))
        (PORT d[2] (3307:3307:3307) (3761:3761:3761))
        (PORT d[3] (3337:3337:3337) (3764:3764:3764))
        (PORT d[4] (3256:3256:3256) (3680:3680:3680))
        (PORT d[5] (2714:2714:2714) (3060:3060:3060))
        (PORT d[6] (3061:3061:3061) (3459:3459:3459))
        (PORT d[7] (2721:2721:2721) (3072:3072:3072))
        (PORT d[8] (3254:3254:3254) (3708:3708:3708))
        (PORT d[9] (3244:3244:3244) (3673:3673:3673))
        (PORT d[10] (3077:3077:3077) (3481:3481:3481))
        (PORT d[11] (3390:3390:3390) (3833:3833:3833))
        (PORT d[12] (2667:2667:2667) (3014:3014:3014))
        (PORT clk (1280:1280:1280) (1264:1264:1264))
        (PORT ena (2190:2190:2190) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1264:1264:1264))
        (PORT d[0] (2190:2190:2190) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2430:2430:2430))
        (PORT clk (1316:1316:1316) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4143:4143:4143) (4674:4674:4674))
        (PORT d[1] (4509:4509:4509) (5114:5114:5114))
        (PORT d[2] (3112:3112:3112) (3530:3530:3530))
        (PORT d[3] (2829:2829:2829) (3195:3195:3195))
        (PORT d[4] (3467:3467:3467) (3941:3941:3941))
        (PORT d[5] (2530:2530:2530) (2855:2855:2855))
        (PORT d[6] (3273:3273:3273) (3721:3721:3721))
        (PORT d[7] (3020:3020:3020) (3392:3392:3392))
        (PORT d[8] (3079:3079:3079) (3476:3476:3476))
        (PORT d[9] (2945:2945:2945) (3326:3326:3326))
        (PORT d[10] (2889:2889:2889) (3274:3274:3274))
        (PORT d[11] (3036:3036:3036) (3423:3423:3423))
        (PORT d[12] (2751:2751:2751) (3111:3111:3111))
        (PORT clk (1314:1314:1314) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (3953:3953:3953))
        (PORT clk (1314:1314:1314) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1300:1300:1300))
        (PORT d[0] (3771:3771:3771) (4232:4232:4232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4137:4137:4137) (4658:4658:4658))
        (PORT d[1] (3097:3097:3097) (3513:3513:3513))
        (PORT d[2] (3110:3110:3110) (3536:3536:3536))
        (PORT d[3] (2830:2830:2830) (3196:3196:3196))
        (PORT d[4] (3458:3458:3458) (3928:3928:3928))
        (PORT d[5] (2531:2531:2531) (2856:2856:2856))
        (PORT d[6] (3274:3274:3274) (3722:3722:3722))
        (PORT d[7] (3021:3021:3021) (3393:3393:3393))
        (PORT d[8] (3080:3080:3080) (3477:3477:3477))
        (PORT d[9] (2946:2946:2946) (3327:3327:3327))
        (PORT d[10] (2890:2890:2890) (3275:3275:3275))
        (PORT d[11] (3037:3037:3037) (3424:3424:3424))
        (PORT d[12] (2752:2752:2752) (3112:3112:3112))
        (PORT clk (1273:1273:1273) (1259:1259:1259))
        (PORT ena (2172:2172:2172) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1259:1259:1259))
        (PORT d[0] (2172:2172:2172) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (1083:1083:1083))
        (PORT datab (2706:2706:2706) (3094:3094:3094))
        (PORT datac (2945:2945:2945) (3374:3374:3374))
        (PORT datad (893:893:893) (1011:1011:1011))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (101:101:101) (125:125:125))
        (PORT datac (2092:2092:2092) (2409:2409:2409))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2632:2632:2632))
        (PORT clk (1407:1407:1407) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3238:3238:3238) (3656:3656:3656))
        (PORT d[1] (3766:3766:3766) (4265:4265:4265))
        (PORT d[2] (2520:2520:2520) (2831:2831:2831))
        (PORT d[3] (2879:2879:2879) (3258:3258:3258))
        (PORT d[4] (2694:2694:2694) (3052:3052:3052))
        (PORT d[5] (3819:3819:3819) (4354:4354:4354))
        (PORT d[6] (2470:2470:2470) (2775:2775:2775))
        (PORT d[7] (3102:3102:3102) (3499:3499:3499))
        (PORT d[8] (2889:2889:2889) (3262:3262:3262))
        (PORT d[9] (3269:3269:3269) (3713:3713:3713))
        (PORT d[10] (2448:2448:2448) (2760:2760:2760))
        (PORT d[11] (2624:2624:2624) (2957:2957:2957))
        (PORT d[12] (4329:4329:4329) (4951:4951:4951))
        (PORT clk (1405:1405:1405) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3437:3437:3437))
        (PORT clk (1405:1405:1405) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1394:1394:1394))
        (PORT d[0] (3339:3339:3339) (3716:3716:3716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3644:3644:3644))
        (PORT d[1] (3767:3767:3767) (4266:4266:4266))
        (PORT d[2] (2511:2511:2511) (2817:2817:2817))
        (PORT d[3] (2880:2880:2880) (3259:3259:3259))
        (PORT d[4] (2675:2675:2675) (3028:3028:3028))
        (PORT d[5] (3820:3820:3820) (4355:4355:4355))
        (PORT d[6] (2471:2471:2471) (2776:2776:2776))
        (PORT d[7] (3103:3103:3103) (3500:3500:3500))
        (PORT d[8] (2890:2890:2890) (3263:3263:3263))
        (PORT d[9] (3270:3270:3270) (3714:3714:3714))
        (PORT d[10] (2449:2449:2449) (2761:2761:2761))
        (PORT d[11] (2625:2625:2625) (2958:2958:2958))
        (PORT d[12] (4330:4330:4330) (4952:4952:4952))
        (PORT clk (1364:1364:1364) (1353:1353:1353))
        (PORT ena (3199:3199:3199) (3599:3599:3599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1353:1353:1353))
        (PORT d[0] (3199:3199:3199) (3599:3599:3599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2478:2478:2478))
        (PORT clk (1363:1363:1363) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (4314:4314:4314))
        (PORT d[1] (4167:4167:4167) (4729:4729:4729))
        (PORT d[2] (2927:2927:2927) (3317:3317:3317))
        (PORT d[3] (2855:2855:2855) (3218:3218:3218))
        (PORT d[4] (2908:2908:2908) (3295:3295:3295))
        (PORT d[5] (3441:3441:3441) (3889:3889:3889))
        (PORT d[6] (2618:2618:2618) (2945:2945:2945))
        (PORT d[7] (3457:3457:3457) (3929:3929:3929))
        (PORT d[8] (3364:3364:3364) (3789:3789:3789))
        (PORT d[9] (3244:3244:3244) (3680:3680:3680))
        (PORT d[10] (2716:2716:2716) (3074:3074:3074))
        (PORT d[11] (3048:3048:3048) (3436:3436:3436))
        (PORT d[12] (4264:4264:4264) (4821:4821:4821))
        (PORT clk (1361:1361:1361) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4126:4126:4126) (4594:4594:4594))
        (PORT clk (1361:1361:1361) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1348:1348:1348))
        (PORT d[0] (4397:4397:4397) (4873:4873:4873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3810:3810:3810) (4298:4298:4298))
        (PORT d[1] (4157:4157:4157) (4716:4716:4716))
        (PORT d[2] (2935:2935:2935) (3333:3333:3333))
        (PORT d[3] (2856:2856:2856) (3219:3219:3219))
        (PORT d[4] (2909:2909:2909) (3296:3296:3296))
        (PORT d[5] (3442:3442:3442) (3890:3890:3890))
        (PORT d[6] (2619:2619:2619) (2946:2946:2946))
        (PORT d[7] (3458:3458:3458) (3930:3930:3930))
        (PORT d[8] (3365:3365:3365) (3790:3790:3790))
        (PORT d[9] (3245:3245:3245) (3681:3681:3681))
        (PORT d[10] (2717:2717:2717) (3075:3075:3075))
        (PORT d[11] (3049:3049:3049) (3437:3437:3437))
        (PORT d[12] (4265:4265:4265) (4822:4822:4822))
        (PORT clk (1320:1320:1320) (1307:1307:1307))
        (PORT ena (2156:2156:2156) (2393:2393:2393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1307:1307:1307))
        (PORT d[0] (2156:2156:2156) (2393:2393:2393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2962:2962:2962) (3394:3394:3394))
        (PORT datab (898:898:898) (1036:1036:1036))
        (PORT datac (892:892:892) (1009:1009:1009))
        (PORT datad (2177:2177:2177) (2483:2483:2483))
        (IOPATH dataa combout (177:177:177) (172:172:172))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2648:2648:2648))
        (PORT clk (1360:1360:1360) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (4251:4251:4251))
        (PORT d[1] (2425:2425:2425) (2741:2741:2741))
        (PORT d[2] (3887:3887:3887) (4425:4425:4425))
        (PORT d[3] (2969:2969:2969) (3363:3363:3363))
        (PORT d[4] (3846:3846:3846) (4360:4360:4360))
        (PORT d[5] (3074:3074:3074) (3463:3463:3463))
        (PORT d[6] (3675:3675:3675) (4174:4174:4174))
        (PORT d[7] (3824:3824:3824) (4338:4338:4338))
        (PORT d[8] (3667:3667:3667) (4169:4169:4169))
        (PORT d[9] (3086:3086:3086) (3502:3502:3502))
        (PORT d[10] (3942:3942:3942) (4488:4488:4488))
        (PORT d[11] (2955:2955:2955) (3354:3354:3354))
        (PORT d[12] (2725:2725:2725) (3093:3093:3093))
        (PORT clk (1358:1358:1358) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3517:3517:3517))
        (PORT clk (1358:1358:1358) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1343:1343:1343))
        (PORT d[0] (3411:3411:3411) (3796:3796:3796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (4082:4082:4082))
        (PORT d[1] (2416:2416:2416) (2729:2729:2729))
        (PORT d[2] (3534:3534:3534) (4020:4020:4020))
        (PORT d[3] (2970:2970:2970) (3364:3364:3364))
        (PORT d[4] (3692:3692:3692) (4176:4176:4176))
        (PORT d[5] (3075:3075:3075) (3464:3464:3464))
        (PORT d[6] (3676:3676:3676) (4175:4175:4175))
        (PORT d[7] (3825:3825:3825) (4339:4339:4339))
        (PORT d[8] (3668:3668:3668) (4170:4170:4170))
        (PORT d[9] (3087:3087:3087) (3503:3503:3503))
        (PORT d[10] (3943:3943:3943) (4489:4489:4489))
        (PORT d[11] (2956:2956:2956) (3355:3355:3355))
        (PORT d[12] (2726:2726:2726) (3094:3094:3094))
        (PORT clk (1317:1317:1317) (1302:1302:1302))
        (PORT ena (2903:2903:2903) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1302:1302:1302))
        (PORT d[0] (2903:2903:2903) (3248:3248:3248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2427:2427:2427))
        (PORT clk (1364:1364:1364) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3735:3735:3735))
        (PORT d[1] (2566:2566:2566) (2896:2896:2896))
        (PORT d[2] (3483:3483:3483) (3963:3963:3963))
        (PORT d[3] (2535:2535:2535) (2868:2868:2868))
        (PORT d[4] (3359:3359:3359) (3816:3816:3816))
        (PORT d[5] (2891:2891:2891) (3275:3275:3275))
        (PORT d[6] (3162:3162:3162) (3595:3595:3595))
        (PORT d[7] (3200:3200:3200) (3603:3603:3603))
        (PORT d[8] (3543:3543:3543) (4033:4033:4033))
        (PORT d[9] (3297:3297:3297) (3737:3737:3737))
        (PORT d[10] (3050:3050:3050) (3453:3453:3453))
        (PORT d[11] (3463:3463:3463) (3928:3928:3928))
        (PORT d[12] (3423:3423:3423) (3890:3890:3890))
        (PORT clk (1362:1362:1362) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (3237:3237:3237))
        (PORT clk (1362:1362:1362) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1347:1347:1347))
        (PORT d[0] (3164:3164:3164) (3516:3516:3516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3777:3777:3777))
        (PORT d[1] (2722:2722:2722) (3071:3071:3071))
        (PORT d[2] (3445:3445:3445) (3915:3915:3915))
        (PORT d[3] (2536:2536:2536) (2869:2869:2869))
        (PORT d[4] (3343:3343:3343) (3784:3784:3784))
        (PORT d[5] (2892:2892:2892) (3276:3276:3276))
        (PORT d[6] (3163:3163:3163) (3596:3596:3596))
        (PORT d[7] (3201:3201:3201) (3604:3604:3604))
        (PORT d[8] (3544:3544:3544) (4034:4034:4034))
        (PORT d[9] (3298:3298:3298) (3738:3738:3738))
        (PORT d[10] (3051:3051:3051) (3454:3454:3454))
        (PORT d[11] (3464:3464:3464) (3929:3929:3929))
        (PORT d[12] (3424:3424:3424) (3891:3891:3891))
        (PORT clk (1321:1321:1321) (1306:1306:1306))
        (PORT ena (2325:2325:2325) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1306:1306:1306))
        (PORT d[0] (2325:2325:2325) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (793:793:793))
        (PORT datab (2706:2706:2706) (3094:3094:3094))
        (PORT datac (2943:2943:2943) (3372:3372:3372))
        (PORT datad (648:648:648) (736:736:736))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (128:128:128))
        (PORT datab (1063:1063:1063) (1200:1200:1200))
        (PORT datac (2092:2092:2092) (2409:2409:2409))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2581:2581:2581))
        (PORT clk (1410:1410:1410) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3606:3606:3606) (4073:4073:4073))
        (PORT d[1] (3363:3363:3363) (3814:3814:3814))
        (PORT d[2] (4634:4634:4634) (5260:5260:5260))
        (PORT d[3] (4037:4037:4037) (4579:4579:4579))
        (PORT d[4] (2907:2907:2907) (3294:3294:3294))
        (PORT d[5] (4044:4044:4044) (4575:4575:4575))
        (PORT d[6] (3988:3988:3988) (4552:4552:4552))
        (PORT d[7] (3170:3170:3170) (3613:3613:3613))
        (PORT d[8] (3437:3437:3437) (3897:3897:3897))
        (PORT d[9] (3505:3505:3505) (3980:3980:3980))
        (PORT d[10] (2883:2883:2883) (3272:3272:3272))
        (PORT d[11] (4091:4091:4091) (4659:4659:4659))
        (PORT d[12] (3874:3874:3874) (4403:4403:4403))
        (PORT clk (1408:1408:1408) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4155:4155:4155) (4687:4687:4687))
        (PORT clk (1408:1408:1408) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
        (PORT d[0] (4426:4426:4426) (4966:4966:4966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3913:3913:3913))
        (PORT d[1] (3354:3354:3354) (3802:3802:3802))
        (PORT d[2] (2866:2866:2866) (3255:3255:3255))
        (PORT d[3] (4038:4038:4038) (4580:4580:4580))
        (PORT d[4] (2752:2752:2752) (3117:3117:3117))
        (PORT d[5] (4045:4045:4045) (4576:4576:4576))
        (PORT d[6] (3989:3989:3989) (4553:4553:4553))
        (PORT d[7] (3171:3171:3171) (3614:3614:3614))
        (PORT d[8] (3438:3438:3438) (3898:3898:3898))
        (PORT d[9] (3506:3506:3506) (3981:3981:3981))
        (PORT d[10] (2884:2884:2884) (3273:3273:3273))
        (PORT d[11] (4092:4092:4092) (4660:4660:4660))
        (PORT d[12] (3875:3875:3875) (4404:4404:4404))
        (PORT clk (1367:1367:1367) (1352:1352:1352))
        (PORT ena (1740:1740:1740) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1352:1352:1352))
        (PORT d[0] (1740:1740:1740) (1909:1909:1909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2777:2777:2777))
        (PORT clk (1407:1407:1407) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3768:3768:3768))
        (PORT d[1] (3547:3547:3547) (4024:4024:4024))
        (PORT d[2] (4457:4457:4457) (5065:5065:5065))
        (PORT d[3] (4196:4196:4196) (4754:4754:4754))
        (PORT d[4] (2716:2716:2716) (3073:3073:3073))
        (PORT d[5] (4232:4232:4232) (4795:4795:4795))
        (PORT d[6] (4154:4154:4154) (4734:4734:4734))
        (PORT d[7] (3337:3337:3337) (3799:3799:3799))
        (PORT d[8] (3276:3276:3276) (3718:3718:3718))
        (PORT d[9] (3175:3175:3175) (3593:3593:3593))
        (PORT d[10] (3402:3402:3402) (3867:3867:3867))
        (PORT d[11] (4257:4257:4257) (4849:4849:4849))
        (PORT d[12] (4047:4047:4047) (4590:4590:4590))
        (PORT clk (1405:1405:1405) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2301:2301:2301))
        (PORT clk (1405:1405:1405) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1390:1390:1390))
        (PORT d[0] (2327:2327:2327) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3487:3487:3487))
        (PORT d[1] (3537:3537:3537) (4012:4012:4012))
        (PORT d[2] (3021:3021:3021) (3430:3430:3430))
        (PORT d[3] (4197:4197:4197) (4755:4755:4755))
        (PORT d[4] (2727:2727:2727) (3087:3087:3087))
        (PORT d[5] (4233:4233:4233) (4796:4796:4796))
        (PORT d[6] (4155:4155:4155) (4735:4735:4735))
        (PORT d[7] (3338:3338:3338) (3800:3800:3800))
        (PORT d[8] (3277:3277:3277) (3719:3719:3719))
        (PORT d[9] (3176:3176:3176) (3594:3594:3594))
        (PORT d[10] (3403:3403:3403) (3868:3868:3868))
        (PORT d[11] (4258:4258:4258) (4850:4850:4850))
        (PORT d[12] (4048:4048:4048) (4591:4591:4591))
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (PORT ena (2532:2532:2532) (2832:2832:2832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (PORT d[0] (2532:2532:2532) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2961:2961:2961) (3393:3393:3393))
        (PORT datab (2199:2199:2199) (2517:2517:2517))
        (PORT datac (500:500:500) (582:582:582))
        (PORT datad (483:483:483) (553:553:553))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2763:2763:2763))
        (PORT clk (1406:1406:1406) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3775:3775:3775))
        (PORT d[1] (3547:3547:3547) (4025:4025:4025))
        (PORT d[2] (4458:4458:4458) (5072:5072:5072))
        (PORT d[3] (4325:4325:4325) (4894:4894:4894))
        (PORT d[4] (2742:2742:2742) (3109:3109:3109))
        (PORT d[5] (4218:4218:4218) (4772:4772:4772))
        (PORT d[6] (4148:4148:4148) (4723:4723:4723))
        (PORT d[7] (3338:3338:3338) (3799:3799:3799))
        (PORT d[8] (3286:3286:3286) (3735:3735:3735))
        (PORT d[9] (3183:3183:3183) (3618:3618:3618))
        (PORT d[10] (3421:3421:3421) (3891:3891:3891))
        (PORT d[11] (4249:4249:4249) (4837:4837:4837))
        (PORT d[12] (2933:2933:2933) (3324:3324:3324))
        (PORT clk (1404:1404:1404) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2392:2392:2392))
        (PORT clk (1404:1404:1404) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1389:1389:1389))
        (PORT d[0] (2414:2414:2414) (2671:2671:2671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (3472:3472:3472))
        (PORT d[1] (3518:3518:3518) (3982:3982:3982))
        (PORT d[2] (4449:4449:4449) (5060:5060:5060))
        (PORT d[3] (4326:4326:4326) (4895:4895:4895))
        (PORT d[4] (2898:2898:2898) (3279:3279:3279))
        (PORT d[5] (4219:4219:4219) (4773:4773:4773))
        (PORT d[6] (4149:4149:4149) (4724:4724:4724))
        (PORT d[7] (3339:3339:3339) (3800:3800:3800))
        (PORT d[8] (3287:3287:3287) (3736:3736:3736))
        (PORT d[9] (3184:3184:3184) (3619:3619:3619))
        (PORT d[10] (3422:3422:3422) (3892:3892:3892))
        (PORT d[11] (4250:4250:4250) (4838:4838:4838))
        (PORT d[12] (2934:2934:2934) (3325:3325:3325))
        (PORT clk (1363:1363:1363) (1348:1348:1348))
        (PORT ena (2366:2366:2366) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1348:1348:1348))
        (PORT d[0] (2366:2366:2366) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2583:2583:2583))
        (PORT clk (1410:1410:1410) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (3293:3293:3293))
        (PORT d[1] (3357:3357:3357) (3803:3803:3803))
        (PORT d[2] (4627:4627:4627) (5252:5252:5252))
        (PORT d[3] (4173:4173:4173) (4720:4720:4720))
        (PORT d[4] (2743:2743:2743) (3106:3106:3106))
        (PORT d[5] (3779:3779:3779) (4284:4284:4284))
        (PORT d[6] (3987:3987:3987) (4550:4550:4550))
        (PORT d[7] (3184:3184:3184) (3630:3630:3630))
        (PORT d[8] (3445:3445:3445) (3907:3907:3907))
        (PORT d[9] (3359:3359:3359) (3816:3816:3816))
        (PORT d[10] (3223:3223:3223) (3658:3658:3658))
        (PORT d[11] (4084:4084:4084) (4650:4650:4650))
        (PORT d[12] (4016:4016:4016) (4552:4552:4552))
        (PORT clk (1408:1408:1408) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (4001:4001:4001))
        (PORT clk (1408:1408:1408) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
        (PORT d[0] (3825:3825:3825) (4280:4280:4280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3470:3470:3470) (3930:3930:3930))
        (PORT d[1] (3348:3348:3348) (3791:3791:3791))
        (PORT d[2] (4638:4638:4638) (5269:5269:5269))
        (PORT d[3] (4174:4174:4174) (4721:4721:4721))
        (PORT d[4] (2744:2744:2744) (3111:3111:3111))
        (PORT d[5] (3780:3780:3780) (4285:4285:4285))
        (PORT d[6] (3988:3988:3988) (4551:4551:4551))
        (PORT d[7] (3185:3185:3185) (3631:3631:3631))
        (PORT d[8] (3446:3446:3446) (3908:3908:3908))
        (PORT d[9] (3360:3360:3360) (3817:3817:3817))
        (PORT d[10] (3224:3224:3224) (3659:3659:3659))
        (PORT d[11] (4085:4085:4085) (4651:4651:4651))
        (PORT d[12] (4017:4017:4017) (4553:4553:4553))
        (PORT clk (1367:1367:1367) (1352:1352:1352))
        (PORT ena (1771:1771:1771) (1946:1946:1946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1352:1352:1352))
        (PORT d[0] (1771:1771:1771) (1946:1946:1946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2962:2962:2962) (3394:3394:3394))
        (PORT datab (2194:2194:2194) (2510:2510:2510))
        (PORT datac (476:476:476) (539:539:539))
        (PORT datad (490:490:490) (565:565:565))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (99:99:99) (124:124:124))
        (PORT datac (2720:2720:2720) (3103:3103:3103))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2749:2749:2749))
        (PORT clk (1397:1397:1397) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (3836:3836:3836))
        (PORT d[1] (3723:3723:3723) (4218:4218:4218))
        (PORT d[2] (4252:4252:4252) (4835:4835:4835))
        (PORT d[3] (4365:4365:4365) (4944:4944:4944))
        (PORT d[4] (2937:2937:2937) (3336:3336:3336))
        (PORT d[5] (4387:4387:4387) (4963:4963:4963))
        (PORT d[6] (4313:4313:4313) (4907:4907:4907))
        (PORT d[7] (3508:3508:3508) (3993:3993:3993))
        (PORT d[8] (3105:3105:3105) (3526:3526:3526))
        (PORT d[9] (3012:3012:3012) (3415:3415:3415))
        (PORT d[10] (3574:3574:3574) (4058:4058:4058))
        (PORT d[11] (4422:4422:4422) (5034:5034:5034))
        (PORT d[12] (2934:2934:2934) (3327:3327:3327))
        (PORT clk (1395:1395:1395) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3687:3687:3687))
        (PORT clk (1395:1395:1395) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1382:1382:1382))
        (PORT d[0] (3564:3564:3564) (3966:3966:3966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3682:3682:3682))
        (PORT d[1] (3714:3714:3714) (4206:4206:4206))
        (PORT d[2] (2904:2904:2904) (3296:3296:3296))
        (PORT d[3] (4366:4366:4366) (4945:4945:4945))
        (PORT d[4] (3084:3084:3084) (3492:3492:3492))
        (PORT d[5] (4388:4388:4388) (4964:4964:4964))
        (PORT d[6] (4314:4314:4314) (4908:4908:4908))
        (PORT d[7] (3509:3509:3509) (3994:3994:3994))
        (PORT d[8] (3106:3106:3106) (3527:3527:3527))
        (PORT d[9] (3013:3013:3013) (3416:3416:3416))
        (PORT d[10] (3575:3575:3575) (4059:4059:4059))
        (PORT d[11] (4423:4423:4423) (5035:5035:5035))
        (PORT d[12] (2935:2935:2935) (3328:3328:3328))
        (PORT clk (1354:1354:1354) (1341:1341:1341))
        (PORT ena (2360:2360:2360) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1341:1341:1341))
        (PORT d[0] (2360:2360:2360) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2740:2740:2740))
        (PORT clk (1401:1401:1401) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3672:3672:3672))
        (PORT d[1] (3704:3704:3704) (4196:4196:4196))
        (PORT d[2] (4273:4273:4273) (4864:4864:4864))
        (PORT d[3] (4364:4364:4364) (4943:4943:4943))
        (PORT d[4] (2752:2752:2752) (3122:3122:3122))
        (PORT d[5] (4215:4215:4215) (4768:4768:4768))
        (PORT d[6] (4132:4132:4132) (4685:4685:4685))
        (PORT d[7] (3508:3508:3508) (3992:3992:3992))
        (PORT d[8] (3253:3253:3253) (3691:3691:3691))
        (PORT d[9] (3184:3184:3184) (3610:3610:3610))
        (PORT d[10] (3403:3403:3403) (3862:3862:3862))
        (PORT d[11] (4421:4421:4421) (5033:5033:5033))
        (PORT d[12] (3047:3047:3047) (3441:3441:3441))
        (PORT clk (1399:1399:1399) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2547:2547:2547))
        (PORT clk (1399:1399:1399) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1386:1386:1386))
        (PORT d[0] (2558:2558:2558) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3244:3244:3244) (3680:3680:3680))
        (PORT d[1] (3705:3705:3705) (4197:4197:4197))
        (PORT d[2] (4264:4264:4264) (4852:4852:4852))
        (PORT d[3] (4365:4365:4365) (4944:4944:4944))
        (PORT d[4] (2916:2916:2916) (3309:3309:3309))
        (PORT d[5] (4216:4216:4216) (4769:4769:4769))
        (PORT d[6] (4133:4133:4133) (4686:4686:4686))
        (PORT d[7] (3509:3509:3509) (3993:3993:3993))
        (PORT d[8] (3254:3254:3254) (3692:3692:3692))
        (PORT d[9] (3185:3185:3185) (3611:3611:3611))
        (PORT d[10] (3404:3404:3404) (3863:3863:3863))
        (PORT d[11] (4422:4422:4422) (5034:5034:5034))
        (PORT d[12] (3048:3048:3048) (3442:3442:3442))
        (PORT clk (1358:1358:1358) (1345:1345:1345))
        (PORT ena (2368:2368:2368) (2646:2646:2646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1345:1345:1345))
        (PORT d[0] (2368:2368:2368) (2646:2646:2646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2961:2961:2961) (3393:3393:3393))
        (PORT datab (2200:2200:2200) (2517:2517:2517))
        (PORT datac (654:654:654) (759:759:759))
        (PORT datad (482:482:482) (548:548:548))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2744:2744:2744))
        (PORT clk (1409:1409:1409) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3618:3618:3618))
        (PORT d[1] (3358:3358:3358) (3808:3808:3808))
        (PORT d[2] (4613:4613:4613) (5236:5236:5236))
        (PORT d[3] (4200:4200:4200) (4755:4755:4755))
        (PORT d[4] (2727:2727:2727) (3092:3092:3092))
        (PORT d[5] (3771:3771:3771) (4274:4274:4274))
        (PORT d[6] (3979:3979:3979) (4534:4534:4534))
        (PORT d[7] (3181:3181:3181) (3625:3625:3625))
        (PORT d[8] (3456:3456:3456) (3923:3923:3923))
        (PORT d[9] (3369:3369:3369) (3829:3829:3829))
        (PORT d[10] (3243:3243:3243) (3687:3687:3687))
        (PORT d[11] (4262:4262:4262) (4857:4857:4857))
        (PORT d[12] (4027:4027:4027) (4565:4565:4565))
        (PORT clk (1407:1407:1407) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2619:2619:2619))
        (PORT clk (1407:1407:1407) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1392:1392:1392))
        (PORT d[0] (2637:2637:2637) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (3458:3458:3458))
        (PORT d[1] (3516:3516:3516) (3989:3989:3989))
        (PORT d[2] (4624:4624:4624) (5251:5251:5251))
        (PORT d[3] (4201:4201:4201) (4756:4756:4756))
        (PORT d[4] (2728:2728:2728) (3088:3088:3088))
        (PORT d[5] (3772:3772:3772) (4275:4275:4275))
        (PORT d[6] (3980:3980:3980) (4535:4535:4535))
        (PORT d[7] (3182:3182:3182) (3626:3626:3626))
        (PORT d[8] (3457:3457:3457) (3924:3924:3924))
        (PORT d[9] (3370:3370:3370) (3830:3830:3830))
        (PORT d[10] (3244:3244:3244) (3688:3688:3688))
        (PORT d[11] (4263:4263:4263) (4858:4858:4858))
        (PORT d[12] (4028:4028:4028) (4566:4566:4566))
        (PORT clk (1366:1366:1366) (1351:1351:1351))
        (PORT ena (1758:1758:1758) (1928:1928:1928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1351:1351:1351))
        (PORT d[0] (1758:1758:1758) (1928:1928:1928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2569:2569:2569))
        (PORT clk (1403:1403:1403) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3789:3789:3789))
        (PORT d[1] (3528:3528:3528) (3996:3996:3996))
        (PORT d[2] (4422:4422:4422) (5024:5024:5024))
        (PORT d[3] (4357:4357:4357) (4935:4935:4935))
        (PORT d[4] (2751:2751:2751) (3116:3116:3116))
        (PORT d[5] (4230:4230:4230) (4790:4790:4790))
        (PORT d[6] (4144:4144:4144) (4714:4714:4714))
        (PORT d[7] (3356:3356:3356) (3835:3835:3835))
        (PORT d[8] (3266:3266:3266) (3707:3707:3707))
        (PORT d[9] (3185:3185:3185) (3611:3611:3611))
        (PORT d[10] (3410:3410:3410) (3875:3875:3875))
        (PORT d[11] (4427:4427:4427) (5042:5042:5042))
        (PORT d[12] (3068:3068:3068) (3467:3467:3467))
        (PORT clk (1401:1401:1401) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3557:3557:3557))
        (PORT clk (1401:1401:1401) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1387:1387:1387))
        (PORT d[0] (3465:3465:3465) (3836:3836:3836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3238:3238:3238) (3674:3674:3674))
        (PORT d[1] (3711:3711:3711) (4210:4210:4210))
        (PORT d[2] (4434:4434:4434) (5038:5038:5038))
        (PORT d[3] (4358:4358:4358) (4936:4936:4936))
        (PORT d[4] (2742:2742:2742) (3104:3104:3104))
        (PORT d[5] (4231:4231:4231) (4791:4791:4791))
        (PORT d[6] (4145:4145:4145) (4715:4715:4715))
        (PORT d[7] (3357:3357:3357) (3836:3836:3836))
        (PORT d[8] (3267:3267:3267) (3708:3708:3708))
        (PORT d[9] (3186:3186:3186) (3612:3612:3612))
        (PORT d[10] (3411:3411:3411) (3876:3876:3876))
        (PORT d[11] (4428:4428:4428) (5043:5043:5043))
        (PORT d[12] (3069:3069:3069) (3468:3468:3468))
        (PORT clk (1360:1360:1360) (1346:1346:1346))
        (PORT ena (2388:2388:2388) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1346:1346:1346))
        (PORT d[0] (2388:2388:2388) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2962:2962:2962) (3394:3394:3394))
        (PORT datab (2197:2197:2197) (2514:2514:2514))
        (PORT datac (470:470:470) (533:533:533))
        (PORT datad (496:496:496) (573:573:573))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (127:127:127))
        (PORT datab (99:99:99) (123:123:123))
        (PORT datac (2720:2720:2720) (3103:3103:3103))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (258:258:258) (631:631:631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2745:2745:2745))
        (PORT clk (1386:1386:1386) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3786:3786:3786))
        (PORT d[1] (3653:3653:3653) (4141:4141:4141))
        (PORT d[2] (3102:3102:3102) (3524:3524:3524))
        (PORT d[3] (3103:3103:3103) (3520:3520:3520))
        (PORT d[4] (2900:2900:2900) (3302:3302:3302))
        (PORT d[5] (3126:3126:3126) (3541:3541:3541))
        (PORT d[6] (2845:2845:2845) (3220:3220:3220))
        (PORT d[7] (3124:3124:3124) (3556:3556:3556))
        (PORT d[8] (3020:3020:3020) (3402:3402:3402))
        (PORT d[9] (2740:2740:2740) (3099:3099:3099))
        (PORT d[10] (2737:2737:2737) (3092:3092:3092))
        (PORT d[11] (3096:3096:3096) (3499:3499:3499))
        (PORT d[12] (3942:3942:3942) (4468:4468:4468))
        (PORT clk (1384:1384:1384) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4447:4447:4447) (5009:5009:5009))
        (PORT clk (1384:1384:1384) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1370:1370:1370))
        (PORT d[0] (4718:4718:4718) (5288:5288:5288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3756:3756:3756))
        (PORT d[1] (3826:3826:3826) (4345:4345:4345))
        (PORT d[2] (3102:3102:3102) (3526:3526:3526))
        (PORT d[3] (3104:3104:3104) (3521:3521:3521))
        (PORT d[4] (2901:2901:2901) (3301:3301:3301))
        (PORT d[5] (3127:3127:3127) (3542:3542:3542))
        (PORT d[6] (2846:2846:2846) (3221:3221:3221))
        (PORT d[7] (3125:3125:3125) (3557:3557:3557))
        (PORT d[8] (3021:3021:3021) (3403:3403:3403))
        (PORT d[9] (2741:2741:2741) (3100:3100:3100))
        (PORT d[10] (2738:2738:2738) (3093:3093:3093))
        (PORT d[11] (3097:3097:3097) (3500:3500:3500))
        (PORT d[12] (3943:3943:3943) (4469:4469:4469))
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (PORT ena (2118:2118:2118) (2359:2359:2359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (PORT d[0] (2118:2118:2118) (2359:2359:2359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (3204:3204:3204))
        (PORT clk (1413:1413:1413) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3463:3463:3463))
        (PORT d[1] (3696:3696:3696) (4211:4211:4211))
        (PORT d[2] (2503:2503:2503) (2808:2808:2808))
        (PORT d[3] (2895:2895:2895) (3276:3276:3276))
        (PORT d[4] (2814:2814:2814) (3163:3163:3163))
        (PORT d[5] (3822:3822:3822) (4361:4361:4361))
        (PORT d[6] (2489:2489:2489) (2798:2798:2798))
        (PORT d[7] (2931:2931:2931) (3309:3309:3309))
        (PORT d[8] (3034:3034:3034) (3419:3419:3419))
        (PORT d[9] (2894:2894:2894) (3286:3286:3286))
        (PORT d[10] (2905:2905:2905) (3272:3272:3272))
        (PORT d[11] (5209:5209:5209) (5909:5909:5909))
        (PORT d[12] (4168:4168:4168) (4769:4769:4769))
        (PORT clk (1411:1411:1411) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2247:2247:2247))
        (PORT clk (1411:1411:1411) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1399:1399:1399))
        (PORT d[0] (2441:2441:2441) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3625:3625:3625))
        (PORT d[1] (3697:3697:3697) (4212:4212:4212))
        (PORT d[2] (2514:2514:2514) (2822:2822:2822))
        (PORT d[3] (2896:2896:2896) (3277:3277:3277))
        (PORT d[4] (2868:2868:2868) (3256:3256:3256))
        (PORT d[5] (3823:3823:3823) (4362:4362:4362))
        (PORT d[6] (2490:2490:2490) (2799:2799:2799))
        (PORT d[7] (2932:2932:2932) (3310:3310:3310))
        (PORT d[8] (3035:3035:3035) (3420:3420:3420))
        (PORT d[9] (2895:2895:2895) (3287:3287:3287))
        (PORT d[10] (2906:2906:2906) (3273:3273:3273))
        (PORT d[11] (5210:5210:5210) (5910:5910:5910))
        (PORT d[12] (4169:4169:4169) (4770:4770:4770))
        (PORT clk (1370:1370:1370) (1358:1358:1358))
        (PORT ena (3205:3205:3205) (3607:3607:3607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1358:1358:1358))
        (PORT d[0] (3205:3205:3205) (3607:3607:3607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2963:2963:2963) (3395:3395:3395))
        (PORT datab (749:749:749) (837:837:837))
        (PORT datac (850:850:850) (997:997:997))
        (PORT datad (2173:2173:2173) (2479:2479:2479))
        (IOPATH dataa combout (149:149:149) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (3328:3328:3328))
        (PORT clk (1408:1408:1408) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3066:3066:3066) (3473:3473:3473))
        (PORT d[1] (3529:3529:3529) (4003:4003:4003))
        (PORT d[2] (4468:4468:4468) (5084:5084:5084))
        (PORT d[3] (4201:4201:4201) (4756:4756:4756))
        (PORT d[4] (2670:2670:2670) (3018:3018:3018))
        (PORT d[5] (4198:4198:4198) (4749:4749:4749))
        (PORT d[6] (3971:3971:3971) (4512:4512:4512))
        (PORT d[7] (3182:3182:3182) (3626:3626:3626))
        (PORT d[8] (3437:3437:3437) (3898:3898:3898))
        (PORT d[9] (3347:3347:3347) (3790:3790:3790))
        (PORT d[10] (3233:3233:3233) (3670:3670:3670))
        (PORT d[11] (4256:4256:4256) (4848:4848:4848))
        (PORT d[12] (4034:4034:4034) (4572:4572:4572))
        (PORT clk (1406:1406:1406) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3651:3651:3651))
        (PORT clk (1406:1406:1406) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1391:1391:1391))
        (PORT d[0] (3813:3813:3813) (4271:4271:4271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3474:3474:3474))
        (PORT d[1] (3530:3530:3530) (4004:4004:4004))
        (PORT d[2] (4459:4459:4459) (5072:5072:5072))
        (PORT d[3] (4202:4202:4202) (4757:4757:4757))
        (PORT d[4] (2825:2825:2825) (3189:3189:3189))
        (PORT d[5] (4199:4199:4199) (4750:4750:4750))
        (PORT d[6] (3972:3972:3972) (4513:4513:4513))
        (PORT d[7] (3183:3183:3183) (3627:3627:3627))
        (PORT d[8] (3438:3438:3438) (3899:3899:3899))
        (PORT d[9] (3348:3348:3348) (3791:3791:3791))
        (PORT d[10] (3234:3234:3234) (3671:3671:3671))
        (PORT d[11] (4257:4257:4257) (4849:4849:4849))
        (PORT d[12] (4035:4035:4035) (4573:4573:4573))
        (PORT clk (1365:1365:1365) (1350:1350:1350))
        (PORT ena (2536:2536:2536) (2825:2825:2825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
        (PORT d[0] (2536:2536:2536) (2825:2825:2825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2771:2771:2771))
        (PORT clk (1383:1383:1383) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (3967:3967:3967))
        (PORT d[1] (3835:3835:3835) (4352:4352:4352))
        (PORT d[2] (2919:2919:2919) (3319:3319:3319))
        (PORT d[3] (3041:3041:3041) (3437:3437:3437))
        (PORT d[4] (3048:3048:3048) (3464:3464:3464))
        (PORT d[5] (3285:3285:3285) (3717:3717:3717))
        (PORT d[6] (2811:2811:2811) (3163:3163:3163))
        (PORT d[7] (3279:3279:3279) (3726:3726:3726))
        (PORT d[8] (2883:2883:2883) (3250:3250:3250))
        (PORT d[9] (2896:2896:2896) (3268:3268:3268))
        (PORT d[10] (2722:2722:2722) (3076:3076:3076))
        (PORT d[11] (3247:3247:3247) (3662:3662:3662))
        (PORT d[12] (4090:4090:4090) (4627:4627:4627))
        (PORT clk (1381:1381:1381) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2605:2605:2605))
        (PORT clk (1381:1381:1381) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1366:1366:1366))
        (PORT d[0] (2598:2598:2598) (2884:2884:2884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3488:3488:3488) (3939:3939:3939))
        (PORT d[1] (3976:3976:3976) (4508:4508:4508))
        (PORT d[2] (2920:2920:2920) (3320:3320:3320))
        (PORT d[3] (3042:3042:3042) (3438:3438:3438))
        (PORT d[4] (3053:3053:3053) (3464:3464:3464))
        (PORT d[5] (3286:3286:3286) (3718:3718:3718))
        (PORT d[6] (2812:2812:2812) (3164:3164:3164))
        (PORT d[7] (3280:3280:3280) (3727:3727:3727))
        (PORT d[8] (2884:2884:2884) (3251:3251:3251))
        (PORT d[9] (2897:2897:2897) (3269:3269:3269))
        (PORT d[10] (2723:2723:2723) (3077:3077:3077))
        (PORT d[11] (3248:3248:3248) (3663:3663:3663))
        (PORT d[12] (4091:4091:4091) (4628:4628:4628))
        (PORT clk (1340:1340:1340) (1325:1325:1325))
        (PORT ena (1950:1950:1950) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1325:1325:1325))
        (PORT d[0] (1950:1950:1950) (2164:2164:2164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2961:2961:2961) (3393:3393:3393))
        (PORT datab (2198:2198:2198) (2514:2514:2514))
        (PORT datac (341:341:341) (400:400:400))
        (PORT datad (765:765:765) (858:858:858))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (127:127:127))
        (PORT datab (102:102:102) (126:126:126))
        (PORT datac (2720:2720:2720) (3102:3102:3102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (3215:3215:3215))
        (PORT clk (1399:1399:1399) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3247:3247:3247) (3667:3667:3667))
        (PORT d[1] (3883:3883:3883) (4429:4429:4429))
        (PORT d[2] (2680:2680:2680) (3025:3025:3025))
        (PORT d[3] (2888:2888:2888) (3273:3273:3273))
        (PORT d[4] (4733:4733:4733) (5387:5387:5387))
        (PORT d[5] (4001:4001:4001) (4564:4564:4564))
        (PORT d[6] (2318:2318:2318) (2612:2612:2612))
        (PORT d[7] (3098:3098:3098) (3493:3493:3493))
        (PORT d[8] (2807:2807:2807) (3170:3170:3170))
        (PORT d[9] (3264:3264:3264) (3708:3708:3708))
        (PORT d[10] (2447:2447:2447) (2761:2761:2761))
        (PORT d[11] (2618:2618:2618) (2950:2950:2950))
        (PORT d[12] (4322:4322:4322) (4934:4934:4934))
        (PORT clk (1397:1397:1397) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3227:3227:3227) (3606:3606:3606))
        (PORT clk (1397:1397:1397) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1386:1386:1386))
        (PORT d[0] (3502:3502:3502) (3877:3877:3877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3668:3668:3668))
        (PORT d[1] (3874:3874:3874) (4416:4416:4416))
        (PORT d[2] (2685:2685:2685) (3024:3024:3024))
        (PORT d[3] (2889:2889:2889) (3274:3274:3274))
        (PORT d[4] (4915:4915:4915) (5607:5607:5607))
        (PORT d[5] (4002:4002:4002) (4565:4565:4565))
        (PORT d[6] (2319:2319:2319) (2613:2613:2613))
        (PORT d[7] (3099:3099:3099) (3494:3494:3494))
        (PORT d[8] (2808:2808:2808) (3171:3171:3171))
        (PORT d[9] (3265:3265:3265) (3709:3709:3709))
        (PORT d[10] (2448:2448:2448) (2762:2762:2762))
        (PORT d[11] (2619:2619:2619) (2951:2951:2951))
        (PORT d[12] (4323:4323:4323) (4935:4935:4935))
        (PORT clk (1356:1356:1356) (1345:1345:1345))
        (PORT ena (3040:3040:3040) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1345:1345:1345))
        (PORT d[0] (3040:3040:3040) (3423:3423:3423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3390:3390:3390))
        (PORT clk (1359:1359:1359) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (4049:4049:4049))
        (PORT d[1] (2368:2368:2368) (2674:2674:2674))
        (PORT d[2] (4105:4105:4105) (4658:4658:4658))
        (PORT d[3] (3259:3259:3259) (3700:3700:3700))
        (PORT d[4] (4626:4626:4626) (5281:5281:5281))
        (PORT d[5] (2457:2457:2457) (2785:2785:2785))
        (PORT d[6] (2301:2301:2301) (2585:2585:2585))
        (PORT d[7] (3448:3448:3448) (3885:3885:3885))
        (PORT d[8] (3505:3505:3505) (3969:3969:3969))
        (PORT d[9] (3106:3106:3106) (3525:3525:3525))
        (PORT d[10] (2792:2792:2792) (3161:3161:3161))
        (PORT d[11] (2638:2638:2638) (2980:2980:2980))
        (PORT d[12] (2694:2694:2694) (3051:3051:3051))
        (PORT clk (1357:1357:1357) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (3241:3241:3241))
        (PORT clk (1357:1357:1357) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1345:1345:1345))
        (PORT d[0] (3160:3160:3160) (3520:3520:3520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (4056:4056:4056))
        (PORT d[1] (2359:2359:2359) (2659:2659:2659))
        (PORT d[2] (3946:3946:3946) (4477:4477:4477))
        (PORT d[3] (3260:3260:3260) (3701:3701:3701))
        (PORT d[4] (4619:4619:4619) (5268:5268:5268))
        (PORT d[5] (2458:2458:2458) (2786:2786:2786))
        (PORT d[6] (2302:2302:2302) (2586:2586:2586))
        (PORT d[7] (3449:3449:3449) (3886:3886:3886))
        (PORT d[8] (3506:3506:3506) (3970:3970:3970))
        (PORT d[9] (3107:3107:3107) (3526:3526:3526))
        (PORT d[10] (2793:2793:2793) (3162:3162:3162))
        (PORT d[11] (2639:2639:2639) (2981:2981:2981))
        (PORT d[12] (2695:2695:2695) (3052:3052:3052))
        (PORT clk (1316:1316:1316) (1304:1304:1304))
        (PORT ena (2857:2857:2857) (3220:3220:3220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1304:1304:1304))
        (PORT d[0] (2857:2857:2857) (3220:3220:3220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2541:2541:2541) (2904:2904:2904))
        (PORT datab (896:896:896) (1033:1033:1033))
        (PORT datac (2763:2763:2763) (3173:3173:3173))
        (PORT datad (716:716:716) (817:817:817))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2684:2684:2684))
        (PORT clk (1332:1332:1332) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4106:4106:4106) (4628:4628:4628))
        (PORT d[1] (4502:4502:4502) (5108:5108:5108))
        (PORT d[2] (3476:3476:3476) (3956:3956:3956))
        (PORT d[3] (2847:2847:2847) (3219:3219:3219))
        (PORT d[4] (3464:3464:3464) (3936:3936:3936))
        (PORT d[5] (2557:2557:2557) (2888:2888:2888))
        (PORT d[6] (3272:3272:3272) (3709:3709:3709))
        (PORT d[7] (3768:3768:3768) (4274:4274:4274))
        (PORT d[8] (3198:3198:3198) (3609:3609:3609))
        (PORT d[9] (2906:2906:2906) (3292:3292:3292))
        (PORT d[10] (2738:2738:2738) (3105:3105:3105))
        (PORT d[11] (2868:2868:2868) (3231:3231:3231))
        (PORT d[12] (2746:2746:2746) (3108:3108:3108))
        (PORT clk (1330:1330:1330) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (4215:4215:4215))
        (PORT clk (1330:1330:1330) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1314:1314:1314))
        (PORT d[0] (4064:4064:4064) (4494:4494:4494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4117:4117:4117) (4642:4642:4642))
        (PORT d[1] (4493:4493:4493) (5095:5095:5095))
        (PORT d[2] (3460:3460:3460) (3928:3928:3928))
        (PORT d[3] (2848:2848:2848) (3220:3220:3220))
        (PORT d[4] (3634:3634:3634) (4125:4125:4125))
        (PORT d[5] (2558:2558:2558) (2889:2889:2889))
        (PORT d[6] (3273:3273:3273) (3710:3710:3710))
        (PORT d[7] (3769:3769:3769) (4275:4275:4275))
        (PORT d[8] (3199:3199:3199) (3610:3610:3610))
        (PORT d[9] (2907:2907:2907) (3293:3293:3293))
        (PORT d[10] (2739:2739:2739) (3106:3106:3106))
        (PORT d[11] (2869:2869:2869) (3232:3232:3232))
        (PORT d[12] (2747:2747:2747) (3109:3109:3109))
        (PORT clk (1289:1289:1289) (1273:1273:1273))
        (PORT ena (2348:2348:2348) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1273:1273:1273))
        (PORT d[0] (2348:2348:2348) (2611:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (3142:3142:3142))
        (PORT clk (1394:1394:1394) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3878:3878:3878))
        (PORT d[1] (3724:3724:3724) (4222:4222:4222))
        (PORT d[2] (4264:4264:4264) (4853:4853:4853))
        (PORT d[3] (4491:4491:4491) (5076:5076:5076))
        (PORT d[4] (2934:2934:2934) (3328:3328:3328))
        (PORT d[5] (4400:4400:4400) (4981:4981:4981))
        (PORT d[6] (4311:4311:4311) (4903:4903:4903))
        (PORT d[7] (3528:3528:3528) (4033:4033:4033))
        (PORT d[8] (3821:3821:3821) (4327:4327:4327))
        (PORT d[9] (3024:3024:3024) (3432:3432:3432))
        (PORT d[10] (3570:3570:3570) (4051:4051:4051))
        (PORT d[11] (4414:4414:4414) (5024:5024:5024))
        (PORT d[12] (3192:3192:3192) (3604:3604:3604))
        (PORT clk (1392:1392:1392) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2615:2615:2615))
        (PORT clk (1392:1392:1392) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1378:1378:1378))
        (PORT d[0] (2627:2627:2627) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3670:3670:3670))
        (PORT d[1] (3870:3870:3870) (4381:4381:4381))
        (PORT d[2] (4254:4254:4254) (4841:4841:4841))
        (PORT d[3] (4492:4492:4492) (5077:5077:5077))
        (PORT d[4] (2924:2924:2924) (3316:3316:3316))
        (PORT d[5] (4401:4401:4401) (4982:4982:4982))
        (PORT d[6] (4312:4312:4312) (4904:4904:4904))
        (PORT d[7] (3529:3529:3529) (4034:4034:4034))
        (PORT d[8] (3822:3822:3822) (4328:4328:4328))
        (PORT d[9] (3025:3025:3025) (3433:3433:3433))
        (PORT d[10] (3571:3571:3571) (4052:4052:4052))
        (PORT d[11] (4415:4415:4415) (5025:5025:5025))
        (PORT d[12] (3193:3193:3193) (3605:3605:3605))
        (PORT clk (1351:1351:1351) (1337:1337:1337))
        (PORT ena (2215:2215:2215) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1337:1337:1337))
        (PORT d[0] (2215:2215:2215) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2540:2540:2540) (2903:2903:2903))
        (PORT datab (2782:2782:2782) (3195:3195:3195))
        (PORT datac (742:742:742) (826:826:826))
        (PORT datad (577:577:577) (647:647:647))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1224:1224:1224))
        (PORT datab (2298:2298:2298) (2632:2632:2632))
        (PORT datac (88:88:88) (107:107:107))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2495:2495:2495))
        (PORT clk (1385:1385:1385) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3861:3861:3861))
        (PORT d[1] (4093:4093:4093) (4626:4626:4626))
        (PORT d[2] (4306:4306:4306) (4882:4882:4882))
        (PORT d[3] (2912:2912:2912) (3301:3301:3301))
        (PORT d[4] (4776:4776:4776) (5451:5451:5451))
        (PORT d[5] (4165:4165:4165) (4745:4745:4745))
        (PORT d[6] (2250:2250:2250) (2536:2536:2536))
        (PORT d[7] (3272:3272:3272) (3689:3689:3689))
        (PORT d[8] (2664:2664:2664) (3012:3012:3012))
        (PORT d[9] (3240:3240:3240) (3680:3680:3680))
        (PORT d[10] (2633:2633:2633) (2982:2982:2982))
        (PORT d[11] (2616:2616:2616) (2950:2950:2950))
        (PORT d[12] (2663:2663:2663) (3023:3023:3023))
        (PORT clk (1383:1383:1383) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3440:3440:3440))
        (PORT clk (1383:1383:1383) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1371:1371:1371))
        (PORT d[0] (3340:3340:3340) (3713:3713:3713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3861:3861:3861))
        (PORT d[1] (4084:4084:4084) (4614:4614:4614))
        (PORT d[2] (4287:4287:4287) (4855:4855:4855))
        (PORT d[3] (2913:2913:2913) (3302:3302:3302))
        (PORT d[4] (4769:4769:4769) (5437:5437:5437))
        (PORT d[5] (4166:4166:4166) (4746:4746:4746))
        (PORT d[6] (2251:2251:2251) (2537:2537:2537))
        (PORT d[7] (3273:3273:3273) (3690:3690:3690))
        (PORT d[8] (2665:2665:2665) (3013:3013:3013))
        (PORT d[9] (3241:3241:3241) (3681:3681:3681))
        (PORT d[10] (2634:2634:2634) (2983:2983:2983))
        (PORT d[11] (2617:2617:2617) (2951:2951:2951))
        (PORT d[12] (2664:2664:2664) (3024:3024:3024))
        (PORT clk (1342:1342:1342) (1330:1330:1330))
        (PORT ena (3020:3020:3020) (3400:3400:3400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1330:1330:1330))
        (PORT d[0] (3020:3020:3020) (3400:3400:3400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2571:2571:2571))
        (PORT clk (1374:1374:1374) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (4046:4046:4046))
        (PORT d[1] (4100:4100:4100) (4634:4634:4634))
        (PORT d[2] (4278:4278:4278) (4851:4851:4851))
        (PORT d[3] (3091:3091:3091) (3511:3511:3511))
        (PORT d[4] (4588:4588:4588) (5237:5237:5237))
        (PORT d[5] (4162:4162:4162) (4739:4739:4739))
        (PORT d[6] (2407:2407:2407) (2716:2716:2716))
        (PORT d[7] (3428:3428:3428) (3859:3859:3859))
        (PORT d[8] (2709:2709:2709) (3052:3052:3052))
        (PORT d[9] (3445:3445:3445) (3908:3908:3908))
        (PORT d[10] (2795:2795:2795) (3166:3166:3166))
        (PORT d[11] (2622:2622:2622) (2954:2954:2954))
        (PORT d[12] (2525:2525:2525) (2861:2861:2861))
        (PORT clk (1372:1372:1372) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3475:3475:3475))
        (PORT clk (1372:1372:1372) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1358:1358:1358))
        (PORT d[0] (3377:3377:3377) (3754:3754:3754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (4034:4034:4034))
        (PORT d[1] (4101:4101:4101) (4635:4635:4635))
        (PORT d[2] (4138:4138:4138) (4697:4697:4697))
        (PORT d[3] (3092:3092:3092) (3512:3512:3512))
        (PORT d[4] (4757:4757:4757) (5431:5431:5431))
        (PORT d[5] (4163:4163:4163) (4740:4740:4740))
        (PORT d[6] (2408:2408:2408) (2717:2717:2717))
        (PORT d[7] (3429:3429:3429) (3860:3860:3860))
        (PORT d[8] (2710:2710:2710) (3053:3053:3053))
        (PORT d[9] (3446:3446:3446) (3909:3909:3909))
        (PORT d[10] (2796:2796:2796) (3167:3167:3167))
        (PORT d[11] (2623:2623:2623) (2955:2955:2955))
        (PORT d[12] (2526:2526:2526) (2862:2862:2862))
        (PORT clk (1331:1331:1331) (1317:1317:1317))
        (PORT ena (3031:3031:3031) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1317:1317:1317))
        (PORT d[0] (3031:3031:3031) (3411:3411:3411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2539:2539:2539) (2902:2902:2902))
        (PORT datab (726:726:726) (838:838:838))
        (PORT datac (2764:2764:2764) (3174:3174:3174))
        (PORT datad (710:710:710) (814:814:814))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2546:2546:2546))
        (PORT clk (1394:1394:1394) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3851:3851:3851))
        (PORT d[1] (3931:3931:3931) (4449:4449:4449))
        (PORT d[2] (4376:4376:4376) (4955:4955:4955))
        (PORT d[3] (2914:2914:2914) (3303:3303:3303))
        (PORT d[4] (4747:4747:4747) (5417:5417:5417))
        (PORT d[5] (3991:3991:3991) (4551:4551:4551))
        (PORT d[6] (2301:2301:2301) (2587:2587:2587))
        (PORT d[7] (3252:3252:3252) (3662:3662:3662))
        (PORT d[8] (2729:2729:2729) (3086:3086:3086))
        (PORT d[9] (3241:3241:3241) (3680:3680:3680))
        (PORT d[10] (2590:2590:2590) (2926:2926:2926))
        (PORT d[11] (2608:2608:2608) (2939:2939:2939))
        (PORT d[12] (2657:2657:2657) (3014:3014:3014))
        (PORT clk (1392:1392:1392) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2310:2310:2310))
        (PORT clk (1392:1392:1392) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1380:1380:1380))
        (PORT d[0] (2362:2362:2362) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3839:3839:3839))
        (PORT d[1] (3932:3932:3932) (4450:4450:4450))
        (PORT d[2] (4305:4305:4305) (4877:4877:4877))
        (PORT d[3] (2915:2915:2915) (3304:3304:3304))
        (PORT d[4] (4906:4906:4906) (5596:5596:5596))
        (PORT d[5] (3992:3992:3992) (4552:4552:4552))
        (PORT d[6] (2302:2302:2302) (2588:2588:2588))
        (PORT d[7] (3253:3253:3253) (3663:3663:3663))
        (PORT d[8] (2730:2730:2730) (3087:3087:3087))
        (PORT d[9] (3242:3242:3242) (3681:3681:3681))
        (PORT d[10] (2591:2591:2591) (2927:2927:2927))
        (PORT d[11] (2609:2609:2609) (2940:2940:2940))
        (PORT d[12] (2658:2658:2658) (3015:3015:3015))
        (PORT clk (1351:1351:1351) (1339:1339:1339))
        (PORT ena (3191:3191:3191) (3593:3593:3593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1339:1339:1339))
        (PORT d[0] (3191:3191:3191) (3593:3593:3593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2565:2565:2565))
        (PORT clk (1366:1366:1366) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (4054:4054:4054))
        (PORT d[1] (2525:2525:2525) (2841:2841:2841))
        (PORT d[2] (4119:4119:4119) (4672:4672:4672))
        (PORT d[3] (3103:3103:3103) (3526:3526:3526))
        (PORT d[4] (4597:4597:4597) (5247:5247:5247))
        (PORT d[5] (2449:2449:2449) (2773:2773:2773))
        (PORT d[6] (2312:2312:2312) (2598:2598:2598))
        (PORT d[7] (3430:3430:3430) (3859:3859:3859))
        (PORT d[8] (3495:3495:3495) (3956:3956:3956))
        (PORT d[9] (3424:3424:3424) (3881:3881:3881))
        (PORT d[10] (2813:2813:2813) (3191:3191:3191))
        (PORT d[11] (2634:2634:2634) (2971:2971:2971))
        (PORT d[12] (2681:2681:2681) (3036:3036:3036))
        (PORT clk (1364:1364:1364) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (3239:3239:3239))
        (PORT clk (1364:1364:1364) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1351:1351:1351))
        (PORT d[0] (3319:3319:3319) (3699:3699:3699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3576:3576:3576) (4030:4030:4030))
        (PORT d[1] (2375:2375:2375) (2682:2682:2682))
        (PORT d[2] (4120:4120:4120) (4675:4675:4675))
        (PORT d[3] (3104:3104:3104) (3527:3527:3527))
        (PORT d[4] (4590:4590:4590) (5233:5233:5233))
        (PORT d[5] (2450:2450:2450) (2774:2774:2774))
        (PORT d[6] (2313:2313:2313) (2599:2599:2599))
        (PORT d[7] (3431:3431:3431) (3860:3860:3860))
        (PORT d[8] (3496:3496:3496) (3957:3957:3957))
        (PORT d[9] (3425:3425:3425) (3882:3882:3882))
        (PORT d[10] (2814:2814:2814) (3192:3192:3192))
        (PORT d[11] (2635:2635:2635) (2972:2972:2972))
        (PORT d[12] (2682:2682:2682) (3037:3037:3037))
        (PORT clk (1323:1323:1323) (1310:1310:1310))
        (PORT ena (3002:3002:3002) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1310:1310:1310))
        (PORT d[0] (3002:3002:3002) (3377:3377:3377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2547:2547:2547) (2911:2911:2911))
        (PORT datab (901:901:901) (1030:1030:1030))
        (PORT datac (2757:2757:2757) (3166:3166:3166))
        (PORT datad (563:563:563) (648:648:648))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2488:2488:2488))
        (PORT clk (1377:1377:1377) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3597:3597:3597) (4085:4085:4085))
        (PORT d[1] (4042:4042:4042) (4575:4575:4575))
        (PORT d[2] (4081:4081:4081) (4647:4647:4647))
        (PORT d[3] (2712:2712:2712) (3079:3079:3079))
        (PORT d[4] (3732:3732:3732) (4236:4236:4236))
        (PORT d[5] (2907:2907:2907) (3278:3278:3278))
        (PORT d[6] (2616:2616:2616) (2955:2955:2955))
        (PORT d[7] (3692:3692:3692) (4216:4216:4216))
        (PORT d[8] (3661:3661:3661) (4155:4155:4155))
        (PORT d[9] (3115:3115:3115) (3537:3537:3537))
        (PORT d[10] (3741:3741:3741) (4244:4244:4244))
        (PORT d[11] (4569:4569:4569) (5190:5190:5190))
        (PORT d[12] (2722:2722:2722) (3077:3077:3077))
        (PORT clk (1375:1375:1375) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4190:4190:4190) (4739:4739:4739))
        (PORT clk (1375:1375:1375) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1361:1361:1361))
        (PORT d[0] (4461:4461:4461) (5018:5018:5018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3872:3872:3872))
        (PORT d[1] (4191:4191:4191) (4744:4744:4744))
        (PORT d[2] (4092:4092:4092) (4664:4664:4664))
        (PORT d[3] (2713:2713:2713) (3080:3080:3080))
        (PORT d[4] (3716:3716:3716) (4204:4204:4204))
        (PORT d[5] (2908:2908:2908) (3279:3279:3279))
        (PORT d[6] (2617:2617:2617) (2956:2956:2956))
        (PORT d[7] (3693:3693:3693) (4217:4217:4217))
        (PORT d[8] (3662:3662:3662) (4156:4156:4156))
        (PORT d[9] (3116:3116:3116) (3538:3538:3538))
        (PORT d[10] (3742:3742:3742) (4245:4245:4245))
        (PORT d[11] (4570:4570:4570) (5191:5191:5191))
        (PORT d[12] (2723:2723:2723) (3078:3078:3078))
        (PORT clk (1334:1334:1334) (1320:1320:1320))
        (PORT ena (2122:2122:2122) (2358:2358:2358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1320:1320:1320))
        (PORT d[0] (2122:2122:2122) (2358:2358:2358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2559:2559:2559))
        (PORT clk (1379:1379:1379) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3862:3862:3862))
        (PORT d[1] (2656:2656:2656) (2997:2997:2997))
        (PORT d[2] (4221:4221:4221) (4786:4786:4786))
        (PORT d[3] (3104:3104:3104) (3532:3532:3532))
        (PORT d[4] (4579:4579:4579) (5222:5222:5222))
        (PORT d[5] (4172:4172:4172) (4752:4752:4752))
        (PORT d[6] (2294:2294:2294) (2579:2579:2579))
        (PORT d[7] (3273:3273:3273) (3690:3690:3690))
        (PORT d[8] (2699:2699:2699) (3042:3042:3042))
        (PORT d[9] (3089:3089:3089) (3504:3504:3504))
        (PORT d[10] (2623:2623:2623) (2966:2966:2966))
        (PORT d[11] (2479:2479:2479) (2793:2793:2793))
        (PORT d[12] (2653:2653:2653) (3012:3012:3012))
        (PORT clk (1377:1377:1377) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2320:2320:2320))
        (PORT clk (1377:1377:1377) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1365:1365:1365))
        (PORT d[0] (2349:2349:2349) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (3863:3863:3863))
        (PORT d[1] (4038:4038:4038) (4595:4595:4595))
        (PORT d[2] (4119:4119:4119) (4669:4669:4669))
        (PORT d[3] (3105:3105:3105) (3533:3533:3533))
        (PORT d[4] (4769:4769:4769) (5445:5445:5445))
        (PORT d[5] (4173:4173:4173) (4753:4753:4753))
        (PORT d[6] (2295:2295:2295) (2580:2580:2580))
        (PORT d[7] (3274:3274:3274) (3691:3691:3691))
        (PORT d[8] (2700:2700:2700) (3043:3043:3043))
        (PORT d[9] (3090:3090:3090) (3505:3505:3505))
        (PORT d[10] (2624:2624:2624) (2967:2967:2967))
        (PORT d[11] (2480:2480:2480) (2794:2794:2794))
        (PORT d[12] (2654:2654:2654) (3013:3013:3013))
        (PORT clk (1336:1336:1336) (1324:1324:1324))
        (PORT ena (2864:2864:2864) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1324:1324:1324))
        (PORT d[0] (2864:2864:2864) (3225:3225:3225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2546:2546:2546) (2910:2910:2910))
        (PORT datab (2776:2776:2776) (3188:3188:3188))
        (PORT datac (444:444:444) (498:498:498))
        (PORT datad (699:699:699) (797:797:797))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2320:2320:2320))
        (PORT clk (1339:1339:1339) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3755:3755:3755) (4248:4248:4248))
        (PORT d[1] (2390:2390:2390) (2701:2701:2701))
        (PORT d[2] (3711:3711:3711) (4229:4229:4229))
        (PORT d[3] (2873:2873:2873) (3269:3269:3269))
        (PORT d[4] (3682:3682:3682) (4180:4180:4180))
        (PORT d[5] (3238:3238:3238) (3663:3663:3663))
        (PORT d[6] (3502:3502:3502) (3978:3978:3978))
        (PORT d[7] (4030:4030:4030) (4597:4597:4597))
        (PORT d[8] (3469:3469:3469) (3935:3935:3935))
        (PORT d[9] (3252:3252:3252) (3691:3691:3691))
        (PORT d[10] (4075:4075:4075) (4623:4623:4623))
        (PORT d[11] (2977:2977:2977) (3380:3380:3380))
        (PORT d[12] (2902:2902:2902) (3291:3291:3291))
        (PORT clk (1337:1337:1337) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2472:2472:2472))
        (PORT clk (1337:1337:1337) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1324:1324:1324))
        (PORT d[0] (2486:2486:2486) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (4289:4289:4289))
        (PORT d[1] (2391:2391:2391) (2700:2700:2700))
        (PORT d[2] (3702:3702:3702) (4217:4217:4217))
        (PORT d[3] (2874:2874:2874) (3270:3270:3270))
        (PORT d[4] (3525:3525:3525) (3998:3998:3998))
        (PORT d[5] (3239:3239:3239) (3664:3664:3664))
        (PORT d[6] (3503:3503:3503) (3979:3979:3979))
        (PORT d[7] (4031:4031:4031) (4598:4598:4598))
        (PORT d[8] (3470:3470:3470) (3936:3936:3936))
        (PORT d[9] (3253:3253:3253) (3692:3692:3692))
        (PORT d[10] (4076:4076:4076) (4624:4624:4624))
        (PORT d[11] (2978:2978:2978) (3381:3381:3381))
        (PORT d[12] (2903:2903:2903) (3292:3292:3292))
        (PORT clk (1296:1296:1296) (1283:1283:1283))
        (PORT ena (2741:2741:2741) (3059:3059:3059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1283:1283:1283))
        (PORT d[0] (2741:2741:2741) (3059:3059:3059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2860:2860:2860))
        (PORT clk (1391:1391:1391) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3860:3860:3860))
        (PORT d[1] (4041:4041:4041) (4600:4600:4600))
        (PORT d[2] (4449:4449:4449) (5031:5031:5031))
        (PORT d[3] (2922:2922:2922) (3314:3314:3314))
        (PORT d[4] (4767:4767:4767) (5441:5441:5441))
        (PORT d[5] (3986:3986:3986) (4539:4539:4539))
        (PORT d[6] (2299:2299:2299) (2587:2587:2587))
        (PORT d[7] (3276:3276:3276) (3694:3694:3694))
        (PORT d[8] (2718:2718:2718) (3073:3073:3073))
        (PORT d[9] (3079:3079:3079) (3496:3496:3496))
        (PORT d[10] (2614:2614:2614) (2956:2956:2956))
        (PORT d[11] (2625:2625:2625) (2947:2947:2947))
        (PORT d[12] (2657:2657:2657) (3013:3013:3013))
        (PORT clk (1389:1389:1389) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3691:3691:3691))
        (PORT clk (1389:1389:1389) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1376:1376:1376))
        (PORT d[0] (3583:3583:3583) (3995:3995:3995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3840:3840:3840))
        (PORT d[1] (3923:3923:3923) (4434:4434:4434))
        (PORT d[2] (4315:4315:4315) (4891:4891:4891))
        (PORT d[3] (2923:2923:2923) (3315:3315:3315))
        (PORT d[4] (4751:4751:4751) (5412:5412:5412))
        (PORT d[5] (3987:3987:3987) (4540:4540:4540))
        (PORT d[6] (2300:2300:2300) (2588:2588:2588))
        (PORT d[7] (3277:3277:3277) (3695:3695:3695))
        (PORT d[8] (2719:2719:2719) (3074:3074:3074))
        (PORT d[9] (3080:3080:3080) (3497:3497:3497))
        (PORT d[10] (2615:2615:2615) (2957:2957:2957))
        (PORT d[11] (2626:2626:2626) (2948:2948:2948))
        (PORT d[12] (2658:2658:2658) (3014:3014:3014))
        (PORT clk (1348:1348:1348) (1335:1335:1335))
        (PORT ena (3033:3033:3033) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1335:1335:1335))
        (PORT d[0] (3033:3033:3033) (3415:3415:3415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2541:2541:2541) (2904:2904:2904))
        (PORT datab (465:465:465) (537:537:537))
        (PORT datac (2762:2762:2762) (3172:3172:3172))
        (PORT datad (718:718:718) (819:819:819))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (128:128:128))
        (PORT datab (2298:2298:2298) (2632:2632:2632))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (129:129:129))
        (PORT datab (2296:2296:2296) (2630:2630:2630))
        (PORT datac (87:87:87) (106:106:106))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2517:2517:2517))
        (PORT clk (1366:1366:1366) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (3565:3565:3565))
        (PORT d[1] (3136:3136:3136) (3554:3554:3554))
        (PORT d[2] (2888:2888:2888) (3274:3274:3274))
        (PORT d[3] (3078:3078:3078) (3477:3477:3477))
        (PORT d[4] (2685:2685:2685) (3045:3045:3045))
        (PORT d[5] (3063:3063:3063) (3468:3468:3468))
        (PORT d[6] (2998:2998:2998) (3378:3378:3378))
        (PORT d[7] (3412:3412:3412) (3869:3869:3869))
        (PORT d[8] (2688:2688:2688) (3034:3034:3034))
        (PORT d[9] (2716:2716:2716) (3071:3071:3071))
        (PORT d[10] (2938:2938:2938) (3322:3322:3322))
        (PORT d[11] (3268:3268:3268) (3698:3698:3698))
        (PORT d[12] (3430:3430:3430) (3886:3886:3886))
        (PORT clk (1364:1364:1364) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (3239:3239:3239))
        (PORT clk (1364:1364:1364) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1347:1347:1347))
        (PORT d[0] (3170:3170:3170) (3518:3518:3518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3537:3537:3537))
        (PORT d[1] (3116:3116:3116) (3527:3527:3527))
        (PORT d[2] (2909:2909:2909) (3300:3300:3300))
        (PORT d[3] (3079:3079:3079) (3478:3478:3478))
        (PORT d[4] (2686:2686:2686) (3046:3046:3046))
        (PORT d[5] (3064:3064:3064) (3469:3469:3469))
        (PORT d[6] (2999:2999:2999) (3379:3379:3379))
        (PORT d[7] (3413:3413:3413) (3870:3870:3870))
        (PORT d[8] (2689:2689:2689) (3035:3035:3035))
        (PORT d[9] (2717:2717:2717) (3072:3072:3072))
        (PORT d[10] (2939:2939:2939) (3323:3323:3323))
        (PORT d[11] (3269:3269:3269) (3699:3699:3699))
        (PORT d[12] (3431:3431:3431) (3887:3887:3887))
        (PORT clk (1323:1323:1323) (1306:1306:1306))
        (PORT ena (1946:1946:1946) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1306:1306:1306))
        (PORT d[0] (1946:1946:1946) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2769:2769:2769))
        (PORT clk (1396:1396:1396) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3869:3869:3869))
        (PORT d[1] (3168:3168:3168) (3587:3587:3587))
        (PORT d[2] (2834:2834:2834) (3210:3210:3210))
        (PORT d[3] (4037:4037:4037) (4573:4573:4573))
        (PORT d[4] (2929:2929:2929) (3316:3316:3316))
        (PORT d[5] (3610:3610:3610) (4099:4099:4099))
        (PORT d[6] (3805:3805:3805) (4337:4337:4337))
        (PORT d[7] (3940:3940:3940) (4491:4491:4491))
        (PORT d[8] (3615:3615:3615) (4093:4093:4093))
        (PORT d[9] (3537:3537:3537) (4019:4019:4019))
        (PORT d[10] (3058:3058:3058) (3475:3475:3475))
        (PORT d[11] (4091:4091:4091) (4665:4665:4665))
        (PORT d[12] (3851:3851:3851) (4371:4371:4371))
        (PORT clk (1394:1394:1394) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3302:3302:3302) (3712:3712:3712))
        (PORT clk (1394:1394:1394) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1378:1378:1378))
        (PORT d[0] (3573:3573:3573) (3991:3991:3991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3866:3866:3866))
        (PORT d[1] (3347:3347:3347) (3801:3801:3801))
        (PORT d[2] (2837:2837:2837) (3206:3206:3206))
        (PORT d[3] (4038:4038:4038) (4574:4574:4574))
        (PORT d[4] (3050:3050:3050) (3460:3460:3460))
        (PORT d[5] (3611:3611:3611) (4100:4100:4100))
        (PORT d[6] (3806:3806:3806) (4338:4338:4338))
        (PORT d[7] (3941:3941:3941) (4492:4492:4492))
        (PORT d[8] (3616:3616:3616) (4094:4094:4094))
        (PORT d[9] (3538:3538:3538) (4020:4020:4020))
        (PORT d[10] (3059:3059:3059) (3476:3476:3476))
        (PORT d[11] (4092:4092:4092) (4666:4666:4666))
        (PORT d[12] (3852:3852:3852) (4372:4372:4372))
        (PORT clk (1353:1353:1353) (1337:1337:1337))
        (PORT ena (2251:2251:2251) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1337:1337:1337))
        (PORT d[0] (2251:2251:2251) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2962:2962:2962) (3394:3394:3394))
        (PORT datab (2197:2197:2197) (2513:2513:2513))
        (PORT datac (1072:1072:1072) (1204:1204:1204))
        (PORT datad (659:659:659) (753:753:753))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2778:2778:2778))
        (PORT clk (1410:1410:1410) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (4061:4061:4061))
        (PORT d[1] (3346:3346:3346) (3793:3793:3793))
        (PORT d[2] (4635:4635:4635) (5261:5261:5261))
        (PORT d[3] (4041:4041:4041) (4577:4577:4577))
        (PORT d[4] (3031:3031:3031) (3436:3436:3436))
        (PORT d[5] (3760:3760:3760) (4260:4260:4260))
        (PORT d[6] (3804:3804:3804) (4327:4327:4327))
        (PORT d[7] (2988:2988:2988) (3399:3399:3399))
        (PORT d[8] (3623:3623:3623) (4106:4106:4106))
        (PORT d[9] (3514:3514:3514) (3980:3980:3980))
        (PORT d[10] (3051:3051:3051) (3462:3462:3462))
        (PORT d[11] (4090:4090:4090) (4658:4658:4658))
        (PORT d[12] (3863:3863:3863) (4384:4384:4384))
        (PORT clk (1408:1408:1408) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2540:2540:2540))
        (PORT clk (1408:1408:1408) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
        (PORT d[0] (2545:2545:2545) (2819:2819:2819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3905:3905:3905))
        (PORT d[1] (3350:3350:3350) (3791:3791:3791))
        (PORT d[2] (4646:4646:4646) (5278:5278:5278))
        (PORT d[3] (4042:4042:4042) (4578:4578:4578))
        (PORT d[4] (2743:2743:2743) (3105:3105:3105))
        (PORT d[5] (3761:3761:3761) (4261:4261:4261))
        (PORT d[6] (3805:3805:3805) (4328:4328:4328))
        (PORT d[7] (2989:2989:2989) (3400:3400:3400))
        (PORT d[8] (3624:3624:3624) (4107:4107:4107))
        (PORT d[9] (3515:3515:3515) (3981:3981:3981))
        (PORT d[10] (3052:3052:3052) (3463:3463:3463))
        (PORT d[11] (4091:4091:4091) (4659:4659:4659))
        (PORT d[12] (3864:3864:3864) (4385:4385:4385))
        (PORT clk (1367:1367:1367) (1352:1352:1352))
        (PORT ena (2234:2234:2234) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1352:1352:1352))
        (PORT d[0] (2234:2234:2234) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2738:2738:2738))
        (PORT clk (1395:1395:1395) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3877:3877:3877))
        (PORT d[1] (3167:3167:3167) (3586:3586:3586))
        (PORT d[2] (2693:2693:2693) (3050:3050:3050))
        (PORT d[3] (4011:4011:4011) (4537:4537:4537))
        (PORT d[4] (3046:3046:3046) (3451:3451:3451))
        (PORT d[5] (3609:3609:3609) (4098:4098:4098))
        (PORT d[6] (3808:3808:3808) (4341:4341:4341))
        (PORT d[7] (3912:3912:3912) (4447:4447:4447))
        (PORT d[8] (3605:3605:3605) (4085:4085:4085))
        (PORT d[9] (3667:3667:3667) (4147:4147:4147))
        (PORT d[10] (3039:3039:3039) (3448:3448:3448))
        (PORT d[11] (3909:3909:3909) (4451:4451:4451))
        (PORT d[12] (3836:3836:3836) (4353:4353:4353))
        (PORT clk (1393:1393:1393) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3963:3963:3963))
        (PORT clk (1393:1393:1393) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1378:1378:1378))
        (PORT d[0] (3802:3802:3802) (4242:4242:4242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3717:3717:3717))
        (PORT d[1] (3158:3158:3158) (3574:3574:3574))
        (PORT d[2] (2701:2701:2701) (3076:3076:3076))
        (PORT d[3] (4012:4012:4012) (4538:4538:4538))
        (PORT d[4] (2926:2926:2926) (3310:3310:3310))
        (PORT d[5] (3610:3610:3610) (4099:4099:4099))
        (PORT d[6] (3809:3809:3809) (4342:4342:4342))
        (PORT d[7] (3913:3913:3913) (4448:4448:4448))
        (PORT d[8] (3606:3606:3606) (4086:4086:4086))
        (PORT d[9] (3668:3668:3668) (4148:4148:4148))
        (PORT d[10] (3040:3040:3040) (3449:3449:3449))
        (PORT d[11] (3910:3910:3910) (4452:4452:4452))
        (PORT d[12] (3837:3837:3837) (4354:4354:4354))
        (PORT clk (1352:1352:1352) (1337:1337:1337))
        (PORT ena (2097:2097:2097) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1337:1337:1337))
        (PORT d[0] (2097:2097:2097) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2962:2962:2962) (3394:3394:3394))
        (PORT datab (2194:2194:2194) (2510:2510:2510))
        (PORT datac (499:499:499) (582:582:582))
        (PORT datad (648:648:648) (731:731:731))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2972:2972:2972))
        (PORT clk (1368:1368:1368) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3547:3547:3547))
        (PORT d[1] (3299:3299:3299) (3735:3735:3735))
        (PORT d[2] (3222:3222:3222) (3652:3652:3652))
        (PORT d[3] (3486:3486:3486) (3951:3951:3951))
        (PORT d[4] (2521:2521:2521) (2847:2847:2847))
        (PORT d[5] (3383:3383:3383) (3825:3825:3825))
        (PORT d[6] (3417:3417:3417) (3873:3873:3873))
        (PORT d[7] (3436:3436:3436) (3921:3921:3921))
        (PORT d[8] (2826:2826:2826) (3183:3183:3183))
        (PORT d[9] (3205:3205:3205) (3629:3629:3629))
        (PORT d[10] (3204:3204:3204) (3638:3638:3638))
        (PORT d[11] (3388:3388:3388) (3853:3853:3853))
        (PORT d[12] (3310:3310:3310) (3766:3766:3766))
        (PORT clk (1366:1366:1366) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2691:2691:2691))
        (PORT clk (1366:1366:1366) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1349:1349:1349))
        (PORT d[0] (2686:2686:2686) (2970:2970:2970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3535:3535:3535))
        (PORT d[1] (3290:3290:3290) (3723:3723:3723))
        (PORT d[2] (3071:3071:3071) (3490:3490:3490))
        (PORT d[3] (3487:3487:3487) (3952:3952:3952))
        (PORT d[4] (2522:2522:2522) (2848:2848:2848))
        (PORT d[5] (3384:3384:3384) (3826:3826:3826))
        (PORT d[6] (3418:3418:3418) (3874:3874:3874))
        (PORT d[7] (3437:3437:3437) (3922:3922:3922))
        (PORT d[8] (2827:2827:2827) (3184:3184:3184))
        (PORT d[9] (3206:3206:3206) (3630:3630:3630))
        (PORT d[10] (3205:3205:3205) (3639:3639:3639))
        (PORT d[11] (3389:3389:3389) (3854:3854:3854))
        (PORT d[12] (3311:3311:3311) (3767:3767:3767))
        (PORT clk (1325:1325:1325) (1308:1308:1308))
        (PORT ena (1963:1963:1963) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1308:1308:1308))
        (PORT d[0] (1963:1963:1963) (2166:2166:2166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2732:2732:2732))
        (PORT clk (1394:1394:1394) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3848:3848:3848))
        (PORT d[1] (3282:3282:3282) (3714:3714:3714))
        (PORT d[2] (2878:2878:2878) (3281:3281:3281))
        (PORT d[3] (3865:3865:3865) (4382:4382:4382))
        (PORT d[4] (3086:3086:3086) (3494:3494:3494))
        (PORT d[5] (3577:3577:3577) (4056:4056:4056))
        (PORT d[6] (3630:3630:3630) (4131:4131:4131))
        (PORT d[7] (3772:3772:3772) (4293:4293:4293))
        (PORT d[8] (3787:3787:3787) (4295:4295:4295))
        (PORT d[9] (3680:3680:3680) (4161:4161:4161))
        (PORT d[10] (2888:2888:2888) (3275:3275:3275))
        (PORT d[11] (3911:3911:3911) (4454:4454:4454))
        (PORT d[12] (3677:3677:3677) (4175:4175:4175))
        (PORT clk (1392:1392:1392) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (3829:3829:3829))
        (PORT clk (1392:1392:1392) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1377:1377:1377))
        (PORT d[0] (3509:3509:3509) (3941:3941:3941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3692:3692:3692))
        (PORT d[1] (3145:3145:3145) (3559:3559:3559))
        (PORT d[2] (2868:2868:2868) (3269:3269:3269))
        (PORT d[3] (3866:3866:3866) (4383:4383:4383))
        (PORT d[4] (2916:2916:2916) (3300:3300:3300))
        (PORT d[5] (3578:3578:3578) (4057:4057:4057))
        (PORT d[6] (3631:3631:3631) (4132:4132:4132))
        (PORT d[7] (3773:3773:3773) (4294:4294:4294))
        (PORT d[8] (3788:3788:3788) (4296:4296:4296))
        (PORT d[9] (3681:3681:3681) (4162:4162:4162))
        (PORT d[10] (2889:2889:2889) (3276:3276:3276))
        (PORT d[11] (3912:3912:3912) (4455:4455:4455))
        (PORT d[12] (3678:3678:3678) (4176:4176:4176))
        (PORT clk (1351:1351:1351) (1336:1336:1336))
        (PORT ena (2064:2064:2064) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1336:1336:1336))
        (PORT d[0] (2064:2064:2064) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2962:2962:2962) (3394:3394:3394))
        (PORT datab (2196:2196:2196) (2512:2512:2512))
        (PORT datac (1127:1127:1127) (1287:1287:1287))
        (PORT datad (682:682:682) (794:794:794))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2698:2698:2698))
        (PORT clk (1387:1387:1387) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3591:3591:3591))
        (PORT d[1] (3461:3461:3461) (3914:3914:3914))
        (PORT d[2] (3278:3278:3278) (3725:3725:3725))
        (PORT d[3] (2928:2928:2928) (3322:3322:3322))
        (PORT d[4] (3067:3067:3067) (3483:3483:3483))
        (PORT d[5] (2949:2949:2949) (3340:3340:3340))
        (PORT d[6] (2841:2841:2841) (3209:3209:3209))
        (PORT d[7] (2992:2992:2992) (3405:3405:3405))
        (PORT d[8] (3195:3195:3195) (3603:3603:3603))
        (PORT d[9] (2905:2905:2905) (3285:3285:3285))
        (PORT d[10] (2897:2897:2897) (3275:3275:3275))
        (PORT d[11] (2922:2922:2922) (3302:3302:3302))
        (PORT d[12] (3777:3777:3777) (4284:4284:4284))
        (PORT clk (1385:1385:1385) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4242:4242:4242) (4795:4795:4795))
        (PORT clk (1385:1385:1385) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (PORT d[0] (4513:4513:4513) (5074:5074:5074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3561:3561:3561))
        (PORT d[1] (3634:3634:3634) (4117:4117:4117))
        (PORT d[2] (3289:3289:3289) (3741:3741:3741))
        (PORT d[3] (2929:2929:2929) (3323:3323:3323))
        (PORT d[4] (2922:2922:2922) (3325:3325:3325))
        (PORT d[5] (2950:2950:2950) (3341:3341:3341))
        (PORT d[6] (2842:2842:2842) (3210:3210:3210))
        (PORT d[7] (2993:2993:2993) (3406:3406:3406))
        (PORT d[8] (3196:3196:3196) (3604:3604:3604))
        (PORT d[9] (2906:2906:2906) (3286:3286:3286))
        (PORT d[10] (2898:2898:2898) (3276:3276:3276))
        (PORT d[11] (2923:2923:2923) (3303:3303:3303))
        (PORT d[12] (3778:3778:3778) (4285:4285:4285))
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (PORT ena (2284:2284:2284) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (PORT d[0] (2284:2284:2284) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2739:2739:2739))
        (PORT clk (1387:1387:1387) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3761:3761:3761))
        (PORT d[1] (3655:3655:3655) (4145:4145:4145))
        (PORT d[2] (3282:3282:3282) (3734:3734:3734))
        (PORT d[3] (3075:3075:3075) (3488:3488:3488))
        (PORT d[4] (3067:3067:3067) (3491:3491:3491))
        (PORT d[5] (2960:2960:2960) (3358:3358:3358))
        (PORT d[6] (2840:2840:2840) (3208:3208:3208))
        (PORT d[7] (2986:2986:2986) (3382:3382:3382))
        (PORT d[8] (3201:3201:3201) (3612:3612:3612))
        (PORT d[9] (2894:2894:2894) (3276:3276:3276))
        (PORT d[10] (2925:2925:2925) (3307:3307:3307))
        (PORT d[11] (3068:3068:3068) (3465:3465:3465))
        (PORT d[12] (3935:3935:3935) (4460:4460:4460))
        (PORT clk (1385:1385:1385) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2304:2304:2304))
        (PORT clk (1385:1385:1385) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (PORT d[0] (2330:2330:2330) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (3320:3320:3320))
        (PORT d[1] (3802:3802:3802) (4301:4301:4301))
        (PORT d[2] (3273:3273:3273) (3719:3719:3719))
        (PORT d[3] (3076:3076:3076) (3489:3489:3489))
        (PORT d[4] (2921:2921:2921) (3326:3326:3326))
        (PORT d[5] (2961:2961:2961) (3359:3359:3359))
        (PORT d[6] (2841:2841:2841) (3209:3209:3209))
        (PORT d[7] (2987:2987:2987) (3383:3383:3383))
        (PORT d[8] (3202:3202:3202) (3613:3613:3613))
        (PORT d[9] (2895:2895:2895) (3277:3277:3277))
        (PORT d[10] (2926:2926:2926) (3308:3308:3308))
        (PORT d[11] (3069:3069:3069) (3466:3466:3466))
        (PORT d[12] (3936:3936:3936) (4461:4461:4461))
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (PORT ena (2299:2299:2299) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (PORT d[0] (2299:2299:2299) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2963:2963:2963) (3395:3395:3395))
        (PORT datab (867:867:867) (988:988:988))
        (PORT datac (739:739:739) (812:812:812))
        (PORT datad (2174:2174:2174) (2480:2480:2480))
        (IOPATH dataa combout (149:149:149) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (101:101:101) (125:125:125))
        (PORT datac (2720:2720:2720) (3102:3102:3102))
        (PORT datad (84:84:84) (101:101:101))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (129:129:129))
        (PORT datab (100:100:100) (124:124:124))
        (PORT datac (2720:2720:2720) (3102:3102:3102))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (280:280:280) (651:651:651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2202:2202:2202))
        (PORT clk (1420:1420:1420) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3066:3066:3066) (3468:3468:3468))
        (PORT d[1] (3242:3242:3242) (3651:3651:3651))
        (PORT d[2] (2214:2214:2214) (2480:2480:2480))
        (PORT d[3] (2246:2246:2246) (2512:2512:2512))
        (PORT d[4] (3689:3689:3689) (4183:4183:4183))
        (PORT d[5] (3704:3704:3704) (4209:4209:4209))
        (PORT d[6] (4091:4091:4091) (4644:4644:4644))
        (PORT d[7] (2415:2415:2415) (2702:2702:2702))
        (PORT d[8] (2254:2254:2254) (2529:2529:2529))
        (PORT d[9] (2500:2500:2500) (2809:2809:2809))
        (PORT d[10] (3034:3034:3034) (3416:3416:3416))
        (PORT d[11] (3118:3118:3118) (3529:3529:3529))
        (PORT d[12] (3823:3823:3823) (4339:4339:4339))
        (PORT clk (1418:1418:1418) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (750:750:750) (795:795:795))
        (PORT clk (1418:1418:1418) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1405:1405:1405))
        (PORT d[0] (1042:1042:1042) (1099:1099:1099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3484:3484:3484))
        (PORT d[1] (3254:3254:3254) (3666:3666:3666))
        (PORT d[2] (2061:2061:2061) (2311:2311:2311))
        (PORT d[3] (2247:2247:2247) (2513:2513:2513))
        (PORT d[4] (3695:3695:3695) (4179:4179:4179))
        (PORT d[5] (3705:3705:3705) (4210:4210:4210))
        (PORT d[6] (4092:4092:4092) (4645:4645:4645))
        (PORT d[7] (2416:2416:2416) (2703:2703:2703))
        (PORT d[8] (2255:2255:2255) (2530:2530:2530))
        (PORT d[9] (2501:2501:2501) (2810:2810:2810))
        (PORT d[10] (3035:3035:3035) (3417:3417:3417))
        (PORT d[11] (3119:3119:3119) (3530:3530:3530))
        (PORT d[12] (3824:3824:3824) (4340:4340:4340))
        (PORT clk (1377:1377:1377) (1364:1364:1364))
        (PORT ena (1099:1099:1099) (1134:1134:1134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1364:1364:1364))
        (PORT d[0] (1099:1099:1099) (1134:1134:1134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2301:2301:2301))
        (PORT clk (1381:1381:1381) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3995:3995:3995))
        (PORT d[1] (3132:3132:3132) (3546:3546:3546))
        (PORT d[2] (2140:2140:2140) (2383:2383:2383))
        (PORT d[3] (4567:4567:4567) (5222:5222:5222))
        (PORT d[4] (2213:2213:2213) (2484:2484:2484))
        (PORT d[5] (3558:3558:3558) (4051:4051:4051))
        (PORT d[6] (4243:4243:4243) (4818:4818:4818))
        (PORT d[7] (3564:3564:3564) (4015:4015:4015))
        (PORT d[8] (2116:2116:2116) (2364:2364:2364))
        (PORT d[9] (2630:2630:2630) (2971:2971:2971))
        (PORT d[10] (2462:2462:2462) (2773:2773:2773))
        (PORT d[11] (4359:4359:4359) (4961:4961:4961))
        (PORT d[12] (3613:3613:3613) (4110:4110:4110))
        (PORT clk (1379:1379:1379) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2500:2500:2500))
        (PORT clk (1379:1379:1379) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1365:1365:1365))
        (PORT d[0] (2533:2533:2533) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3810:3810:3810))
        (PORT d[1] (3122:3122:3122) (3534:3534:3534))
        (PORT d[2] (2131:2131:2131) (2371:2371:2371))
        (PORT d[3] (4568:4568:4568) (5223:5223:5223))
        (PORT d[4] (2214:2214:2214) (2485:2485:2485))
        (PORT d[5] (3559:3559:3559) (4052:4052:4052))
        (PORT d[6] (4244:4244:4244) (4819:4819:4819))
        (PORT d[7] (3565:3565:3565) (4016:4016:4016))
        (PORT d[8] (2117:2117:2117) (2365:2365:2365))
        (PORT d[9] (2631:2631:2631) (2972:2972:2972))
        (PORT d[10] (2463:2463:2463) (2774:2774:2774))
        (PORT d[11] (4360:4360:4360) (4962:4962:4962))
        (PORT d[12] (3614:3614:3614) (4111:4111:4111))
        (PORT clk (1338:1338:1338) (1324:1324:1324))
        (PORT ena (1310:1310:1310) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1324:1324:1324))
        (PORT d[0] (1310:1310:1310) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1352:1352:1352))
        (PORT datab (827:827:827) (947:947:947))
        (PORT datac (2553:2553:2553) (2919:2919:2919))
        (PORT datad (485:485:485) (553:553:553))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2544:2544:2544))
        (PORT clk (1424:1424:1424) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (3077:3077:3077))
        (PORT d[1] (3337:3337:3337) (3805:3805:3805))
        (PORT d[2] (2512:2512:2512) (2834:2834:2834))
        (PORT d[3] (4752:4752:4752) (5446:5446:5446))
        (PORT d[4] (2915:2915:2915) (3322:3322:3322))
        (PORT d[5] (3441:3441:3441) (3916:3916:3916))
        (PORT d[6] (3891:3891:3891) (4429:4429:4429))
        (PORT d[7] (2731:2731:2731) (3085:3085:3085))
        (PORT d[8] (3222:3222:3222) (3637:3637:3637))
        (PORT d[9] (3244:3244:3244) (3680:3680:3680))
        (PORT d[10] (4472:4472:4472) (5073:5073:5073))
        (PORT d[11] (4884:4884:4884) (5544:5544:5544))
        (PORT d[12] (3826:3826:3826) (4375:4375:4375))
        (PORT clk (1422:1422:1422) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2130:2130:2130))
        (PORT clk (1422:1422:1422) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1409:1409:1409))
        (PORT d[0] (2185:2185:2185) (2409:2409:2409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (3253:3253:3253))
        (PORT d[1] (3338:3338:3338) (3806:3806:3806))
        (PORT d[2] (2524:2524:2524) (2848:2848:2848))
        (PORT d[3] (4753:4753:4753) (5447:5447:5447))
        (PORT d[4] (3255:3255:3255) (3706:3706:3706))
        (PORT d[5] (3442:3442:3442) (3917:3917:3917))
        (PORT d[6] (3892:3892:3892) (4430:4430:4430))
        (PORT d[7] (2732:2732:2732) (3086:3086:3086))
        (PORT d[8] (3223:3223:3223) (3638:3638:3638))
        (PORT d[9] (3245:3245:3245) (3681:3681:3681))
        (PORT d[10] (4473:4473:4473) (5074:5074:5074))
        (PORT d[11] (4885:4885:4885) (5545:5545:5545))
        (PORT d[12] (3827:3827:3827) (4376:4376:4376))
        (PORT clk (1381:1381:1381) (1368:1368:1368))
        (PORT ena (1822:1822:1822) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1368:1368:1368))
        (PORT d[0] (1822:1822:1822) (1986:1986:1986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2297:2297:2297))
        (PORT clk (1396:1396:1396) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3719:3719:3719) (4208:4208:4208))
        (PORT d[1] (3137:3137:3137) (3553:3553:3553))
        (PORT d[2] (4100:4100:4100) (4637:4637:4637))
        (PORT d[3] (4560:4560:4560) (5212:5212:5212))
        (PORT d[4] (3874:3874:3874) (4376:4376:4376))
        (PORT d[5] (3609:3609:3609) (4129:4129:4129))
        (PORT d[6] (4247:4247:4247) (4821:4821:4821))
        (PORT d[7] (3562:3562:3562) (4008:4008:4008))
        (PORT d[8] (2143:2143:2143) (2398:2398:2398))
        (PORT d[9] (2620:2620:2620) (2961:2961:2961))
        (PORT d[10] (2616:2616:2616) (2955:2955:2955))
        (PORT d[11] (4357:4357:4357) (4952:4952:4952))
        (PORT d[12] (3644:3644:3644) (4150:4150:4150))
        (PORT clk (1394:1394:1394) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3318:3318:3318) (3723:3723:3723))
        (PORT clk (1394:1394:1394) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1380:1380:1380))
        (PORT d[0] (3589:3589:3589) (4002:4002:4002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3576:3576:3576) (4051:4051:4051))
        (PORT d[1] (3128:3128:3128) (3540:3540:3540))
        (PORT d[2] (4283:4283:4283) (4840:4840:4840))
        (PORT d[3] (4561:4561:4561) (5213:5213:5213))
        (PORT d[4] (3864:3864:3864) (4364:4364:4364))
        (PORT d[5] (3610:3610:3610) (4130:4130:4130))
        (PORT d[6] (4248:4248:4248) (4822:4822:4822))
        (PORT d[7] (3563:3563:3563) (4009:4009:4009))
        (PORT d[8] (2144:2144:2144) (2399:2399:2399))
        (PORT d[9] (2621:2621:2621) (2962:2962:2962))
        (PORT d[10] (2617:2617:2617) (2956:2956:2956))
        (PORT d[11] (4358:4358:4358) (4953:4953:4953))
        (PORT d[12] (3645:3645:3645) (4151:4151:4151))
        (PORT clk (1353:1353:1353) (1339:1339:1339))
        (PORT ena (1269:1269:1269) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1339:1339:1339))
        (PORT d[0] (1269:1269:1269) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (936:936:936))
        (PORT datab (348:348:348) (408:408:408))
        (PORT datac (2552:2552:2552) (2918:2918:2918))
        (PORT datad (1139:1139:1139) (1321:1321:1321))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (156:156:156) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2513:2513:2513))
        (PORT clk (1422:1422:1422) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (3257:3257:3257))
        (PORT d[1] (3513:3513:3513) (3996:3996:3996))
        (PORT d[2] (2511:2511:2511) (2818:2818:2818))
        (PORT d[3] (4905:4905:4905) (5613:5613:5613))
        (PORT d[4] (3074:3074:3074) (3497:3497:3497))
        (PORT d[5] (3618:3618:3618) (4116:4116:4116))
        (PORT d[6] (4059:4059:4059) (4619:4619:4619))
        (PORT d[7] (2755:2755:2755) (3113:3113:3113))
        (PORT d[8] (3204:3204:3204) (3611:3611:3611))
        (PORT d[9] (3075:3075:3075) (3493:3493:3493))
        (PORT d[10] (4797:4797:4797) (5442:5442:5442))
        (PORT d[11] (5050:5050:5050) (5732:5732:5732))
        (PORT d[12] (3996:3996:3996) (4574:4574:4574))
        (PORT clk (1420:1420:1420) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3437:3437:3437))
        (PORT clk (1420:1420:1420) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1407:1407:1407))
        (PORT d[0] (3342:3342:3342) (3716:3716:3716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (3245:3245:3245))
        (PORT d[1] (3514:3514:3514) (3997:3997:3997))
        (PORT d[2] (2512:2512:2512) (2819:2819:2819))
        (PORT d[3] (4906:4906:4906) (5614:5614:5614))
        (PORT d[4] (3065:3065:3065) (3485:3485:3485))
        (PORT d[5] (3619:3619:3619) (4117:4117:4117))
        (PORT d[6] (4060:4060:4060) (4620:4620:4620))
        (PORT d[7] (2756:2756:2756) (3114:3114:3114))
        (PORT d[8] (3205:3205:3205) (3612:3612:3612))
        (PORT d[9] (3076:3076:3076) (3494:3494:3494))
        (PORT d[10] (4798:4798:4798) (5443:5443:5443))
        (PORT d[11] (5051:5051:5051) (5733:5733:5733))
        (PORT d[12] (3997:3997:3997) (4575:4575:4575))
        (PORT clk (1379:1379:1379) (1366:1366:1366))
        (PORT ena (1691:1691:1691) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1366:1366:1366))
        (PORT d[0] (1691:1691:1691) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (2259:2259:2259))
        (PORT clk (1396:1396:1396) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (4202:4202:4202))
        (PORT d[1] (3340:3340:3340) (3787:3787:3787))
        (PORT d[2] (4275:4275:4275) (4831:4831:4831))
        (PORT d[3] (4701:4701:4701) (5363:5363:5363))
        (PORT d[4] (2218:2218:2218) (2487:2487:2487))
        (PORT d[5] (3744:3744:3744) (4273:4273:4273))
        (PORT d[6] (2292:2292:2292) (2578:2578:2578))
        (PORT d[7] (3726:3726:3726) (4193:4193:4193))
        (PORT d[8] (2128:2128:2128) (2376:2376:2376))
        (PORT d[9] (2484:2484:2484) (2806:2806:2806))
        (PORT d[10] (2638:2638:2638) (2988:2988:2988))
        (PORT d[11] (4540:4540:4540) (5172:5172:5172))
        (PORT d[12] (3641:3641:3641) (4142:4142:4142))
        (PORT clk (1394:1394:1394) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2337:2337:2337))
        (PORT clk (1394:1394:1394) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1380:1380:1380))
        (PORT d[0] (2367:2367:2367) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (4044:4044:4044))
        (PORT d[1] (3331:3331:3331) (3775:3775:3775))
        (PORT d[2] (4276:4276:4276) (4832:4832:4832))
        (PORT d[3] (4702:4702:4702) (5364:5364:5364))
        (PORT d[4] (2371:2371:2371) (2657:2657:2657))
        (PORT d[5] (3745:3745:3745) (4274:4274:4274))
        (PORT d[6] (2293:2293:2293) (2579:2579:2579))
        (PORT d[7] (3727:3727:3727) (4194:4194:4194))
        (PORT d[8] (2129:2129:2129) (2377:2377:2377))
        (PORT d[9] (2485:2485:2485) (2807:2807:2807))
        (PORT d[10] (2639:2639:2639) (2989:2989:2989))
        (PORT d[11] (4541:4541:4541) (5173:5173:5173))
        (PORT d[12] (3642:3642:3642) (4143:4143:4143))
        (PORT clk (1353:1353:1353) (1339:1339:1339))
        (PORT ena (1324:1324:1324) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1339:1339:1339))
        (PORT d[0] (1324:1324:1324) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1352:1352:1352))
        (PORT datab (2573:2573:2573) (2941:2941:2941))
        (PORT datac (1237:1237:1237) (1357:1357:1357))
        (PORT datad (493:493:493) (570:570:570))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2437:2437:2437))
        (PORT clk (1401:1401:1401) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (3244:3244:3244))
        (PORT d[1] (2709:2709:2709) (3057:3057:3057))
        (PORT d[2] (4293:4293:4293) (4826:4826:4826))
        (PORT d[3] (4624:4624:4624) (5270:5270:5270))
        (PORT d[4] (3056:3056:3056) (3468:3468:3468))
        (PORT d[5] (3363:3363:3363) (3826:3826:3826))
        (PORT d[6] (3910:3910:3910) (4439:4439:4439))
        (PORT d[7] (3190:3190:3190) (3599:3599:3599))
        (PORT d[8] (3117:3117:3117) (3507:3507:3507))
        (PORT d[9] (3132:3132:3132) (3553:3553:3553))
        (PORT d[10] (4649:4649:4649) (5281:5281:5281))
        (PORT d[11] (4290:4290:4290) (4875:4875:4875))
        (PORT d[12] (2500:2500:2500) (2821:2821:2821))
        (PORT clk (1399:1399:1399) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1805:1805:1805))
        (PORT clk (1399:1399:1399) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1385:1385:1385))
        (PORT d[0] (1901:1901:1901) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (3258:3258:3258))
        (PORT d[1] (2694:2694:2694) (3044:3044:3044))
        (PORT d[2] (4305:4305:4305) (4840:4840:4840))
        (PORT d[3] (4625:4625:4625) (5271:5271:5271))
        (PORT d[4] (3038:3038:3038) (3439:3439:3439))
        (PORT d[5] (3364:3364:3364) (3827:3827:3827))
        (PORT d[6] (3911:3911:3911) (4440:4440:4440))
        (PORT d[7] (3191:3191:3191) (3600:3600:3600))
        (PORT d[8] (3118:3118:3118) (3508:3508:3508))
        (PORT d[9] (3133:3133:3133) (3554:3554:3554))
        (PORT d[10] (4650:4650:4650) (5282:5282:5282))
        (PORT d[11] (4291:4291:4291) (4876:4876:4876))
        (PORT d[12] (2501:2501:2501) (2822:2822:2822))
        (PORT clk (1358:1358:1358) (1344:1344:1344))
        (PORT ena (1853:1853:1853) (2023:2023:2023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1344:1344:1344))
        (PORT d[0] (1853:1853:1853) (2023:2023:2023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2456:2456:2456))
        (PORT clk (1398:1398:1398) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2790:2790:2790))
        (PORT d[1] (2930:2930:2930) (3316:3316:3316))
        (PORT d[2] (4130:4130:4130) (4649:4649:4649))
        (PORT d[3] (4816:4816:4816) (5494:5494:5494))
        (PORT d[4] (2851:2851:2851) (3227:3227:3227))
        (PORT d[5] (3564:3564:3564) (4063:4063:4063))
        (PORT d[6] (4085:4085:4085) (4637:4637:4637))
        (PORT d[7] (2470:2470:2470) (2771:2771:2771))
        (PORT d[8] (2950:2950:2950) (3329:3329:3329))
        (PORT d[9] (3105:3105:3105) (3525:3525:3525))
        (PORT d[10] (4828:4828:4828) (5481:5481:5481))
        (PORT d[11] (4621:4621:4621) (5240:5240:5240))
        (PORT d[12] (2516:2516:2516) (2840:2840:2840))
        (PORT clk (1396:1396:1396) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3675:3675:3675) (4117:4117:4117))
        (PORT clk (1396:1396:1396) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1382:1382:1382))
        (PORT d[0] (3946:3946:3946) (4396:4396:4396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (3012:3012:3012))
        (PORT d[1] (2927:2927:2927) (3321:3321:3321))
        (PORT d[2] (2624:2624:2624) (2959:2959:2959))
        (PORT d[3] (4817:4817:4817) (5495:5495:5495))
        (PORT d[4] (2852:2852:2852) (3228:3228:3228))
        (PORT d[5] (3565:3565:3565) (4064:4064:4064))
        (PORT d[6] (4086:4086:4086) (4638:4638:4638))
        (PORT d[7] (2471:2471:2471) (2772:2772:2772))
        (PORT d[8] (2951:2951:2951) (3330:3330:3330))
        (PORT d[9] (3106:3106:3106) (3526:3526:3526))
        (PORT d[10] (4829:4829:4829) (5482:5482:5482))
        (PORT d[11] (4622:4622:4622) (5241:5241:5241))
        (PORT d[12] (2517:2517:2517) (2841:2841:2841))
        (PORT clk (1355:1355:1355) (1341:1341:1341))
        (PORT ena (1677:1677:1677) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1341:1341:1341))
        (PORT d[0] (1677:1677:1677) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1350:1350:1350))
        (PORT datab (521:521:521) (587:587:587))
        (PORT datac (2551:2551:2551) (2916:2916:2916))
        (PORT datad (799:799:799) (886:886:886))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1289:1289:1289))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1289:1289:1289))
        (PORT datab (102:102:102) (127:127:127))
        (PORT datac (89:89:89) (108:108:108))
        (PORT datad (84:84:84) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (280:280:280) (651:651:651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2444:2444:2444))
        (PORT clk (1405:1405:1405) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (3254:3254:3254))
        (PORT d[1] (3221:3221:3221) (3626:3626:3626))
        (PORT d[2] (2032:2032:2032) (2256:2256:2256))
        (PORT d[3] (2686:2686:2686) (2999:2999:2999))
        (PORT d[4] (3680:3680:3680) (4170:4170:4170))
        (PORT d[5] (3512:3512:3512) (3982:3982:3982))
        (PORT d[6] (4087:4087:4087) (4643:4643:4643))
        (PORT d[7] (2292:2292:2292) (2569:2569:2569))
        (PORT d[8] (2417:2417:2417) (2709:2709:2709))
        (PORT d[9] (2509:2509:2509) (2818:2818:2818))
        (PORT d[10] (2880:2880:2880) (3248:3248:3248))
        (PORT d[11] (3144:3144:3144) (3558:3558:3558))
        (PORT d[12] (3658:3658:3658) (4156:4156:4156))
        (PORT clk (1403:1403:1403) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2339:2339:2339))
        (PORT clk (1403:1403:1403) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1390:1390:1390))
        (PORT d[0] (2375:2375:2375) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (3282:3282:3282))
        (PORT d[1] (3222:3222:3222) (3628:3628:3628))
        (PORT d[2] (2088:2088:2088) (2341:2341:2341))
        (PORT d[3] (2687:2687:2687) (3000:3000:3000))
        (PORT d[4] (3692:3692:3692) (4189:4189:4189))
        (PORT d[5] (3513:3513:3513) (3983:3983:3983))
        (PORT d[6] (4088:4088:4088) (4644:4644:4644))
        (PORT d[7] (2293:2293:2293) (2570:2570:2570))
        (PORT d[8] (2418:2418:2418) (2710:2710:2710))
        (PORT d[9] (2510:2510:2510) (2819:2819:2819))
        (PORT d[10] (2881:2881:2881) (3249:3249:3249))
        (PORT d[11] (3145:3145:3145) (3559:3559:3559))
        (PORT d[12] (3659:3659:3659) (4157:4157:4157))
        (PORT clk (1362:1362:1362) (1349:1349:1349))
        (PORT ena (1096:1096:1096) (1142:1142:1142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1349:1349:1349))
        (PORT d[0] (1096:1096:1096) (1142:1142:1142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2136:2136:2136))
        (PORT clk (1357:1357:1357) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3437:3437:3437))
        (PORT d[1] (2868:2868:2868) (3228:3228:3228))
        (PORT d[2] (1941:1941:1941) (2157:2157:2157))
        (PORT d[3] (4032:4032:4032) (4605:4605:4605))
        (PORT d[4] (2052:2052:2052) (2299:2299:2299))
        (PORT d[5] (3197:3197:3197) (3629:3629:3629))
        (PORT d[6] (3715:3715:3715) (4220:4220:4220))
        (PORT d[7] (3056:3056:3056) (3437:3437:3437))
        (PORT d[8] (1936:1936:1936) (2165:2165:2165))
        (PORT d[9] (2053:2053:2053) (2305:2305:2305))
        (PORT d[10] (2645:2645:2645) (2978:2978:2978))
        (PORT d[11] (3823:3823:3823) (4351:4351:4351))
        (PORT d[12] (2885:2885:2885) (3269:3269:3269))
        (PORT clk (1355:1355:1355) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3738:3738:3738) (4192:4192:4192))
        (PORT clk (1355:1355:1355) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1340:1340:1340))
        (PORT d[0] (4009:4009:4009) (4471:4471:4471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3413:3413:3413))
        (PORT d[1] (2705:2705:2705) (3043:3043:3043))
        (PORT d[2] (1953:1953:1953) (2171:2171:2171))
        (PORT d[3] (4033:4033:4033) (4606:4606:4606))
        (PORT d[4] (2056:2056:2056) (2298:2298:2298))
        (PORT d[5] (3198:3198:3198) (3630:3630:3630))
        (PORT d[6] (3716:3716:3716) (4221:4221:4221))
        (PORT d[7] (3057:3057:3057) (3438:3438:3438))
        (PORT d[8] (1937:1937:1937) (2166:2166:2166))
        (PORT d[9] (2054:2054:2054) (2306:2306:2306))
        (PORT d[10] (2646:2646:2646) (2979:2979:2979))
        (PORT d[11] (3824:3824:3824) (4352:4352:4352))
        (PORT d[12] (2886:2886:2886) (3270:3270:3270))
        (PORT clk (1314:1314:1314) (1299:1299:1299))
        (PORT ena (1513:1513:1513) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1299:1299:1299))
        (PORT d[0] (1513:1513:1513) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1349:1349:1349))
        (PORT datab (2569:2569:2569) (2936:2936:2936))
        (PORT datac (957:957:957) (1108:1108:1108))
        (PORT datad (958:958:958) (1089:1089:1089))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (171:171:171) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1932:1932:1932) (2142:2142:2142))
        (PORT clk (1370:1370:1370) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3421:3421:3421))
        (PORT d[1] (2908:2908:2908) (3283:3283:3283))
        (PORT d[2] (2332:2332:2332) (2607:2607:2607))
        (PORT d[3] (4208:4208:4208) (4801:4801:4801))
        (PORT d[4] (2259:2259:2259) (2534:2534:2534))
        (PORT d[5] (3153:3153:3153) (3584:3584:3584))
        (PORT d[6] (3888:3888:3888) (4416:4416:4416))
        (PORT d[7] (3229:3229:3229) (3641:3641:3641))
        (PORT d[8] (1952:1952:1952) (2173:2173:2173))
        (PORT d[9] (2228:2228:2228) (2503:2503:2503))
        (PORT d[10] (2615:2615:2615) (2934:2934:2934))
        (PORT d[11] (4006:4006:4006) (4558:4558:4558))
        (PORT d[12] (2943:2943:2943) (3337:3337:3337))
        (PORT clk (1368:1368:1368) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (2130:2130:2130))
        (PORT clk (1368:1368:1368) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1355:1355:1355))
        (PORT d[0] (2198:2198:2198) (2409:2409:2409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (3408:3408:3408))
        (PORT d[1] (2908:2908:2908) (3285:3285:3285))
        (PORT d[2] (1929:1929:1929) (2144:2144:2144))
        (PORT d[3] (4209:4209:4209) (4802:4802:4802))
        (PORT d[4] (2257:2257:2257) (2538:2538:2538))
        (PORT d[5] (3154:3154:3154) (3585:3585:3585))
        (PORT d[6] (3889:3889:3889) (4417:4417:4417))
        (PORT d[7] (3230:3230:3230) (3642:3642:3642))
        (PORT d[8] (1953:1953:1953) (2174:2174:2174))
        (PORT d[9] (2229:2229:2229) (2504:2504:2504))
        (PORT d[10] (2616:2616:2616) (2935:2935:2935))
        (PORT d[11] (4007:4007:4007) (4559:4559:4559))
        (PORT d[12] (2944:2944:2944) (3338:3338:3338))
        (PORT clk (1327:1327:1327) (1314:1314:1314))
        (PORT ena (1663:1663:1663) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1314:1314:1314))
        (PORT d[0] (1663:1663:1663) (1802:1802:1802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3447:3447:3447))
        (PORT clk (1381:1381:1381) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3524:3524:3524) (3978:3978:3978))
        (PORT d[1] (3112:3112:3112) (3522:3522:3522))
        (PORT d[2] (2125:2125:2125) (2368:2368:2368))
        (PORT d[3] (4530:4530:4530) (5171:5171:5171))
        (PORT d[4] (2516:2516:2516) (2825:2825:2825))
        (PORT d[5] (3412:3412:3412) (3890:3890:3890))
        (PORT d[6] (4237:4237:4237) (4808:4808:4808))
        (PORT d[7] (3550:3550:3550) (3999:3999:3999))
        (PORT d[8] (2136:2136:2136) (2387:2387:2387))
        (PORT d[9] (2631:2631:2631) (2972:2972:2972))
        (PORT d[10] (2821:2821:2821) (3182:3182:3182))
        (PORT d[11] (4369:4369:4369) (4977:4977:4977))
        (PORT d[12] (3456:3456:3456) (3933:3933:3933))
        (PORT clk (1379:1379:1379) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1391:1391:1391) (1515:1515:1515))
        (PORT clk (1379:1379:1379) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1365:1365:1365))
        (PORT d[0] (1662:1662:1662) (1794:1794:1794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3809:3809:3809))
        (PORT d[1] (3124:3124:3124) (3536:3536:3536))
        (PORT d[2] (2116:2116:2116) (2355:2355:2355))
        (PORT d[3] (4531:4531:4531) (5172:5172:5172))
        (PORT d[4] (2528:2528:2528) (2839:2839:2839))
        (PORT d[5] (3413:3413:3413) (3891:3891:3891))
        (PORT d[6] (4238:4238:4238) (4809:4809:4809))
        (PORT d[7] (3551:3551:3551) (4000:4000:4000))
        (PORT d[8] (2137:2137:2137) (2388:2388:2388))
        (PORT d[9] (2632:2632:2632) (2973:2973:2973))
        (PORT d[10] (2822:2822:2822) (3183:3183:3183))
        (PORT d[11] (4370:4370:4370) (4978:4978:4978))
        (PORT d[12] (3457:3457:3457) (3934:3934:3934))
        (PORT clk (1338:1338:1338) (1324:1324:1324))
        (PORT ena (1323:1323:1323) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1324:1324:1324))
        (PORT d[0] (1323:1323:1323) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1346:1346:1346))
        (PORT datab (849:849:849) (980:980:980))
        (PORT datac (2544:2544:2544) (2908:2908:2908))
        (PORT datad (490:490:490) (566:566:566))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2897:2897:2897))
        (PORT clk (1391:1391:1391) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3896:3896:3896) (4410:4410:4410))
        (PORT d[1] (3511:3511:3511) (3988:3988:3988))
        (PORT d[2] (4085:4085:4085) (4615:4615:4615))
        (PORT d[3] (4852:4852:4852) (5525:5525:5525))
        (PORT d[4] (3674:3674:3674) (4148:4148:4148))
        (PORT d[5] (3917:3917:3917) (4464:4464:4464))
        (PORT d[6] (2477:2477:2477) (2792:2792:2792))
        (PORT d[7] (3894:3894:3894) (4380:4380:4380))
        (PORT d[8] (2141:2141:2141) (2394:2394:2394))
        (PORT d[9] (3766:3766:3766) (4244:4244:4244))
        (PORT d[10] (2842:2842:2842) (3229:3229:3229))
        (PORT d[11] (4725:4725:4725) (5370:5370:5370))
        (PORT d[12] (3812:3812:3812) (4333:4333:4333))
        (PORT clk (1389:1389:1389) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (930:930:930) (996:996:996))
        (PORT clk (1389:1389:1389) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1375:1375:1375))
        (PORT d[0] (1201:1201:1201) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (4245:4245:4245))
        (PORT d[1] (3502:3502:3502) (3973:3973:3973))
        (PORT d[2] (3930:3930:3930) (4447:4447:4447))
        (PORT d[3] (4853:4853:4853) (5526:5526:5526))
        (PORT d[4] (3680:3680:3680) (4149:4149:4149))
        (PORT d[5] (3918:3918:3918) (4465:4465:4465))
        (PORT d[6] (2478:2478:2478) (2793:2793:2793))
        (PORT d[7] (3895:3895:3895) (4381:4381:4381))
        (PORT d[8] (2142:2142:2142) (2395:2395:2395))
        (PORT d[9] (3767:3767:3767) (4245:4245:4245))
        (PORT d[10] (2843:2843:2843) (3230:3230:3230))
        (PORT d[11] (4726:4726:4726) (5371:5371:5371))
        (PORT d[12] (3813:3813:3813) (4334:4334:4334))
        (PORT clk (1348:1348:1348) (1334:1334:1334))
        (PORT ena (1491:1491:1491) (1605:1605:1605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1334:1334:1334))
        (PORT d[0] (1491:1491:1491) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2505:2505:2505))
        (PORT clk (1401:1401:1401) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2991:2991:2991))
        (PORT d[1] (2735:2735:2735) (3086:3086:3086))
        (PORT d[2] (2654:2654:2654) (2984:2984:2984))
        (PORT d[3] (4624:4624:4624) (5263:5263:5263))
        (PORT d[4] (3020:3020:3020) (3417:3417:3417))
        (PORT d[5] (3377:3377:3377) (3840:3840:3840))
        (PORT d[6] (4080:4080:4080) (4637:4637:4637))
        (PORT d[7] (3372:3372:3372) (3809:3809:3809))
        (PORT d[8] (2283:2283:2283) (2569:2569:2569))
        (PORT d[9] (3132:3132:3132) (3564:3564:3564))
        (PORT d[10] (4644:4644:4644) (5270:5270:5270))
        (PORT d[11] (4465:4465:4465) (5070:5070:5070))
        (PORT d[12] (2491:2491:2491) (2809:2809:2809))
        (PORT clk (1399:1399:1399) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1788:1788:1788))
        (PORT clk (1399:1399:1399) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1384:1384:1384))
        (PORT d[0] (1896:1896:1896) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3437:3437:3437))
        (PORT d[1] (2896:2896:2896) (3275:3275:3275))
        (PORT d[2] (2803:2803:2803) (3153:3153:3153))
        (PORT d[3] (4625:4625:4625) (5264:5264:5264))
        (PORT d[4] (2871:2871:2871) (3255:3255:3255))
        (PORT d[5] (3378:3378:3378) (3841:3841:3841))
        (PORT d[6] (4081:4081:4081) (4638:4638:4638))
        (PORT d[7] (3373:3373:3373) (3810:3810:3810))
        (PORT d[8] (2284:2284:2284) (2570:2570:2570))
        (PORT d[9] (3133:3133:3133) (3565:3565:3565))
        (PORT d[10] (4645:4645:4645) (5271:5271:5271))
        (PORT d[11] (4466:4466:4466) (5071:5071:5071))
        (PORT d[12] (2492:2492:2492) (2810:2810:2810))
        (PORT clk (1358:1358:1358) (1343:1343:1343))
        (PORT ena (1667:1667:1667) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1343:1343:1343))
        (PORT d[0] (1667:1667:1667) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (597:597:597))
        (PORT datab (971:971:971) (1114:1114:1114))
        (PORT datac (967:967:967) (1109:1109:1109))
        (PORT datad (640:640:640) (711:711:711))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (3102:3102:3102))
        (PORT clk (1394:1394:1394) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (4407:4407:4407))
        (PORT d[1] (3308:3308:3308) (3747:3747:3747))
        (PORT d[2] (3940:3940:3940) (4463:4463:4463))
        (PORT d[3] (4711:4711:4711) (5367:5367:5367))
        (PORT d[4] (3704:3704:3704) (4177:4177:4177))
        (PORT d[5] (3921:3921:3921) (4476:4476:4476))
        (PORT d[6] (2457:2457:2457) (2762:2762:2762))
        (PORT d[7] (3731:3731:3731) (4195:4195:4195))
        (PORT d[8] (2124:2124:2124) (2374:2374:2374))
        (PORT d[9] (3907:3907:3907) (4397:4397:4397))
        (PORT d[10] (2648:2648:2648) (2994:2994:2994))
        (PORT d[11] (4528:4528:4528) (5142:5142:5142))
        (PORT d[12] (3816:3816:3816) (4341:4341:4341))
        (PORT clk (1392:1392:1392) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2775:2775:2775))
        (PORT clk (1392:1392:1392) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1378:1378:1378))
        (PORT d[0] (2749:2749:2749) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (4250:4250:4250))
        (PORT d[1] (3309:3309:3309) (3748:3748:3748))
        (PORT d[2] (4103:4103:4103) (4641:4641:4641))
        (PORT d[3] (4712:4712:4712) (5368:5368:5368))
        (PORT d[4] (3691:3691:3691) (4165:4165:4165))
        (PORT d[5] (3922:3922:3922) (4477:4477:4477))
        (PORT d[6] (2458:2458:2458) (2763:2763:2763))
        (PORT d[7] (3732:3732:3732) (4196:4196:4196))
        (PORT d[8] (2125:2125:2125) (2375:2375:2375))
        (PORT d[9] (3908:3908:3908) (4398:4398:4398))
        (PORT d[10] (2649:2649:2649) (2995:2995:2995))
        (PORT d[11] (4529:4529:4529) (5143:5143:5143))
        (PORT d[12] (3817:3817:3817) (4342:4342:4342))
        (PORT clk (1351:1351:1351) (1337:1337:1337))
        (PORT ena (1498:1498:1498) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1337:1337:1337))
        (PORT d[0] (1498:1498:1498) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (3090:3090:3090))
        (PORT clk (1393:1393:1393) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (4432:4432:4432))
        (PORT d[1] (3503:3503:3503) (3976:3976:3976))
        (PORT d[2] (3929:3929:3929) (4444:4444:4444))
        (PORT d[3] (4722:4722:4722) (5376:5376:5376))
        (PORT d[4] (3680:3680:3680) (4153:4153:4153))
        (PORT d[5] (3776:3776:3776) (4311:4311:4311))
        (PORT d[6] (2465:2465:2465) (2772:2772:2772))
        (PORT d[7] (2301:2301:2301) (2565:2565:2565))
        (PORT d[8] (2135:2135:2135) (2387:2387:2387))
        (PORT d[9] (3763:3763:3763) (4244:4244:4244))
        (PORT d[10] (2649:2649:2649) (2995:2995:2995))
        (PORT d[11] (4689:4689:4689) (5322:5322:5322))
        (PORT d[12] (3811:3811:3811) (4332:4332:4332))
        (PORT clk (1391:1391:1391) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1155:1155:1155))
        (PORT clk (1391:1391:1391) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1377:1377:1377))
        (PORT d[0] (1348:1348:1348) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (4244:4244:4244))
        (PORT d[1] (3504:3504:3504) (3977:3977:3977))
        (PORT d[2] (3933:3933:3933) (4444:4444:4444))
        (PORT d[3] (4723:4723:4723) (5377:5377:5377))
        (PORT d[4] (3675:3675:3675) (4165:4165:4165))
        (PORT d[5] (3777:3777:3777) (4312:4312:4312))
        (PORT d[6] (2466:2466:2466) (2773:2773:2773))
        (PORT d[7] (2302:2302:2302) (2566:2566:2566))
        (PORT d[8] (2136:2136:2136) (2388:2388:2388))
        (PORT d[9] (3764:3764:3764) (4245:4245:4245))
        (PORT d[10] (2650:2650:2650) (2996:2996:2996))
        (PORT d[11] (4690:4690:4690) (5323:5323:5323))
        (PORT d[12] (3812:3812:3812) (4333:4333:4333))
        (PORT clk (1350:1350:1350) (1336:1336:1336))
        (PORT ena (1498:1498:1498) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1336:1336:1336))
        (PORT d[0] (1498:1498:1498) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (398:398:398))
        (PORT datab (971:971:971) (1114:1114:1114))
        (PORT datac (966:966:966) (1109:1109:1109))
        (PORT datad (458:458:458) (521:521:521))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (101:101:101) (126:126:126))
        (PORT datac (934:934:934) (1074:1074:1074))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (389:389:389))
        (PORT datab (335:335:335) (393:393:393))
        (PORT datac (934:934:934) (1074:1074:1074))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (310:310:310) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2795:2795:2795))
        (PORT clk (1377:1377:1377) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2779:2779:2779))
        (PORT d[1] (2670:2670:2670) (3001:3001:3001))
        (PORT d[2] (3787:3787:3787) (4266:4266:4266))
        (PORT d[3] (3061:3061:3061) (3464:3464:3464))
        (PORT d[4] (2967:2967:2967) (3355:3355:3355))
        (PORT d[5] (3868:3868:3868) (4395:4395:4395))
        (PORT d[6] (2434:2434:2434) (2731:2731:2731))
        (PORT d[7] (2620:2620:2620) (2948:2948:2948))
        (PORT d[8] (2817:2817:2817) (3175:3175:3175))
        (PORT d[9] (3435:3435:3435) (3867:3867:3867))
        (PORT d[10] (2275:2275:2275) (2559:2559:2559))
        (PORT d[11] (2694:2694:2694) (3037:3037:3037))
        (PORT d[12] (2477:2477:2477) (2793:2793:2793))
        (PORT clk (1375:1375:1375) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1860:1860:1860))
        (PORT clk (1375:1375:1375) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1362:1362:1362))
        (PORT d[0] (1969:1969:1969) (2139:2139:2139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2790:2790:2790))
        (PORT d[1] (2670:2670:2670) (3005:3005:3005))
        (PORT d[2] (3792:3792:3792) (4271:4271:4271))
        (PORT d[3] (3062:3062:3062) (3465:3465:3465))
        (PORT d[4] (2827:2827:2827) (3198:3198:3198))
        (PORT d[5] (3869:3869:3869) (4396:4396:4396))
        (PORT d[6] (2435:2435:2435) (2732:2732:2732))
        (PORT d[7] (2621:2621:2621) (2949:2949:2949))
        (PORT d[8] (2818:2818:2818) (3176:3176:3176))
        (PORT d[9] (3436:3436:3436) (3868:3868:3868))
        (PORT d[10] (2276:2276:2276) (2560:2560:2560))
        (PORT d[11] (2695:2695:2695) (3038:3038:3038))
        (PORT d[12] (2478:2478:2478) (2794:2794:2794))
        (PORT clk (1334:1334:1334) (1321:1321:1321))
        (PORT ena (3562:3562:3562) (4004:4004:4004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1321:1321:1321))
        (PORT d[0] (3562:3562:3562) (4004:4004:4004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2424:2424:2424) (2719:2719:2719))
        (PORT clk (1386:1386:1386) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4641:4641:4641))
        (PORT d[1] (3501:3501:3501) (3968:3968:3968))
        (PORT d[2] (3766:3766:3766) (4266:4266:4266))
        (PORT d[3] (2437:2437:2437) (2727:2727:2727))
        (PORT d[4] (3517:3517:3517) (3985:3985:3985))
        (PORT d[5] (3959:3959:3959) (4515:4515:4515))
        (PORT d[6] (2637:2637:2637) (2975:2975:2975))
        (PORT d[7] (3899:3899:3899) (4382:4382:4382))
        (PORT d[8] (4634:4634:4634) (5262:5262:5262))
        (PORT d[9] (3760:3760:3760) (4237:4237:4237))
        (PORT d[10] (2829:2829:2829) (3208:3208:3208))
        (PORT d[11] (4712:4712:4712) (5349:5349:5349))
        (PORT d[12] (3990:3990:3990) (4536:4536:4536))
        (PORT clk (1384:1384:1384) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1319:1319:1319))
        (PORT clk (1384:1384:1384) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1371:1371:1371))
        (PORT d[0] (1502:1502:1502) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3929:3929:3929) (4456:4456:4456))
        (PORT d[1] (3506:3506:3506) (3967:3967:3967))
        (PORT d[2] (3777:3777:3777) (4282:4282:4282))
        (PORT d[3] (2438:2438:2438) (2728:2728:2728))
        (PORT d[4] (3508:3508:3508) (3973:3973:3973))
        (PORT d[5] (3960:3960:3960) (4516:4516:4516))
        (PORT d[6] (2638:2638:2638) (2976:2976:2976))
        (PORT d[7] (3900:3900:3900) (4383:4383:4383))
        (PORT d[8] (4635:4635:4635) (5263:5263:5263))
        (PORT d[9] (3761:3761:3761) (4238:4238:4238))
        (PORT d[10] (2830:2830:2830) (3209:3209:3209))
        (PORT d[11] (4713:4713:4713) (5350:5350:5350))
        (PORT d[12] (3991:3991:3991) (4537:4537:4537))
        (PORT clk (1343:1343:1343) (1330:1330:1330))
        (PORT ena (1503:1503:1503) (1622:1622:1622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1330:1330:1330))
        (PORT d[0] (1503:1503:1503) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (1071:1071:1071))
        (PORT datab (969:969:969) (1111:1111:1111))
        (PORT datac (965:965:965) (1107:1107:1107))
        (PORT datad (484:484:484) (553:553:553))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2199:2199:2199))
        (PORT clk (1420:1420:1420) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3481:3481:3481))
        (PORT d[1] (3421:3421:3421) (3863:3863:3863))
        (PORT d[2] (2040:2040:2040) (2272:2272:2272))
        (PORT d[3] (2861:2861:2861) (3193:3193:3193))
        (PORT d[4] (3692:3692:3692) (4187:4187:4187))
        (PORT d[5] (3700:3700:3700) (4200:4200:4200))
        (PORT d[6] (4262:4262:4262) (4842:4842:4842))
        (PORT d[7] (2242:2242:2242) (2503:2503:2503))
        (PORT d[8] (2246:2246:2246) (2520:2520:2520))
        (PORT d[9] (2499:2499:2499) (2813:2813:2813))
        (PORT d[10] (3057:3057:3057) (3449:3449:3449))
        (PORT d[11] (3119:3119:3119) (3524:3524:3524))
        (PORT d[12] (3233:3233:3233) (3665:3665:3665))
        (PORT clk (1418:1418:1418) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2346:2346:2346))
        (PORT clk (1418:1418:1418) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1405:1405:1405))
        (PORT d[0] (2378:2378:2378) (2626:2626:2626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3496:3496:3496))
        (PORT d[1] (3254:3254:3254) (3666:3666:3666))
        (PORT d[2] (2044:2044:2044) (2269:2269:2269))
        (PORT d[3] (2862:2862:2862) (3194:3194:3194))
        (PORT d[4] (3676:3676:3676) (4156:4156:4156))
        (PORT d[5] (3701:3701:3701) (4201:4201:4201))
        (PORT d[6] (4263:4263:4263) (4843:4843:4843))
        (PORT d[7] (2243:2243:2243) (2504:2504:2504))
        (PORT d[8] (2247:2247:2247) (2521:2521:2521))
        (PORT d[9] (2500:2500:2500) (2814:2814:2814))
        (PORT d[10] (3058:3058:3058) (3450:3450:3450))
        (PORT d[11] (3120:3120:3120) (3525:3525:3525))
        (PORT d[12] (3234:3234:3234) (3666:3666:3666))
        (PORT clk (1377:1377:1377) (1364:1364:1364))
        (PORT ena (1071:1071:1071) (1108:1108:1108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1364:1364:1364))
        (PORT d[0] (1071:1071:1071) (1108:1108:1108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (2130:2130:2130))
        (PORT clk (1396:1396:1396) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (4203:4203:4203))
        (PORT d[1] (3341:3341:3341) (3788:3788:3788))
        (PORT d[2] (4265:4265:4265) (4814:4814:4814))
        (PORT d[3] (4741:4741:4741) (5414:5414:5414))
        (PORT d[4] (3705:3705:3705) (4178:4178:4178))
        (PORT d[5] (3715:3715:3715) (4220:4220:4220))
        (PORT d[6] (2443:2443:2443) (2750:2750:2750))
        (PORT d[7] (3737:3737:3737) (4206:4206:4206))
        (PORT d[8] (2133:2133:2133) (2381:2381:2381))
        (PORT d[9] (2590:2590:2590) (2921:2921:2921))
        (PORT d[10] (2662:2662:2662) (3017:3017:3017))
        (PORT d[11] (4531:4531:4531) (5155:5155:5155))
        (PORT d[12] (2660:2660:2660) (3004:3004:3004))
        (PORT clk (1394:1394:1394) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1164:1164:1164))
        (PORT clk (1394:1394:1394) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1379:1379:1379))
        (PORT d[0] (1348:1348:1348) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3556:3556:3556) (4016:4016:4016))
        (PORT d[1] (3331:3331:3331) (3776:3776:3776))
        (PORT d[2] (4104:4104:4104) (4642:4642:4642))
        (PORT d[3] (4742:4742:4742) (5415:5415:5415))
        (PORT d[4] (3692:3692:3692) (4166:4166:4166))
        (PORT d[5] (3716:3716:3716) (4221:4221:4221))
        (PORT d[6] (2444:2444:2444) (2751:2751:2751))
        (PORT d[7] (3738:3738:3738) (4207:4207:4207))
        (PORT d[8] (2134:2134:2134) (2382:2382:2382))
        (PORT d[9] (2591:2591:2591) (2922:2922:2922))
        (PORT d[10] (2663:2663:2663) (3018:3018:3018))
        (PORT d[11] (4532:4532:4532) (5156:5156:5156))
        (PORT d[12] (2661:2661:2661) (3005:3005:3005))
        (PORT clk (1353:1353:1353) (1338:1338:1338))
        (PORT ena (1311:1311:1311) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1338:1338:1338))
        (PORT d[0] (1311:1311:1311) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1114:1114:1114))
        (PORT datab (970:970:970) (1112:1112:1112))
        (PORT datac (966:966:966) (1108:1108:1108))
        (PORT datad (478:478:478) (554:554:554))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2537:2537:2537))
        (PORT clk (1418:1418:1418) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (3268:3268:3268))
        (PORT d[1] (3533:3533:3533) (4021:4021:4021))
        (PORT d[2] (2486:2486:2486) (2793:2793:2793))
        (PORT d[3] (4908:4908:4908) (5613:5613:5613))
        (PORT d[4] (2882:2882:2882) (3262:3262:3262))
        (PORT d[5] (3650:3650:3650) (4153:4153:4153))
        (PORT d[6] (4179:4179:4179) (4743:4743:4743))
        (PORT d[7] (2912:2912:2912) (3282:3282:3282))
        (PORT d[8] (3058:3058:3058) (3453:3453:3453))
        (PORT d[9] (3078:3078:3078) (3500:3500:3500))
        (PORT d[10] (4813:4813:4813) (5458:5458:5458))
        (PORT d[11] (5214:5214:5214) (5917:5917:5917))
        (PORT d[12] (4170:4170:4170) (4776:4776:4776))
        (PORT clk (1416:1416:1416) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (2238:2238:2238))
        (PORT clk (1416:1416:1416) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1404:1404:1404))
        (PORT d[0] (2275:2275:2275) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (3269:3269:3269))
        (PORT d[1] (3524:3524:3524) (4009:4009:4009))
        (PORT d[2] (2487:2487:2487) (2793:2793:2793))
        (PORT d[3] (4909:4909:4909) (5614:5614:5614))
        (PORT d[4] (2889:2889:2889) (3280:3280:3280))
        (PORT d[5] (3651:3651:3651) (4154:4154:4154))
        (PORT d[6] (4180:4180:4180) (4744:4744:4744))
        (PORT d[7] (2913:2913:2913) (3283:3283:3283))
        (PORT d[8] (3059:3059:3059) (3454:3454:3454))
        (PORT d[9] (3079:3079:3079) (3501:3501:3501))
        (PORT d[10] (4814:4814:4814) (5459:5459:5459))
        (PORT d[11] (5215:5215:5215) (5918:5918:5918))
        (PORT d[12] (4171:4171:4171) (4777:4777:4777))
        (PORT clk (1375:1375:1375) (1363:1363:1363))
        (PORT ena (3392:3392:3392) (3814:3814:3814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1363:1363:1363))
        (PORT d[0] (3392:3392:3392) (3814:3814:3814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2462:2462:2462))
        (PORT clk (1399:1399:1399) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3428:3428:3428))
        (PORT d[1] (2907:2907:2907) (3295:3295:3295))
        (PORT d[2] (2650:2650:2650) (2990:2990:2990))
        (PORT d[3] (4804:4804:4804) (5479:5479:5479))
        (PORT d[4] (2879:2879:2879) (3266:3266:3266))
        (PORT d[5] (3535:3535:3535) (4024:4024:4024))
        (PORT d[6] (4092:4092:4092) (4654:4654:4654))
        (PORT d[7] (3362:3362:3362) (3796:3796:3796))
        (PORT d[8] (2949:2949:2949) (3323:3323:3323))
        (PORT d[9] (2968:2968:2968) (3371:3371:3371))
        (PORT d[10] (4810:4810:4810) (5459:5459:5459))
        (PORT d[11] (4466:4466:4466) (5070:5070:5070))
        (PORT d[12] (2493:2493:2493) (2811:2811:2811))
        (PORT clk (1397:1397:1397) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3803:3803:3803))
        (PORT clk (1397:1397:1397) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1383:1383:1383))
        (PORT d[0] (3661:3661:3661) (4084:4084:4084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (3006:3006:3006))
        (PORT d[1] (2918:2918:2918) (3309:3309:3309))
        (PORT d[2] (2630:2630:2630) (2960:2960:2960))
        (PORT d[3] (4805:4805:4805) (5480:5480:5480))
        (PORT d[4] (3015:3015:3015) (3406:3406:3406))
        (PORT d[5] (3536:3536:3536) (4025:4025:4025))
        (PORT d[6] (4093:4093:4093) (4655:4655:4655))
        (PORT d[7] (3363:3363:3363) (3797:3797:3797))
        (PORT d[8] (2950:2950:2950) (3324:3324:3324))
        (PORT d[9] (2969:2969:2969) (3372:3372:3372))
        (PORT d[10] (4811:4811:4811) (5460:5460:5460))
        (PORT d[11] (4467:4467:4467) (5071:5071:5071))
        (PORT d[12] (2494:2494:2494) (2812:2812:2812))
        (PORT clk (1356:1356:1356) (1342:1342:1342))
        (PORT ena (1698:1698:1698) (1858:1858:1858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1342:1342:1342))
        (PORT d[0] (1698:1698:1698) (1858:1858:1858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1259:1259:1259))
        (PORT datab (968:968:968) (1109:1109:1109))
        (PORT datac (964:964:964) (1106:1106:1106))
        (PORT datad (512:512:512) (571:571:571))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2136:2136:2136))
        (PORT clk (1396:1396:1396) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3738:3738:3738) (4232:4232:4232))
        (PORT d[1] (3329:3329:3329) (3777:3777:3777))
        (PORT d[2] (4099:4099:4099) (4636:4636:4636))
        (PORT d[3] (4560:4560:4560) (5201:5201:5201))
        (PORT d[4] (2215:2215:2215) (2483:2483:2483))
        (PORT d[5] (3599:3599:3599) (4112:4112:4112))
        (PORT d[6] (4238:4238:4238) (4809:4809:4809))
        (PORT d[7] (2321:2321:2321) (2592:2592:2592))
        (PORT d[8] (2118:2118:2118) (2365:2365:2365))
        (PORT d[9] (2605:2605:2605) (2944:2944:2944))
        (PORT d[10] (2469:2469:2469) (2789:2789:2789))
        (PORT d[11] (4550:4550:4550) (5189:5189:5189))
        (PORT d[12] (3640:3640:3640) (4141:4141:4141))
        (PORT clk (1394:1394:1394) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2586:2586:2586))
        (PORT clk (1394:1394:1394) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1380:1380:1380))
        (PORT d[0] (2615:2615:2615) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (4043:4043:4043))
        (PORT d[1] (3330:3330:3330) (3778:3778:3778))
        (PORT d[2] (4282:4282:4282) (4841:4841:4841))
        (PORT d[3] (4561:4561:4561) (5202:5202:5202))
        (PORT d[4] (2362:2362:2362) (2646:2646:2646))
        (PORT d[5] (3600:3600:3600) (4113:4113:4113))
        (PORT d[6] (4239:4239:4239) (4810:4810:4810))
        (PORT d[7] (2322:2322:2322) (2593:2593:2593))
        (PORT d[8] (2119:2119:2119) (2366:2366:2366))
        (PORT d[9] (2606:2606:2606) (2945:2945:2945))
        (PORT d[10] (2470:2470:2470) (2790:2790:2790))
        (PORT d[11] (4551:4551:4551) (5190:5190:5190))
        (PORT d[12] (3641:3641:3641) (4142:4142:4142))
        (PORT clk (1353:1353:1353) (1339:1339:1339))
        (PORT ena (1293:1293:1293) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1339:1339:1339))
        (PORT d[0] (1293:1293:1293) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2531:2531:2531))
        (PORT clk (1424:1424:1424) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (3078:3078:3078))
        (PORT d[1] (3343:3343:3343) (3807:3807:3807))
        (PORT d[2] (2520:2520:2520) (2828:2828:2828))
        (PORT d[3] (4749:4749:4749) (5441:5441:5441))
        (PORT d[4] (2718:2718:2718) (3087:3087:3087))
        (PORT d[5] (3472:3472:3472) (3953:3953:3953))
        (PORT d[6] (4051:4051:4051) (4611:4611:4611))
        (PORT d[7] (2736:2736:2736) (3086:3086:3086))
        (PORT d[8] (3226:3226:3226) (3646:3646:3646))
        (PORT d[9] (3250:3250:3250) (3690:3690:3690))
        (PORT d[10] (4449:4449:4449) (5029:5029:5029))
        (PORT d[11] (5055:5055:5055) (5740:5740:5740))
        (PORT d[12] (4001:4001:4001) (4583:4583:4583))
        (PORT clk (1422:1422:1422) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2654:2654:2654))
        (PORT clk (1422:1422:1422) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1408:1408:1408))
        (PORT d[0] (2657:2657:2657) (2933:2933:2933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (3067:3067:3067))
        (PORT d[1] (3334:3334:3334) (3795:3795:3795))
        (PORT d[2] (2521:2521:2521) (2829:2829:2829))
        (PORT d[3] (4750:4750:4750) (5442:5442:5442))
        (PORT d[4] (2713:2713:2713) (3072:3072:3072))
        (PORT d[5] (3473:3473:3473) (3954:3954:3954))
        (PORT d[6] (4052:4052:4052) (4612:4612:4612))
        (PORT d[7] (2737:2737:2737) (3087:3087:3087))
        (PORT d[8] (3227:3227:3227) (3647:3647:3647))
        (PORT d[9] (3251:3251:3251) (3691:3691:3691))
        (PORT d[10] (4450:4450:4450) (5030:5030:5030))
        (PORT d[11] (5056:5056:5056) (5741:5741:5741))
        (PORT d[12] (4002:4002:4002) (4584:4584:4584))
        (PORT clk (1381:1381:1381) (1367:1367:1367))
        (PORT ena (1695:1695:1695) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1367:1367:1367))
        (PORT d[0] (1695:1695:1695) (1848:1848:1848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (786:786:786))
        (PORT datab (1140:1140:1140) (1296:1296:1296))
        (PORT datac (967:967:967) (1110:1110:1110))
        (PORT datad (956:956:956) (1088:1088:1088))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (101:101:101) (126:126:126))
        (PORT datac (935:935:935) (1075:1075:1075))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (1097:1097:1097))
        (PORT datab (101:101:101) (125:125:125))
        (PORT datac (88:88:88) (106:106:106))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2631:2631:2631))
        (PORT clk (1335:1335:1335) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (3440:3440:3440))
        (PORT d[1] (2370:2370:2370) (2676:2676:2676))
        (PORT d[2] (3794:3794:3794) (4310:4310:4310))
        (PORT d[3] (3456:3456:3456) (3921:3921:3921))
        (PORT d[4] (4283:4283:4283) (4890:4890:4890))
        (PORT d[5] (2460:2460:2460) (2786:2786:2786))
        (PORT d[6] (3152:3152:3152) (3563:3563:3563))
        (PORT d[7] (3621:3621:3621) (4076:4076:4076))
        (PORT d[8] (3426:3426:3426) (3909:3909:3909))
        (PORT d[9] (3759:3759:3759) (4244:4244:4244))
        (PORT d[10] (2294:2294:2294) (2585:2585:2585))
        (PORT d[11] (2794:2794:2794) (3152:3152:3152))
        (PORT d[12] (2889:2889:2889) (3274:3274:3274))
        (PORT clk (1333:1333:1333) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3441:3441:3441))
        (PORT clk (1333:1333:1333) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1320:1320:1320))
        (PORT d[0] (3342:3342:3342) (3720:3720:3720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3454:3454:3454))
        (PORT d[1] (2371:2371:2371) (2677:2677:2677))
        (PORT d[2] (3774:3774:3774) (4282:4282:4282))
        (PORT d[3] (3457:3457:3457) (3922:3922:3922))
        (PORT d[4] (4433:4433:4433) (5062:5062:5062))
        (PORT d[5] (2461:2461:2461) (2787:2787:2787))
        (PORT d[6] (3153:3153:3153) (3564:3564:3564))
        (PORT d[7] (3622:3622:3622) (4077:4077:4077))
        (PORT d[8] (3427:3427:3427) (3910:3910:3910))
        (PORT d[9] (3760:3760:3760) (4245:4245:4245))
        (PORT d[10] (2295:2295:2295) (2586:2586:2586))
        (PORT d[11] (2795:2795:2795) (3153:3153:3153))
        (PORT d[12] (2890:2890:2890) (3275:3275:3275))
        (PORT clk (1292:1292:1292) (1279:1279:1279))
        (PORT ena (2851:2851:2851) (3217:3217:3217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1279:1279:1279))
        (PORT d[0] (2851:2851:2851) (3217:3217:3217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2552:2552:2552))
        (PORT clk (1304:1304:1304) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2522:2522:2522))
        (PORT d[1] (2143:2143:2143) (2406:2406:2406))
        (PORT d[2] (3448:3448:3448) (3882:3882:3882))
        (PORT d[3] (2274:2274:2274) (2561:2561:2561))
        (PORT d[4] (3356:3356:3356) (3785:3785:3785))
        (PORT d[5] (2102:2102:2102) (2361:2361:2361))
        (PORT d[6] (2913:2913:2913) (3286:3286:3286))
        (PORT d[7] (2592:2592:2592) (2904:2904:2904))
        (PORT d[8] (3357:3357:3357) (3797:3797:3797))
        (PORT d[9] (2936:2936:2936) (3315:3315:3315))
        (PORT d[10] (2850:2850:2850) (3227:3227:3227))
        (PORT d[11] (3068:3068:3068) (3470:3470:3470))
        (PORT d[12] (2295:2295:2295) (2579:2579:2579))
        (PORT clk (1302:1302:1302) (1287:1287:1287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2293:2293:2293))
        (PORT clk (1302:1302:1302) (1287:1287:1287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1289:1289:1289))
        (PORT d[0] (2352:2352:2352) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2523:2523:2523))
        (PORT d[1] (3001:3001:3001) (3386:3386:3386))
        (PORT d[2] (3449:3449:3449) (3882:3882:3882))
        (PORT d[3] (2275:2275:2275) (2562:2562:2562))
        (PORT d[4] (3364:3364:3364) (3804:3804:3804))
        (PORT d[5] (2103:2103:2103) (2362:2362:2362))
        (PORT d[6] (2914:2914:2914) (3287:3287:3287))
        (PORT d[7] (2593:2593:2593) (2905:2905:2905))
        (PORT d[8] (3358:3358:3358) (3798:3798:3798))
        (PORT d[9] (2937:2937:2937) (3316:3316:3316))
        (PORT d[10] (2851:2851:2851) (3228:3228:3228))
        (PORT d[11] (3069:3069:3069) (3471:3471:3471))
        (PORT d[12] (2296:2296:2296) (2580:2580:2580))
        (PORT clk (1261:1261:1261) (1248:1248:1248))
        (PORT ena (3012:3012:3012) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1248:1248:1248))
        (PORT d[0] (3012:3012:3012) (3387:3387:3387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2884:2884:2884) (3302:3302:3302))
        (PORT datab (1975:1975:1975) (2248:2248:2248))
        (PORT datac (767:767:767) (854:854:854))
        (PORT datad (471:471:471) (534:534:534))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2470:2470:2470))
        (PORT clk (1381:1381:1381) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2583:2583:2583))
        (PORT d[1] (2833:2833:2833) (3189:3189:3189))
        (PORT d[2] (3550:3550:3550) (4049:4049:4049))
        (PORT d[3] (2624:2624:2624) (2957:2957:2957))
        (PORT d[4] (3927:3927:3927) (4479:4479:4479))
        (PORT d[5] (2655:2655:2655) (3004:3004:3004))
        (PORT d[6] (2517:2517:2517) (2839:2839:2839))
        (PORT d[7] (2302:2302:2302) (2582:2582:2582))
        (PORT d[8] (3251:3251:3251) (3706:3706:3706))
        (PORT d[9] (3420:3420:3420) (3865:3865:3865))
        (PORT d[10] (2429:2429:2429) (2737:2737:2737))
        (PORT d[11] (3152:3152:3152) (3563:3563:3563))
        (PORT d[12] (3229:3229:3229) (3660:3660:3660))
        (PORT clk (1379:1379:1379) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2294:2294:2294))
        (PORT clk (1379:1379:1379) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1366:1366:1366))
        (PORT d[0] (2332:2332:2332) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (4007:4007:4007))
        (PORT d[1] (2840:2840:2840) (3208:3208:3208))
        (PORT d[2] (3545:3545:3545) (4032:4032:4032))
        (PORT d[3] (2625:2625:2625) (2958:2958:2958))
        (PORT d[4] (4100:4100:4100) (4685:4685:4685))
        (PORT d[5] (2656:2656:2656) (3005:3005:3005))
        (PORT d[6] (2518:2518:2518) (2840:2840:2840))
        (PORT d[7] (2303:2303:2303) (2583:2583:2583))
        (PORT d[8] (3252:3252:3252) (3707:3707:3707))
        (PORT d[9] (3421:3421:3421) (3866:3866:3866))
        (PORT d[10] (2430:2430:2430) (2738:2738:2738))
        (PORT d[11] (3153:3153:3153) (3564:3564:3564))
        (PORT d[12] (3230:3230:3230) (3661:3661:3661))
        (PORT clk (1338:1338:1338) (1325:1325:1325))
        (PORT ena (2998:2998:2998) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1325:1325:1325))
        (PORT d[0] (2998:2998:2998) (3393:3393:3393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2352:2352:2352))
        (PORT clk (1330:1330:1330) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3787:3787:3787))
        (PORT d[1] (2629:2629:2629) (2943:2943:2943))
        (PORT d[2] (3210:3210:3210) (3615:3615:3615))
        (PORT d[3] (2047:2047:2047) (2299:2299:2299))
        (PORT d[4] (4022:4022:4022) (4590:4590:4590))
        (PORT d[5] (2241:2241:2241) (2504:2504:2504))
        (PORT d[6] (3621:3621:3621) (4127:4127:4127))
        (PORT d[7] (2120:2120:2120) (2361:2361:2361))
        (PORT d[8] (3755:3755:3755) (4267:4267:4267))
        (PORT d[9] (3033:3033:3033) (3398:3398:3398))
        (PORT d[10] (1946:1946:1946) (2168:2168:2168))
        (PORT d[11] (2066:2066:2066) (2304:2304:2304))
        (PORT d[12] (2382:2382:2382) (2679:2679:2679))
        (PORT clk (1328:1328:1328) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3555:3555:3555))
        (PORT clk (1328:1328:1328) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1315:1315:1315))
        (PORT d[0] (3470:3470:3470) (3860:3860:3860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3629:3629:3629))
        (PORT d[1] (2650:2650:2650) (2971:2971:2971))
        (PORT d[2] (3181:3181:3181) (3584:3584:3584))
        (PORT d[3] (2048:2048:2048) (2300:2300:2300))
        (PORT d[4] (4173:4173:4173) (4758:4758:4758))
        (PORT d[5] (2242:2242:2242) (2505:2505:2505))
        (PORT d[6] (3622:3622:3622) (4128:4128:4128))
        (PORT d[7] (2121:2121:2121) (2362:2362:2362))
        (PORT d[8] (3756:3756:3756) (4268:4268:4268))
        (PORT d[9] (3034:3034:3034) (3399:3399:3399))
        (PORT d[10] (1947:1947:1947) (2169:2169:2169))
        (PORT d[11] (2067:2067:2067) (2305:2305:2305))
        (PORT d[12] (2383:2383:2383) (2680:2680:2680))
        (PORT clk (1287:1287:1287) (1274:1274:1274))
        (PORT ena (2919:2919:2919) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1274:1274:1274))
        (PORT d[0] (2919:2919:2919) (3297:3297:3297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2885:2885:2885) (3304:3304:3304))
        (PORT datab (1977:1977:1977) (2251:2251:2251))
        (PORT datac (933:933:933) (1053:1053:1053))
        (PORT datad (867:867:867) (989:989:989))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (2107:2107:2107))
        (PORT clk (1368:1368:1368) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2923:2923:2923))
        (PORT d[1] (2526:2526:2526) (2851:2851:2851))
        (PORT d[2] (2948:2948:2948) (3318:3318:3318))
        (PORT d[3] (2536:2536:2536) (2861:2861:2861))
        (PORT d[4] (3274:3274:3274) (3688:3688:3688))
        (PORT d[5] (2710:2710:2710) (3058:3058:3058))
        (PORT d[6] (3385:3385:3385) (3846:3846:3846))
        (PORT d[7] (2171:2171:2171) (2423:2423:2423))
        (PORT d[8] (2845:2845:2845) (3213:3213:3213))
        (PORT d[9] (3039:3039:3039) (3423:3423:3423))
        (PORT d[10] (2622:2622:2622) (2959:2959:2959))
        (PORT d[11] (2211:2211:2211) (2489:2489:2489))
        (PORT d[12] (2606:2606:2606) (2923:2923:2923))
        (PORT clk (1366:1366:1366) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (3003:3003:3003))
        (PORT clk (1366:1366:1366) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (PORT d[0] (2993:2993:2993) (3307:3307:3307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (3121:3121:3121))
        (PORT d[1] (2506:2506:2506) (2825:2825:2825))
        (PORT d[2] (2761:2761:2761) (3102:3102:3102))
        (PORT d[3] (2537:2537:2537) (2862:2862:2862))
        (PORT d[4] (3284:3284:3284) (3702:3702:3702))
        (PORT d[5] (2711:2711:2711) (3059:3059:3059))
        (PORT d[6] (3386:3386:3386) (3847:3847:3847))
        (PORT d[7] (2172:2172:2172) (2424:2424:2424))
        (PORT d[8] (2846:2846:2846) (3214:3214:3214))
        (PORT d[9] (3040:3040:3040) (3424:3424:3424))
        (PORT d[10] (2623:2623:2623) (2960:2960:2960))
        (PORT d[11] (2212:2212:2212) (2490:2490:2490))
        (PORT d[12] (2607:2607:2607) (2924:2924:2924))
        (PORT clk (1325:1325:1325) (1312:1312:1312))
        (PORT ena (2697:2697:2697) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1312:1312:1312))
        (PORT d[0] (2697:2697:2697) (3044:3044:3044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2623:2623:2623))
        (PORT clk (1386:1386:1386) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2576:2576:2576))
        (PORT d[1] (2827:2827:2827) (3190:3190:3190))
        (PORT d[2] (3551:3551:3551) (4050:4050:4050))
        (PORT d[3] (2621:2621:2621) (2955:2955:2955))
        (PORT d[4] (4094:4094:4094) (4662:4662:4662))
        (PORT d[5] (2665:2665:2665) (3021:3021:3021))
        (PORT d[6] (2659:2659:2659) (2996:2996:2996))
        (PORT d[7] (2298:2298:2298) (2579:2579:2579))
        (PORT d[8] (3248:3248:3248) (3698:3698:3698))
        (PORT d[9] (3178:3178:3178) (3598:3598:3598))
        (PORT d[10] (2480:2480:2480) (2790:2790:2790))
        (PORT d[11] (3301:3301:3301) (3726:3726:3726))
        (PORT d[12] (3219:3219:3219) (3647:3647:3647))
        (PORT clk (1384:1384:1384) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2055:2055:2055) (2296:2296:2296))
        (PORT clk (1384:1384:1384) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1372:1372:1372))
        (PORT d[0] (2326:2326:2326) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2564:2564:2564))
        (PORT d[1] (2818:2818:2818) (3178:3178:3178))
        (PORT d[2] (3535:3535:3535) (4019:4019:4019))
        (PORT d[3] (2622:2622:2622) (2956:2956:2956))
        (PORT d[4] (3929:3929:3929) (4473:4473:4473))
        (PORT d[5] (2666:2666:2666) (3022:3022:3022))
        (PORT d[6] (2660:2660:2660) (2997:2997:2997))
        (PORT d[7] (2299:2299:2299) (2580:2580:2580))
        (PORT d[8] (3249:3249:3249) (3699:3699:3699))
        (PORT d[9] (3179:3179:3179) (3599:3599:3599))
        (PORT d[10] (2481:2481:2481) (2791:2791:2791))
        (PORT d[11] (3302:3302:3302) (3727:3727:3727))
        (PORT d[12] (3220:3220:3220) (3648:3648:3648))
        (PORT clk (1343:1343:1343) (1331:1331:1331))
        (PORT ena (2814:2814:2814) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1331:1331:1331))
        (PORT d[0] (2814:2814:2814) (3176:3176:3176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2892:2892:2892) (3312:3312:3312))
        (PORT datab (1986:1986:1986) (2262:2262:2262))
        (PORT datac (643:643:643) (732:732:732))
        (PORT datad (908:908:908) (1012:1012:1012))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (171:171:171) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (101:101:101) (125:125:125))
        (PORT datac (1857:1857:1857) (2122:2122:2122))
        (PORT datad (88:88:88) (105:105:105))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2262:2262:2262))
        (PORT clk (1348:1348:1348) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3845:3845:3845))
        (PORT d[1] (2456:2456:2456) (2752:2752:2752))
        (PORT d[2] (3203:3203:3203) (3609:3609:3609))
        (PORT d[3] (2089:2089:2089) (2342:2342:2342))
        (PORT d[4] (3849:3849:3849) (4378:4378:4378))
        (PORT d[5] (2235:2235:2235) (2499:2499:2499))
        (PORT d[6] (3753:3753:3753) (4270:4270:4270))
        (PORT d[7] (1925:1925:1925) (2134:2134:2134))
        (PORT d[8] (3585:3585:3585) (4073:4073:4073))
        (PORT d[9] (2880:2880:2880) (3256:3256:3256))
        (PORT d[10] (2106:2106:2106) (2337:2337:2337))
        (PORT d[11] (2069:2069:2069) (2321:2321:2321))
        (PORT d[12] (2560:2560:2560) (2882:2882:2882))
        (PORT clk (1346:1346:1346) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2162:2162:2162))
        (PORT clk (1346:1346:1346) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1333:1333:1333))
        (PORT d[0] (2241:2241:2241) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3833:3833:3833))
        (PORT d[1] (2620:2620:2620) (2939:2939:2939))
        (PORT d[2] (3014:3014:3014) (3391:3391:3391))
        (PORT d[3] (2090:2090:2090) (2343:2343:2343))
        (PORT d[4] (4002:4002:4002) (4567:4567:4567))
        (PORT d[5] (2236:2236:2236) (2500:2500:2500))
        (PORT d[6] (3754:3754:3754) (4271:4271:4271))
        (PORT d[7] (1926:1926:1926) (2135:2135:2135))
        (PORT d[8] (3586:3586:3586) (4074:4074:4074))
        (PORT d[9] (2881:2881:2881) (3257:3257:3257))
        (PORT d[10] (2107:2107:2107) (2338:2338:2338))
        (PORT d[11] (2070:2070:2070) (2322:2322:2322))
        (PORT d[12] (2561:2561:2561) (2883:2883:2883))
        (PORT clk (1305:1305:1305) (1292:1292:1292))
        (PORT ena (2878:2878:2878) (3247:3247:3247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1292:1292:1292))
        (PORT d[0] (2878:2878:2878) (3247:3247:3247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2483:2483:2483))
        (PORT clk (1327:1327:1327) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3769:3769:3769) (4249:4249:4249))
        (PORT d[1] (2372:2372:2372) (2682:2682:2682))
        (PORT d[2] (3797:3797:3797) (4302:4302:4302))
        (PORT d[3] (3434:3434:3434) (3893:3893:3893))
        (PORT d[4] (4266:4266:4266) (4862:4862:4862))
        (PORT d[5] (2464:2464:2464) (2795:2795:2795))
        (PORT d[6] (3153:3153:3153) (3564:3564:3564))
        (PORT d[7] (3620:3620:3620) (4075:4075:4075))
        (PORT d[8] (3443:3443:3443) (3930:3930:3930))
        (PORT d[9] (3749:3749:3749) (4228:4228:4228))
        (PORT d[10] (2266:2266:2266) (2564:2564:2564))
        (PORT d[11] (2805:2805:2805) (3171:3171:3171))
        (PORT d[12] (2870:2870:2870) (3250:3250:3250))
        (PORT clk (1325:1325:1325) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (3042:3042:3042))
        (PORT clk (1325:1325:1325) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1312:1312:1312))
        (PORT d[0] (2984:2984:2984) (3321:3321:3321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (4250:4250:4250))
        (PORT d[1] (2383:2383:2383) (2696:2696:2696))
        (PORT d[2] (3948:3948:3948) (4473:4473:4473))
        (PORT d[3] (3435:3435:3435) (3894:3894:3894))
        (PORT d[4] (4446:4446:4446) (5080:5080:5080))
        (PORT d[5] (2465:2465:2465) (2796:2796:2796))
        (PORT d[6] (3154:3154:3154) (3565:3565:3565))
        (PORT d[7] (3621:3621:3621) (4076:4076:4076))
        (PORT d[8] (3444:3444:3444) (3931:3931:3931))
        (PORT d[9] (3750:3750:3750) (4229:4229:4229))
        (PORT d[10] (2267:2267:2267) (2565:2565:2565))
        (PORT d[11] (2806:2806:2806) (3172:3172:3172))
        (PORT d[12] (2871:2871:2871) (3251:3251:3251))
        (PORT clk (1284:1284:1284) (1271:1271:1271))
        (PORT ena (3340:3340:3340) (3772:3772:3772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1271:1271:1271))
        (PORT d[0] (3340:3340:3340) (3772:3772:3772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3005:3005:3005) (3437:3437:3437))
        (PORT datab (1970:1970:1970) (2229:2229:2229))
        (PORT datac (764:764:764) (865:865:865))
        (PORT datad (979:979:979) (1077:1077:1077))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (128:128:128))
        (PORT datab (99:99:99) (124:124:124))
        (PORT datac (1856:1856:1856) (2121:2121:2121))
        (PORT datad (559:559:559) (638:638:638))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (320:320:320) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2451:2451:2451))
        (PORT clk (1357:1357:1357) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4241:4241:4241) (4801:4801:4801))
        (PORT d[1] (3872:3872:3872) (4396:4396:4396))
        (PORT d[2] (3568:3568:3568) (4033:4033:4033))
        (PORT d[3] (2283:2283:2283) (2566:2566:2566))
        (PORT d[4] (3156:3156:3156) (3556:3556:3556))
        (PORT d[5] (2390:2390:2390) (2689:2689:2689))
        (PORT d[6] (1926:1926:1926) (2150:2150:2150))
        (PORT d[7] (2142:2142:2142) (2388:2388:2388))
        (PORT d[8] (4451:4451:4451) (5066:5066:5066))
        (PORT d[9] (3443:3443:3443) (3874:3874:3874))
        (PORT d[10] (2465:2465:2465) (2776:2776:2776))
        (PORT d[11] (3185:3185:3185) (3596:3596:3596))
        (PORT d[12] (2580:2580:2580) (2908:2908:2908))
        (PORT clk (1355:1355:1355) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1512:1512:1512))
        (PORT clk (1355:1355:1355) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1342:1342:1342))
        (PORT d[0] (1658:1658:1658) (1791:1791:1791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4054:4054:4054) (4573:4573:4573))
        (PORT d[1] (3863:3863:3863) (4384:4384:4384))
        (PORT d[2] (3579:3579:3579) (4049:4049:4049))
        (PORT d[3] (2284:2284:2284) (2567:2567:2567))
        (PORT d[4] (3143:3143:3143) (3546:3546:3546))
        (PORT d[5] (2391:2391:2391) (2690:2690:2690))
        (PORT d[6] (1927:1927:1927) (2151:2151:2151))
        (PORT d[7] (2143:2143:2143) (2389:2389:2389))
        (PORT d[8] (4452:4452:4452) (5067:5067:5067))
        (PORT d[9] (3444:3444:3444) (3875:3875:3875))
        (PORT d[10] (2466:2466:2466) (2777:2777:2777))
        (PORT d[11] (3186:3186:3186) (3597:3597:3597))
        (PORT d[12] (2581:2581:2581) (2909:2909:2909))
        (PORT clk (1314:1314:1314) (1301:1301:1301))
        (PORT ena (1656:1656:1656) (1788:1788:1788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1301:1301:1301))
        (PORT d[0] (1656:1656:1656) (1788:1788:1788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2322:2322:2322))
        (PORT clk (1372:1372:1372) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2975:2975:2975))
        (PORT d[1] (2688:2688:2688) (3026:3026:3026))
        (PORT d[2] (3940:3940:3940) (4438:4438:4438))
        (PORT d[3] (3064:3064:3064) (3465:3465:3465))
        (PORT d[4] (2940:2940:2940) (3331:3331:3331))
        (PORT d[5] (3900:3900:3900) (4447:4447:4447))
        (PORT d[6] (2417:2417:2417) (2709:2709:2709))
        (PORT d[7] (2777:2777:2777) (3126:3126:3126))
        (PORT d[8] (2806:2806:2806) (3160:3160:3160))
        (PORT d[9] (3434:3434:3434) (3866:3866:3866))
        (PORT d[10] (2615:2615:2615) (2956:2956:2956))
        (PORT d[11] (2674:2674:2674) (3011:3011:3011))
        (PORT d[12] (2474:2474:2474) (2787:2787:2787))
        (PORT clk (1370:1370:1370) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2261:2261:2261))
        (PORT clk (1370:1370:1370) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1358:1358:1358))
        (PORT d[0] (2335:2335:2335) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (3164:3164:3164))
        (PORT d[1] (2682:2682:2682) (3008:3008:3008))
        (PORT d[2] (3791:3791:3791) (4271:4271:4271))
        (PORT d[3] (3065:3065:3065) (3466:3466:3466))
        (PORT d[4] (2687:2687:2687) (3043:3043:3043))
        (PORT d[5] (3901:3901:3901) (4448:4448:4448))
        (PORT d[6] (2418:2418:2418) (2710:2710:2710))
        (PORT d[7] (2778:2778:2778) (3127:3127:3127))
        (PORT d[8] (2807:2807:2807) (3161:3161:3161))
        (PORT d[9] (3435:3435:3435) (3867:3867:3867))
        (PORT d[10] (2616:2616:2616) (2957:2957:2957))
        (PORT d[11] (2675:2675:2675) (3012:3012:3012))
        (PORT d[12] (2475:2475:2475) (2788:2788:2788))
        (PORT clk (1329:1329:1329) (1317:1317:1317))
        (PORT ena (3542:3542:3542) (3979:3979:3979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1317:1317:1317))
        (PORT d[0] (3542:3542:3542) (3979:3979:3979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (853:853:853))
        (PORT datab (721:721:721) (848:848:848))
        (PORT datac (2346:2346:2346) (2667:2667:2667))
        (PORT datad (1270:1270:1270) (1406:1406:1406))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2584:2584:2584))
        (PORT clk (1346:1346:1346) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (3238:3238:3238))
        (PORT d[1] (2407:2407:2407) (2692:2692:2692))
        (PORT d[2] (3386:3386:3386) (3827:3827:3827))
        (PORT d[3] (2436:2436:2436) (2733:2733:2733))
        (PORT d[4] (3132:3132:3132) (3535:3535:3535))
        (PORT d[5] (2420:2420:2420) (2729:2729:2729))
        (PORT d[6] (1916:1916:1916) (2125:2125:2125))
        (PORT d[7] (2113:2113:2113) (2354:2354:2354))
        (PORT d[8] (4282:4282:4282) (4873:4873:4873))
        (PORT d[9] (3291:3291:3291) (3711:3711:3711))
        (PORT d[10] (2259:2259:2259) (2542:2542:2542))
        (PORT d[11] (3363:3363:3363) (3814:3814:3814))
        (PORT d[12] (2601:2601:2601) (2933:2933:2933))
        (PORT clk (1344:1344:1344) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3343:3343:3343))
        (PORT clk (1344:1344:1344) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1331:1331:1331))
        (PORT d[0] (3257:3257:3257) (3622:3622:3622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (3225:3225:3225))
        (PORT d[1] (2246:2246:2246) (2518:2518:2518))
        (PORT d[2] (3571:3571:3571) (4028:4028:4028))
        (PORT d[3] (2437:2437:2437) (2734:2734:2734))
        (PORT d[4] (3153:3153:3153) (3564:3564:3564))
        (PORT d[5] (2421:2421:2421) (2730:2730:2730))
        (PORT d[6] (1917:1917:1917) (2126:2126:2126))
        (PORT d[7] (2114:2114:2114) (2355:2355:2355))
        (PORT d[8] (4283:4283:4283) (4874:4874:4874))
        (PORT d[9] (3292:3292:3292) (3712:3712:3712))
        (PORT d[10] (2260:2260:2260) (2543:2543:2543))
        (PORT d[11] (3364:3364:3364) (3815:3815:3815))
        (PORT d[12] (2602:2602:2602) (2934:2934:2934))
        (PORT clk (1303:1303:1303) (1290:1290:1290))
        (PORT ena (3406:3406:3406) (3846:3846:3846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1290:1290:1290))
        (PORT d[0] (3406:3406:3406) (3846:3846:3846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (2016:2016:2016))
        (PORT clk (1370:1370:1370) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3968:3968:3968) (4480:4480:4480))
        (PORT d[1] (2036:2036:2036) (2266:2266:2266))
        (PORT d[2] (3257:3257:3257) (3674:3674:3674))
        (PORT d[3] (3051:3051:3051) (3407:3407:3407))
        (PORT d[4] (4854:4854:4854) (5526:5526:5526))
        (PORT d[5] (2570:2570:2570) (2893:2893:2893))
        (PORT d[6] (1850:1850:1850) (2052:2052:2052))
        (PORT d[7] (2035:2035:2035) (2262:2262:2262))
        (PORT d[8] (4186:4186:4186) (4748:4748:4748))
        (PORT d[9] (3420:3420:3420) (3863:3863:3863))
        (PORT d[10] (3751:3751:3751) (4219:4219:4219))
        (PORT d[11] (3486:3486:3486) (3964:3964:3964))
        (PORT d[12] (2799:2799:2799) (3159:3159:3159))
        (PORT clk (1368:1368:1368) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1112:1112:1112))
        (PORT clk (1368:1368:1368) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1355:1355:1355))
        (PORT d[0] (1305:1305:1305) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3777:3777:3777) (4276:4276:4276))
        (PORT d[1] (2037:2037:2037) (2267:2267:2267))
        (PORT d[2] (3258:3258:3258) (3675:3675:3675))
        (PORT d[3] (3052:3052:3052) (3408:3408:3408))
        (PORT d[4] (4920:4920:4920) (5591:5591:5591))
        (PORT d[5] (2571:2571:2571) (2894:2894:2894))
        (PORT d[6] (1851:1851:1851) (2053:2053:2053))
        (PORT d[7] (2036:2036:2036) (2263:2263:2263))
        (PORT d[8] (4187:4187:4187) (4749:4749:4749))
        (PORT d[9] (3421:3421:3421) (3864:3864:3864))
        (PORT d[10] (3752:3752:3752) (4220:4220:4220))
        (PORT d[11] (3487:3487:3487) (3965:3965:3965))
        (PORT d[12] (2800:2800:2800) (3160:3160:3160))
        (PORT clk (1327:1327:1327) (1314:1314:1314))
        (PORT ena (3607:3607:3607) (4068:4068:4068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1314:1314:1314))
        (PORT d[0] (3607:3607:3607) (4068:4068:4068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (882:882:882))
        (PORT datab (713:713:713) (839:839:839))
        (PORT datac (2341:2341:2341) (2661:2661:2661))
        (PORT datad (483:483:483) (557:557:557))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2306:2306:2306))
        (PORT clk (1362:1362:1362) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (3189:3189:3189))
        (PORT d[1] (2299:2299:2299) (2583:2583:2583))
        (PORT d[2] (3623:3623:3623) (4085:4085:4085))
        (PORT d[3] (3081:3081:3081) (3493:3493:3493))
        (PORT d[4] (2945:2945:2945) (3343:3343:3343))
        (PORT d[5] (2254:2254:2254) (2525:2525:2525))
        (PORT d[6] (3260:3260:3260) (3672:3672:3672))
        (PORT d[7] (2795:2795:2795) (3148:3148:3148))
        (PORT d[8] (2640:2640:2640) (2976:2976:2976))
        (PORT d[9] (3267:3267:3267) (3683:3683:3683))
        (PORT d[10] (2444:2444:2444) (2757:2757:2757))
        (PORT d[11] (2706:2706:2706) (3063:3063:3063))
        (PORT d[12] (2305:2305:2305) (2594:2594:2594))
        (PORT clk (1360:1360:1360) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3269:3269:3269) (3673:3673:3673))
        (PORT clk (1360:1360:1360) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1348:1348:1348))
        (PORT d[0] (3540:3540:3540) (3952:3952:3952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (3019:3019:3019))
        (PORT d[1] (2296:2296:2296) (2584:2584:2584))
        (PORT d[2] (3636:3636:3636) (4100:4100:4100))
        (PORT d[3] (3082:3082:3082) (3494:3494:3494))
        (PORT d[4] (2950:2950:2950) (3339:3339:3339))
        (PORT d[5] (2255:2255:2255) (2526:2526:2526))
        (PORT d[6] (3261:3261:3261) (3673:3673:3673))
        (PORT d[7] (2796:2796:2796) (3149:3149:3149))
        (PORT d[8] (2641:2641:2641) (2977:2977:2977))
        (PORT d[9] (3268:3268:3268) (3684:3684:3684))
        (PORT d[10] (2445:2445:2445) (2758:2758:2758))
        (PORT d[11] (2707:2707:2707) (3064:3064:3064))
        (PORT d[12] (2306:2306:2306) (2595:2595:2595))
        (PORT clk (1319:1319:1319) (1307:1307:1307))
        (PORT ena (3392:3392:3392) (3817:3817:3817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1307:1307:1307))
        (PORT d[0] (3392:3392:3392) (3817:3817:3817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2576:2576:2576))
        (PORT clk (1351:1351:1351) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4400:4400:4400) (4980:4980:4980))
        (PORT d[1] (3849:3849:3849) (4357:4357:4357))
        (PORT d[2] (3395:3395:3395) (3839:3839:3839))
        (PORT d[3] (2289:2289:2289) (2573:2573:2573))
        (PORT d[4] (3155:3155:3155) (3555:3555:3555))
        (PORT d[5] (2398:2398:2398) (2697:2697:2697))
        (PORT d[6] (1915:1915:1915) (2126:2126:2126))
        (PORT d[7] (2124:2124:2124) (2366:2366:2366))
        (PORT d[8] (4283:4283:4283) (4874:4874:4874))
        (PORT d[9] (3291:3291:3291) (3712:3712:3712))
        (PORT d[10] (2455:2455:2455) (2759:2759:2759))
        (PORT d[11] (3186:3186:3186) (3609:3609:3609))
        (PORT d[12] (2600:2600:2600) (2938:2938:2938))
        (PORT clk (1349:1349:1349) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1808:1808:1808))
        (PORT clk (1349:1349:1349) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1336:1336:1336))
        (PORT d[0] (1903:1903:1903) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4238:4238:4238) (4794:4794:4794))
        (PORT d[1] (3853:3853:3853) (4356:4356:4356))
        (PORT d[2] (3406:3406:3406) (3855:3855:3855))
        (PORT d[3] (2290:2290:2290) (2574:2574:2574))
        (PORT d[4] (3152:3152:3152) (3558:3558:3558))
        (PORT d[5] (2399:2399:2399) (2698:2698:2698))
        (PORT d[6] (1916:1916:1916) (2127:2127:2127))
        (PORT d[7] (2125:2125:2125) (2367:2367:2367))
        (PORT d[8] (4284:4284:4284) (4875:4875:4875))
        (PORT d[9] (3292:3292:3292) (3713:3713:3713))
        (PORT d[10] (2456:2456:2456) (2760:2760:2760))
        (PORT d[11] (3187:3187:3187) (3610:3610:3610))
        (PORT d[12] (2601:2601:2601) (2939:2939:2939))
        (PORT clk (1308:1308:1308) (1295:1295:1295))
        (PORT ena (3411:3411:3411) (3851:3851:3851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1295:1295:1295))
        (PORT d[0] (3411:3411:3411) (3851:3851:3851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3012:3012:3012) (3445:3445:3445))
        (PORT datab (879:879:879) (1006:1006:1006))
        (PORT datac (1963:1963:1963) (2216:2216:2216))
        (PORT datad (754:754:754) (864:864:864))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2304:2304:2304))
        (PORT clk (1368:1368:1368) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (3009:3009:3009))
        (PORT d[1] (2689:2689:2689) (3027:3027:3027))
        (PORT d[2] (3624:3624:3624) (4086:4086:4086))
        (PORT d[3] (3082:3082:3082) (3489:3489:3489))
        (PORT d[4] (2835:2835:2835) (3210:3210:3210))
        (PORT d[5] (3893:3893:3893) (4427:4427:4427))
        (PORT d[6] (2411:2411:2411) (2702:2702:2702))
        (PORT d[7] (2794:2794:2794) (3147:3147:3147))
        (PORT d[8] (2497:2497:2497) (2815:2815:2815))
        (PORT d[9] (3428:3428:3428) (3859:3859:3859))
        (PORT d[10] (2447:2447:2447) (2764:2764:2764))
        (PORT d[11] (2647:2647:2647) (2988:2988:2988))
        (PORT d[12] (2311:2311:2311) (2600:2600:2600))
        (PORT clk (1366:1366:1366) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4246:4246:4246) (4792:4792:4792))
        (PORT clk (1366:1366:1366) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (PORT d[0] (4517:4517:4517) (5071:5071:5071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2993:2993:2993))
        (PORT d[1] (2673:2673:2673) (2997:2997:2997))
        (PORT d[2] (3635:3635:3635) (4100:4100:4100))
        (PORT d[3] (3083:3083:3083) (3490:3490:3490))
        (PORT d[4] (2688:2688:2688) (3044:3044:3044))
        (PORT d[5] (3894:3894:3894) (4428:4428:4428))
        (PORT d[6] (2412:2412:2412) (2703:2703:2703))
        (PORT d[7] (2795:2795:2795) (3148:3148:3148))
        (PORT d[8] (2498:2498:2498) (2816:2816:2816))
        (PORT d[9] (3429:3429:3429) (3860:3860:3860))
        (PORT d[10] (2448:2448:2448) (2765:2765:2765))
        (PORT d[11] (2648:2648:2648) (2989:2989:2989))
        (PORT d[12] (2312:2312:2312) (2601:2601:2601))
        (PORT clk (1325:1325:1325) (1312:1312:1312))
        (PORT ena (2394:2394:2394) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1312:1312:1312))
        (PORT d[0] (2394:2394:2394) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2282:2282:2282))
        (PORT clk (1363:1363:1363) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4173:4173:4173) (4715:4715:4715))
        (PORT d[1] (3871:3871:3871) (4395:4395:4395))
        (PORT d[2] (3569:3569:3569) (4034:4034:4034))
        (PORT d[3] (2271:2271:2271) (2552:2552:2552))
        (PORT d[4] (3136:3136:3136) (3527:3527:3527))
        (PORT d[5] (2389:2389:2389) (2692:2692:2692))
        (PORT d[6] (1911:1911:1911) (2119:2119:2119))
        (PORT d[7] (2130:2130:2130) (2373:2373:2373))
        (PORT d[8] (4464:4464:4464) (5081:5081:5081))
        (PORT d[9] (3571:3571:3571) (4019:4019:4019))
        (PORT d[10] (2457:2457:2457) (2767:2767:2767))
        (PORT d[11] (3207:3207:3207) (3626:3626:3626))
        (PORT d[12] (2566:2566:2566) (2891:2891:2891))
        (PORT clk (1361:1361:1361) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1595:1595:1595))
        (PORT clk (1361:1361:1361) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1348:1348:1348))
        (PORT d[0] (1738:1738:1738) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4065:4065:4065) (4597:4597:4597))
        (PORT d[1] (3862:3862:3862) (4383:4383:4383))
        (PORT d[2] (3580:3580:3580) (4051:4051:4051))
        (PORT d[3] (2272:2272:2272) (2553:2553:2553))
        (PORT d[4] (3123:3123:3123) (3518:3518:3518))
        (PORT d[5] (2390:2390:2390) (2693:2693:2693))
        (PORT d[6] (1912:1912:1912) (2120:2120:2120))
        (PORT d[7] (2131:2131:2131) (2374:2374:2374))
        (PORT d[8] (4465:4465:4465) (5082:5082:5082))
        (PORT d[9] (3572:3572:3572) (4020:4020:4020))
        (PORT d[10] (2458:2458:2458) (2768:2768:2768))
        (PORT d[11] (3208:3208:3208) (3627:3627:3627))
        (PORT d[12] (2567:2567:2567) (2892:2892:2892))
        (PORT clk (1320:1320:1320) (1307:1307:1307))
        (PORT ena (1511:1511:1511) (1628:1628:1628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1307:1307:1307))
        (PORT d[0] (1511:1511:1511) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3013:3013:3013) (3446:3446:3446))
        (PORT datab (703:703:703) (795:795:795))
        (PORT datac (1964:1964:1964) (2217:2217:2217))
        (PORT datad (768:768:768) (877:877:877))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (1890:1890:1890) (2156:2156:2156))
        (PORT datac (89:89:89) (108:108:108))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (131:131:131))
        (PORT datab (100:100:100) (124:124:124))
        (PORT datac (903:903:903) (1030:1030:1030))
        (PORT datad (1064:1064:1064) (1182:1182:1182))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (300:300:300) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (2035:2035:2035))
        (PORT clk (1363:1363:1363) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2302:2302:2302))
        (PORT d[1] (2022:2022:2022) (2249:2249:2249))
        (PORT d[2] (3246:3246:3246) (3662:3662:3662))
        (PORT d[3] (3199:3199:3199) (3566:3566:3566))
        (PORT d[4] (4684:4684:4684) (5338:5338:5338))
        (PORT d[5] (2559:2559:2559) (2876:2876:2876))
        (PORT d[6] (1868:1868:1868) (2073:2073:2073))
        (PORT d[7] (2062:2062:2062) (2298:2298:2298))
        (PORT d[8] (4037:4037:4037) (4583:4583:4583))
        (PORT d[9] (3426:3426:3426) (3879:3879:3879))
        (PORT d[10] (3740:3740:3740) (4202:4202:4202))
        (PORT d[11] (3476:3476:3476) (3951:3951:3951))
        (PORT d[12] (2930:2930:2930) (3312:3312:3312))
        (PORT clk (1361:1361:1361) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1585:1585:1585))
        (PORT clk (1361:1361:1361) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1347:1347:1347))
        (PORT d[0] (1717:1717:1717) (1864:1864:1864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2303:2303:2303))
        (PORT d[1] (2044:2044:2044) (2277:2277:2277))
        (PORT d[2] (3257:3257:3257) (3674:3674:3674))
        (PORT d[3] (3200:3200:3200) (3567:3567:3567))
        (PORT d[4] (4820:4820:4820) (5476:5476:5476))
        (PORT d[5] (2560:2560:2560) (2877:2877:2877))
        (PORT d[6] (1869:1869:1869) (2074:2074:2074))
        (PORT d[7] (2063:2063:2063) (2299:2299:2299))
        (PORT d[8] (4038:4038:4038) (4584:4584:4584))
        (PORT d[9] (3427:3427:3427) (3880:3880:3880))
        (PORT d[10] (3741:3741:3741) (4203:4203:4203))
        (PORT d[11] (3477:3477:3477) (3952:3952:3952))
        (PORT d[12] (2931:2931:2931) (3313:3313:3313))
        (PORT clk (1320:1320:1320) (1306:1306:1306))
        (PORT ena (3595:3595:3595) (4054:4054:4054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1306:1306:1306))
        (PORT d[0] (3595:3595:3595) (4054:4054:4054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2228:2228:2228))
        (PORT clk (1387:1387:1387) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (2058:2058:2058))
        (PORT d[1] (2343:2343:2343) (2601:2601:2601))
        (PORT d[2] (3063:3063:3063) (3446:3446:3446))
        (PORT d[3] (2023:2023:2023) (2265:2265:2265))
        (PORT d[4] (4116:4116:4116) (4688:4688:4688))
        (PORT d[5] (2345:2345:2345) (2624:2624:2624))
        (PORT d[6] (2044:2044:2044) (2273:2273:2273))
        (PORT d[7] (1835:1835:1835) (2031:2031:2031))
        (PORT d[8] (3734:3734:3734) (4244:4244:4244))
        (PORT d[9] (2937:2937:2937) (3315:3315:3315))
        (PORT d[10] (2031:2031:2031) (2258:2258:2258))
        (PORT d[11] (1868:1868:1868) (2074:2074:2074))
        (PORT d[12] (1790:1790:1790) (1985:1985:1985))
        (PORT clk (1385:1385:1385) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3640:3640:3640) (4081:4081:4081))
        (PORT clk (1385:1385:1385) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1373:1373:1373))
        (PORT d[0] (3911:3911:3911) (4360:4360:4360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (2226:2226:2226))
        (PORT d[1] (2361:2361:2361) (2631:2631:2631))
        (PORT d[2] (3057:3057:3057) (3431:3431:3431))
        (PORT d[3] (2024:2024:2024) (2266:2266:2266))
        (PORT d[4] (4259:4259:4259) (4850:4850:4850))
        (PORT d[5] (2346:2346:2346) (2625:2625:2625))
        (PORT d[6] (2045:2045:2045) (2274:2274:2274))
        (PORT d[7] (1836:1836:1836) (2032:2032:2032))
        (PORT d[8] (3735:3735:3735) (4245:4245:4245))
        (PORT d[9] (2938:2938:2938) (3316:3316:3316))
        (PORT d[10] (2032:2032:2032) (2259:2259:2259))
        (PORT d[11] (1869:1869:1869) (2075:2075:2075))
        (PORT d[12] (1791:1791:1791) (1986:1986:1986))
        (PORT clk (1344:1344:1344) (1332:1332:1332))
        (PORT ena (3069:3069:3069) (3453:3453:3453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1332:1332:1332))
        (PORT d[0] (3069:3069:3069) (3453:3453:3453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (582:582:582))
        (PORT datab (723:723:723) (850:850:850))
        (PORT datac (2347:2347:2347) (2668:2668:2668))
        (PORT datad (937:937:937) (1065:1065:1065))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (2031:2031:2031))
        (PORT clk (1340:1340:1340) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2268:2268:2268))
        (PORT d[1] (2458:2458:2458) (2739:2739:2739))
        (PORT d[2] (3062:3062:3062) (3451:3451:3451))
        (PORT d[3] (2022:2022:2022) (2253:2253:2253))
        (PORT d[4] (4657:4657:4657) (5302:5302:5302))
        (PORT d[5] (2742:2742:2742) (3083:3083:3083))
        (PORT d[6] (2212:2212:2212) (2473:2473:2473))
        (PORT d[7] (2067:2067:2067) (2303:2303:2303))
        (PORT d[8] (3882:3882:3882) (4408:4408:4408))
        (PORT d[9] (3254:3254:3254) (3678:3678:3678))
        (PORT d[10] (1873:1873:1873) (2084:2084:2084))
        (PORT d[11] (3648:3648:3648) (4152:4152:4152))
        (PORT d[12] (2962:2962:2962) (3343:3343:3343))
        (PORT clk (1338:1338:1338) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3331:3331:3331))
        (PORT clk (1338:1338:1338) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1326:1326:1326))
        (PORT d[0] (3239:3239:3239) (3610:3610:3610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2283:2283:2283))
        (PORT d[1] (2444:2444:2444) (2730:2730:2730))
        (PORT d[2] (3080:3080:3080) (3476:3476:3476))
        (PORT d[3] (2023:2023:2023) (2254:2254:2254))
        (PORT d[4] (4806:4806:4806) (5469:5469:5469))
        (PORT d[5] (2743:2743:2743) (3084:3084:3084))
        (PORT d[6] (2213:2213:2213) (2474:2474:2474))
        (PORT d[7] (2068:2068:2068) (2304:2304:2304))
        (PORT d[8] (3883:3883:3883) (4409:4409:4409))
        (PORT d[9] (3255:3255:3255) (3679:3679:3679))
        (PORT d[10] (1874:1874:1874) (2085:2085:2085))
        (PORT d[11] (3649:3649:3649) (4153:4153:4153))
        (PORT d[12] (2963:2963:2963) (3344:3344:3344))
        (PORT clk (1297:1297:1297) (1285:1285:1285))
        (PORT ena (3429:3429:3429) (3871:3871:3871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1285:1285:1285))
        (PORT d[0] (3429:3429:3429) (3871:3871:3871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2043:2043:2043))
        (PORT clk (1332:1332:1332) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2469:2469:2469))
        (PORT d[1] (2453:2453:2453) (2741:2741:2741))
        (PORT d[2] (3068:3068:3068) (3463:3463:3463))
        (PORT d[3] (2127:2127:2127) (2368:2368:2368))
        (PORT d[4] (4490:4490:4490) (5107:5107:5107))
        (PORT d[5] (1854:1854:1854) (2060:2060:2060))
        (PORT d[6] (2076:2076:2076) (2315:2315:2315))
        (PORT d[7] (2056:2056:2056) (2287:2287:2287))
        (PORT d[8] (3893:3893:3893) (4422:4422:4422))
        (PORT d[9] (3081:3081:3081) (3474:3474:3474))
        (PORT d[10] (1839:1839:1839) (2040:2040:2040))
        (PORT d[11] (3639:3639:3639) (4129:4129:4129))
        (PORT d[12] (3090:3090:3090) (3491:3491:3491))
        (PORT clk (1330:1330:1330) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1452:1452:1452))
        (PORT clk (1330:1330:1330) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1318:1318:1318))
        (PORT d[0] (1613:1613:1613) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2638:2638:2638))
        (PORT d[1] (2443:2443:2443) (2729:2729:2729))
        (PORT d[2] (3079:3079:3079) (3475:3475:3475))
        (PORT d[3] (2128:2128:2128) (2369:2369:2369))
        (PORT d[4] (4608:4608:4608) (5240:5240:5240))
        (PORT d[5] (1855:1855:1855) (2061:2061:2061))
        (PORT d[6] (2077:2077:2077) (2316:2316:2316))
        (PORT d[7] (2057:2057:2057) (2288:2288:2288))
        (PORT d[8] (3894:3894:3894) (4423:4423:4423))
        (PORT d[9] (3082:3082:3082) (3475:3475:3475))
        (PORT d[10] (1840:1840:1840) (2041:2041:2041))
        (PORT d[11] (3640:3640:3640) (4130:4130:4130))
        (PORT d[12] (3091:3091:3091) (3492:3492:3492))
        (PORT clk (1289:1289:1289) (1277:1277:1277))
        (PORT ena (3279:3279:3279) (3687:3687:3687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1277:1277:1277))
        (PORT d[0] (3279:3279:3279) (3687:3687:3687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (595:595:595))
        (PORT datab (722:722:722) (849:849:849))
        (PORT datac (2346:2346:2346) (2667:2667:2667))
        (PORT datad (502:502:502) (574:574:574))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (2189:2189:2189))
        (PORT clk (1356:1356:1356) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2603:2603:2603))
        (PORT d[1] (2025:2025:2025) (2254:2254:2254))
        (PORT d[2] (3399:3399:3399) (3834:3834:3834))
        (PORT d[3] (3209:3209:3209) (3578:3578:3578))
        (PORT d[4] (4672:4672:4672) (5319:5319:5319))
        (PORT d[5] (2558:2558:2558) (2872:2872:2872))
        (PORT d[6] (1858:1858:1858) (2060:2060:2060))
        (PORT d[7] (2045:2045:2045) (2275:2275:2275))
        (PORT d[8] (4049:4049:4049) (4591:4591:4591))
        (PORT d[9] (3262:3262:3262) (3688:3688:3688))
        (PORT d[10] (1859:1859:1859) (2061:2061:2061))
        (PORT d[11] (3471:3471:3471) (3930:3930:3930))
        (PORT d[12] (2976:2976:2976) (3368:3368:3368))
        (PORT clk (1354:1354:1354) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1596:1596:1596))
        (PORT clk (1354:1354:1354) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1341:1341:1341))
        (PORT d[0] (1739:1739:1739) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2432:2432:2432))
        (PORT d[1] (2019:2019:2019) (2239:2239:2239))
        (PORT d[2] (3239:3239:3239) (3653:3653:3653))
        (PORT d[3] (3210:3210:3210) (3579:3579:3579))
        (PORT d[4] (4684:4684:4684) (5333:5333:5333))
        (PORT d[5] (2559:2559:2559) (2873:2873:2873))
        (PORT d[6] (1859:1859:1859) (2061:2061:2061))
        (PORT d[7] (2046:2046:2046) (2276:2276:2276))
        (PORT d[8] (4050:4050:4050) (4592:4592:4592))
        (PORT d[9] (3263:3263:3263) (3689:3689:3689))
        (PORT d[10] (1860:1860:1860) (2062:2062:2062))
        (PORT d[11] (3472:3472:3472) (3931:3931:3931))
        (PORT d[12] (2977:2977:2977) (3369:3369:3369))
        (PORT clk (1313:1313:1313) (1300:1300:1300))
        (PORT ena (3463:3463:3463) (3901:3901:3901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1300:1300:1300))
        (PORT d[0] (3463:3463:3463) (3901:3901:3901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (2049:2049:2049))
        (PORT clk (1324:1324:1324) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2637:2637:2637))
        (PORT d[1] (2434:2434:2434) (2718:2718:2718))
        (PORT d[2] (3213:3213:3213) (3627:3627:3627))
        (PORT d[3] (2159:2159:2159) (2409:2409:2409))
        (PORT d[4] (4506:4506:4506) (5142:5142:5142))
        (PORT d[5] (1866:1866:1866) (2073:2073:2073))
        (PORT d[6] (2086:2086:2086) (2332:2332:2332))
        (PORT d[7] (2059:2059:2059) (2293:2293:2293))
        (PORT d[8] (3880:3880:3880) (4405:4405:4405))
        (PORT d[9] (3089:3089:3089) (3493:3493:3493))
        (PORT d[10] (1852:1852:1852) (2061:2061:2061))
        (PORT d[11] (3625:3625:3625) (4108:4108:4108))
        (PORT d[12] (3160:3160:3160) (3575:3575:3575))
        (PORT clk (1322:1322:1322) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1595:1595:1595))
        (PORT clk (1322:1322:1322) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1309:1309:1309))
        (PORT d[0] (1734:1734:1734) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2637:2637:2637))
        (PORT d[1] (2590:2590:2590) (2887:2887:2887))
        (PORT d[2] (3062:3062:3062) (3454:3454:3454))
        (PORT d[3] (2160:2160:2160) (2410:2410:2410))
        (PORT d[4] (4656:4656:4656) (5309:5309:5309))
        (PORT d[5] (1867:1867:1867) (2074:2074:2074))
        (PORT d[6] (2087:2087:2087) (2333:2333:2333))
        (PORT d[7] (2060:2060:2060) (2294:2294:2294))
        (PORT d[8] (3881:3881:3881) (4406:4406:4406))
        (PORT d[9] (3090:3090:3090) (3494:3494:3494))
        (PORT d[10] (1853:1853:1853) (2062:2062:2062))
        (PORT d[11] (3626:3626:3626) (4109:4109:4109))
        (PORT d[12] (3161:3161:3161) (3576:3576:3576))
        (PORT clk (1281:1281:1281) (1268:1268:1268))
        (PORT ena (3286:3286:3286) (3703:3703:3703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1268:1268:1268))
        (PORT d[0] (3286:3286:3286) (3703:3703:3703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (398:398:398))
        (PORT datab (720:720:720) (847:847:847))
        (PORT datac (2346:2346:2346) (2666:2666:2666))
        (PORT datad (491:491:491) (562:562:562))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (2026:2026:2026))
        (PORT clk (1349:1349:1349) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2448:2448:2448))
        (PORT d[1] (2013:2013:2013) (2239:2239:2239))
        (PORT d[2] (3073:3073:3073) (3463:3463:3463))
        (PORT d[3] (3214:3214:3214) (3583:3583:3583))
        (PORT d[4] (4684:4684:4684) (5338:5338:5338))
        (PORT d[5] (2713:2713:2713) (3047:3047:3047))
        (PORT d[6] (2008:2008:2008) (2232:2232:2232))
        (PORT d[7] (2035:2035:2035) (2264:2264:2264))
        (PORT d[8] (4036:4036:4036) (4573:4573:4573))
        (PORT d[9] (3399:3399:3399) (3844:3844:3844))
        (PORT d[10] (1869:1869:1869) (2074:2074:2074))
        (PORT d[11] (3461:3461:3461) (3918:3918:3918))
        (PORT d[12] (2965:2965:2965) (3351:3351:3351))
        (PORT clk (1347:1347:1347) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (2019:2019:2019))
        (PORT clk (1347:1347:1347) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1334:1334:1334))
        (PORT d[0] (2108:2108:2108) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2446:2446:2446))
        (PORT d[1] (2004:2004:2004) (2229:2229:2229))
        (PORT d[2] (3246:3246:3246) (3667:3667:3667))
        (PORT d[3] (3215:3215:3215) (3584:3584:3584))
        (PORT d[4] (4664:4664:4664) (5309:5309:5309))
        (PORT d[5] (2714:2714:2714) (3048:3048:3048))
        (PORT d[6] (2009:2009:2009) (2233:2233:2233))
        (PORT d[7] (2036:2036:2036) (2265:2265:2265))
        (PORT d[8] (4037:4037:4037) (4574:4574:4574))
        (PORT d[9] (3400:3400:3400) (3845:3845:3845))
        (PORT d[10] (1870:1870:1870) (2075:2075:2075))
        (PORT d[11] (3462:3462:3462) (3919:3919:3919))
        (PORT d[12] (2966:2966:2966) (3352:3352:3352))
        (PORT clk (1306:1306:1306) (1293:1293:1293))
        (PORT ena (3462:3462:3462) (3900:3900:3900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1293:1293:1293))
        (PORT d[0] (3462:3462:3462) (3900:3900:3900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2240:2240:2240))
        (PORT clk (1385:1385:1385) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (2061:2061:2061))
        (PORT d[1] (2086:2086:2086) (2323:2323:2323))
        (PORT d[2] (3064:3064:3064) (3443:3443:3443))
        (PORT d[3] (2161:2161:2161) (2411:2411:2411))
        (PORT d[4] (3827:3827:3827) (4346:4346:4346))
        (PORT d[5] (2057:2057:2057) (2296:2296:2296))
        (PORT d[6] (2049:2049:2049) (2279:2279:2279))
        (PORT d[7] (1868:1868:1868) (2073:2073:2073))
        (PORT d[8] (3978:3978:3978) (4510:4510:4510))
        (PORT d[9] (2926:2926:2926) (3299:3299:3299))
        (PORT d[10] (2037:2037:2037) (2264:2264:2264))
        (PORT d[11] (1858:1858:1858) (2061:2061:2061))
        (PORT d[12] (1836:1836:1836) (2033:2033:2033))
        (PORT clk (1383:1383:1383) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (3350:3350:3350))
        (PORT clk (1383:1383:1383) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1369:1369:1369))
        (PORT d[0] (3280:3280:3280) (3629:3629:3629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (2033:2033:2033))
        (PORT d[1] (2087:2087:2087) (2323:2323:2323))
        (PORT d[2] (3067:3067:3067) (3443:3443:3443))
        (PORT d[3] (2162:2162:2162) (2412:2412:2412))
        (PORT d[4] (3968:3968:3968) (4513:4513:4513))
        (PORT d[5] (2058:2058:2058) (2297:2297:2297))
        (PORT d[6] (2050:2050:2050) (2280:2280:2280))
        (PORT d[7] (1869:1869:1869) (2074:2074:2074))
        (PORT d[8] (3979:3979:3979) (4511:4511:4511))
        (PORT d[9] (2927:2927:2927) (3300:3300:3300))
        (PORT d[10] (2038:2038:2038) (2265:2265:2265))
        (PORT d[11] (1859:1859:1859) (2062:2062:2062))
        (PORT d[12] (1837:1837:1837) (2034:2034:2034))
        (PORT clk (1342:1342:1342) (1328:1328:1328))
        (PORT ena (3089:3089:3089) (3479:3479:3479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1328:1328:1328))
        (PORT d[0] (3089:3089:3089) (3479:3479:3479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (566:566:566))
        (PORT datab (712:712:712) (838:838:838))
        (PORT datac (2341:2341:2341) (2661:2661:2661))
        (PORT datad (958:958:958) (1091:1091:1091))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (101:101:101) (126:126:126))
        (PORT datac (904:904:904) (1031:1031:1031))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (133:133:133))
        (PORT datab (103:103:103) (129:129:129))
        (PORT datac (902:902:902) (1030:1030:1030))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (3326:3326:3326))
        (PORT clk (1376:1376:1376) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3552:3552:3552))
        (PORT d[1] (3153:3153:3153) (3567:3567:3567))
        (PORT d[2] (3332:3332:3332) (3774:3774:3774))
        (PORT d[3] (3526:3526:3526) (4001:4001:4001))
        (PORT d[4] (2452:2452:2452) (2765:2765:2765))
        (PORT d[5] (3542:3542:3542) (4006:4006:4006))
        (PORT d[6] (3412:3412:3412) (3865:3865:3865))
        (PORT d[7] (3435:3435:3435) (3916:3916:3916))
        (PORT d[8] (2826:2826:2826) (3189:3189:3189))
        (PORT d[9] (3055:3055:3055) (3468:3468:3468))
        (PORT d[10] (3248:3248:3248) (3677:3677:3677))
        (PORT d[11] (3384:3384:3384) (3844:3844:3844))
        (PORT d[12] (3330:3330:3330) (3789:3789:3789))
        (PORT clk (1374:1374:1374) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (3192:3192:3192))
        (PORT clk (1374:1374:1374) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1357:1357:1357))
        (PORT d[0] (3280:3280:3280) (3630:3630:3630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3917:3917:3917))
        (PORT d[1] (2987:2987:2987) (3377:3377:3377))
        (PORT d[2] (3068:3068:3068) (3484:3484:3484))
        (PORT d[3] (3527:3527:3527) (4002:4002:4002))
        (PORT d[4] (2813:2813:2813) (3175:3175:3175))
        (PORT d[5] (3543:3543:3543) (4007:4007:4007))
        (PORT d[6] (3413:3413:3413) (3866:3866:3866))
        (PORT d[7] (3436:3436:3436) (3917:3917:3917))
        (PORT d[8] (2827:2827:2827) (3190:3190:3190))
        (PORT d[9] (3056:3056:3056) (3469:3469:3469))
        (PORT d[10] (3249:3249:3249) (3678:3678:3678))
        (PORT d[11] (3385:3385:3385) (3845:3845:3845))
        (PORT d[12] (3331:3331:3331) (3790:3790:3790))
        (PORT clk (1333:1333:1333) (1316:1316:1316))
        (PORT ena (1944:1944:1944) (2137:2137:2137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1316:1316:1316))
        (PORT d[0] (1944:1944:1944) (2137:2137:2137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (3140:3140:3140))
        (PORT clk (1388:1388:1388) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3611:3611:3611) (4080:4080:4080))
        (PORT d[1] (3096:3096:3096) (3505:3505:3505))
        (PORT d[2] (3056:3056:3056) (3483:3483:3483))
        (PORT d[3] (3695:3695:3695) (4190:4190:4190))
        (PORT d[4] (2526:2526:2526) (2852:2852:2852))
        (PORT d[5] (3406:3406:3406) (3864:3864:3864))
        (PORT d[6] (3460:3460:3460) (3937:3937:3937))
        (PORT d[7] (3611:3611:3611) (4119:4119:4119))
        (PORT d[8] (3935:3935:3935) (4451:4451:4451))
        (PORT d[9] (2868:2868:2868) (3257:3257:3257))
        (PORT d[10] (3370:3370:3370) (3815:3815:3815))
        (PORT d[11] (3746:3746:3746) (4271:4271:4271))
        (PORT d[12] (3506:3506:3506) (3985:3985:3985))
        (PORT clk (1386:1386:1386) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3478:3478:3478) (3921:3921:3921))
        (PORT clk (1386:1386:1386) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1370:1370:1370))
        (PORT d[0] (3749:3749:3749) (4200:4200:4200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3622:3622:3622) (4094:4094:4094))
        (PORT d[1] (3107:3107:3107) (3519:3519:3519))
        (PORT d[2] (2862:2862:2862) (3247:3247:3247))
        (PORT d[3] (3696:3696:3696) (4191:4191:4191))
        (PORT d[4] (3263:3263:3263) (3684:3684:3684))
        (PORT d[5] (3407:3407:3407) (3865:3865:3865))
        (PORT d[6] (3461:3461:3461) (3938:3938:3938))
        (PORT d[7] (3612:3612:3612) (4120:4120:4120))
        (PORT d[8] (3936:3936:3936) (4452:4452:4452))
        (PORT d[9] (2869:2869:2869) (3258:3258:3258))
        (PORT d[10] (3371:3371:3371) (3816:3816:3816))
        (PORT d[11] (3747:3747:3747) (4272:4272:4272))
        (PORT d[12] (3507:3507:3507) (3986:3986:3986))
        (PORT clk (1345:1345:1345) (1329:1329:1329))
        (PORT ena (1951:1951:1951) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1329:1329:1329))
        (PORT d[0] (1951:1951:1951) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3103:3103:3103) (3571:3571:3571))
        (PORT datab (658:658:658) (742:742:742))
        (PORT datac (2591:2591:2591) (2975:2975:2975))
        (PORT datad (809:809:809) (905:905:905))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2686:2686:2686))
        (PORT clk (1350:1350:1350) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3738:3738:3738))
        (PORT d[1] (3149:3149:3149) (3566:3566:3566))
        (PORT d[2] (2924:2924:2924) (3316:3316:3316))
        (PORT d[3] (3135:3135:3135) (3562:3562:3562))
        (PORT d[4] (2663:2663:2663) (3019:3019:3019))
        (PORT d[5] (2945:2945:2945) (3327:3327:3327))
        (PORT d[6] (2892:2892:2892) (3270:3270:3270))
        (PORT d[7] (3244:3244:3244) (3684:3684:3684))
        (PORT d[8] (2526:2526:2526) (2858:2858:2858))
        (PORT d[9] (2887:2887:2887) (3261:3261:3261))
        (PORT d[10] (2941:2941:2941) (3322:3322:3322))
        (PORT d[11] (3117:3117:3117) (3522:3522:3522))
        (PORT d[12] (3194:3194:3194) (3630:3630:3630))
        (PORT clk (1348:1348:1348) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3683:3683:3683))
        (PORT clk (1348:1348:1348) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1330:1330:1330))
        (PORT d[0] (3539:3539:3539) (3962:3962:3962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3159:3159:3159) (3574:3574:3574))
        (PORT d[1] (3129:3129:3129) (3539:3539:3539))
        (PORT d[2] (2936:2936:2936) (3332:3332:3332))
        (PORT d[3] (3136:3136:3136) (3563:3563:3563))
        (PORT d[4] (2815:2815:2815) (3188:3188:3188))
        (PORT d[5] (2946:2946:2946) (3328:3328:3328))
        (PORT d[6] (2893:2893:2893) (3271:3271:3271))
        (PORT d[7] (3245:3245:3245) (3685:3685:3685))
        (PORT d[8] (2527:2527:2527) (2859:2859:2859))
        (PORT d[9] (2888:2888:2888) (3262:3262:3262))
        (PORT d[10] (2942:2942:2942) (3323:3323:3323))
        (PORT d[11] (3118:3118:3118) (3523:3523:3523))
        (PORT d[12] (3195:3195:3195) (3631:3631:3631))
        (PORT clk (1307:1307:1307) (1289:1289:1289))
        (PORT ena (1963:1963:1963) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1289:1289:1289))
        (PORT d[0] (1963:1963:1963) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (3109:3109:3109))
        (PORT clk (1351:1351:1351) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3850:3850:3850) (4382:4382:4382))
        (PORT d[1] (3472:3472:3472) (3916:3916:3916))
        (PORT d[2] (2704:2704:2704) (3054:3054:3054))
        (PORT d[3] (3763:3763:3763) (4318:4318:4318))
        (PORT d[4] (2461:2461:2461) (2772:2772:2772))
        (PORT d[5] (3453:3453:3453) (3910:3910:3910))
        (PORT d[6] (3677:3677:3677) (4172:4172:4172))
        (PORT d[7] (3290:3290:3290) (3749:3749:3749))
        (PORT d[8] (2496:2496:2496) (2802:2802:2802))
        (PORT d[9] (2636:2636:2636) (2983:2983:2983))
        (PORT d[10] (3628:3628:3628) (4113:4113:4113))
        (PORT d[11] (4042:4042:4042) (4595:4595:4595))
        (PORT d[12] (3089:3089:3089) (3519:3519:3519))
        (PORT clk (1349:1349:1349) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2675:2675:2675))
        (PORT clk (1349:1349:1349) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1333:1333:1333))
        (PORT d[0] (2664:2664:2664) (2954:2954:2954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3872:3872:3872) (4411:4411:4411))
        (PORT d[1] (3329:3329:3329) (3763:3763:3763))
        (PORT d[2] (2708:2708:2708) (3053:3053:3053))
        (PORT d[3] (3764:3764:3764) (4319:4319:4319))
        (PORT d[4] (2638:2638:2638) (2972:2972:2972))
        (PORT d[5] (3454:3454:3454) (3911:3911:3911))
        (PORT d[6] (3678:3678:3678) (4173:4173:4173))
        (PORT d[7] (3291:3291:3291) (3750:3750:3750))
        (PORT d[8] (2497:2497:2497) (2803:2803:2803))
        (PORT d[9] (2637:2637:2637) (2984:2984:2984))
        (PORT d[10] (3629:3629:3629) (4114:4114:4114))
        (PORT d[11] (4043:4043:4043) (4596:4596:4596))
        (PORT d[12] (3090:3090:3090) (3520:3520:3520))
        (PORT clk (1308:1308:1308) (1292:1292:1292))
        (PORT ena (2140:2140:2140) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1292:1292:1292))
        (PORT d[0] (2140:2140:2140) (2368:2368:2368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3102:3102:3102) (3570:3570:3570))
        (PORT datab (974:974:974) (1068:1068:1068))
        (PORT datac (2594:2594:2594) (2979:2979:2979))
        (PORT datad (663:663:663) (768:768:768))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (3261:3261:3261))
        (PORT clk (1325:1325:1325) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3573:3573:3573) (4069:4069:4069))
        (PORT d[1] (3140:3140:3140) (3557:3557:3557))
        (PORT d[2] (2853:2853:2853) (3212:3212:3212))
        (PORT d[3] (3764:3764:3764) (4296:4296:4296))
        (PORT d[4] (2656:2656:2656) (2991:2991:2991))
        (PORT d[5] (3284:3284:3284) (3727:3727:3727))
        (PORT d[6] (3479:3479:3479) (3940:3940:3940))
        (PORT d[7] (3458:3458:3458) (3927:3927:3927))
        (PORT d[8] (2456:2456:2456) (2754:2754:2754))
        (PORT d[9] (2576:2576:2576) (2900:2900:2900))
        (PORT d[10] (3444:3444:3444) (3904:3904:3904))
        (PORT d[11] (3899:3899:3899) (4431:4431:4431))
        (PORT d[12] (3261:3261:3261) (3699:3699:3699))
        (PORT clk (1323:1323:1323) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2490:2490:2490))
        (PORT clk (1323:1323:1323) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1305:1305:1305))
        (PORT d[0] (2511:2511:2511) (2769:2769:2769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (4068:4068:4068))
        (PORT d[1] (3141:3141:3141) (3554:3554:3554))
        (PORT d[2] (2843:2843:2843) (3200:3200:3200))
        (PORT d[3] (3765:3765:3765) (4297:4297:4297))
        (PORT d[4] (2650:2650:2650) (2975:2975:2975))
        (PORT d[5] (3285:3285:3285) (3728:3728:3728))
        (PORT d[6] (3480:3480:3480) (3941:3941:3941))
        (PORT d[7] (3459:3459:3459) (3928:3928:3928))
        (PORT d[8] (2457:2457:2457) (2755:2755:2755))
        (PORT d[9] (2577:2577:2577) (2901:2901:2901))
        (PORT d[10] (3445:3445:3445) (3905:3905:3905))
        (PORT d[11] (3900:3900:3900) (4432:4432:4432))
        (PORT d[12] (3262:3262:3262) (3700:3700:3700))
        (PORT clk (1282:1282:1282) (1264:1264:1264))
        (PORT ena (1963:1963:1963) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1264:1264:1264))
        (PORT d[0] (1963:1963:1963) (2168:2168:2168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3111:3111:3111) (3490:3490:3490))
        (PORT clk (1357:1357:1357) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3288:3288:3288) (3716:3716:3716))
        (PORT d[1] (3288:3288:3288) (3716:3716:3716))
        (PORT d[2] (2902:2902:2902) (3291:3291:3291))
        (PORT d[3] (3356:3356:3356) (3811:3811:3811))
        (PORT d[4] (2810:2810:2810) (3164:3164:3164))
        (PORT d[5] (3219:3219:3219) (3640:3640:3640))
        (PORT d[6] (3268:3268:3268) (3697:3697:3697))
        (PORT d[7] (3240:3240:3240) (3689:3689:3689))
        (PORT d[8] (2656:2656:2656) (2993:2993:2993))
        (PORT d[9] (2498:2498:2498) (2814:2814:2814))
        (PORT d[10] (3219:3219:3219) (3654:3654:3654))
        (PORT d[11] (3328:3328:3328) (3779:3779:3779))
        (PORT d[12] (3132:3132:3132) (3556:3556:3556))
        (PORT clk (1355:1355:1355) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (4446:4446:4446))
        (PORT clk (1355:1355:1355) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1339:1339:1339))
        (PORT d[0] (4216:4216:4216) (4725:4725:4725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3700:3700:3700))
        (PORT d[1] (3299:3299:3299) (3733:3733:3733))
        (PORT d[2] (2911:2911:2911) (3309:3309:3309))
        (PORT d[3] (3357:3357:3357) (3812:3812:3812))
        (PORT d[4] (2520:2520:2520) (2845:2845:2845))
        (PORT d[5] (3220:3220:3220) (3641:3641:3641))
        (PORT d[6] (3269:3269:3269) (3698:3698:3698))
        (PORT d[7] (3241:3241:3241) (3690:3690:3690))
        (PORT d[8] (2657:2657:2657) (2994:2994:2994))
        (PORT d[9] (2499:2499:2499) (2815:2815:2815))
        (PORT d[10] (3220:3220:3220) (3655:3655:3655))
        (PORT d[11] (3329:3329:3329) (3780:3780:3780))
        (PORT d[12] (3133:3133:3133) (3557:3557:3557))
        (PORT clk (1314:1314:1314) (1298:1298:1298))
        (PORT ena (1941:1941:1941) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1298:1298:1298))
        (PORT d[0] (1941:1941:1941) (2133:2133:2133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3101:3101:3101) (3568:3568:3568))
        (PORT datab (810:810:810) (931:931:931))
        (PORT datac (2598:2598:2598) (2983:2983:2983))
        (PORT datad (744:744:744) (837:837:837))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (128:128:128))
        (PORT datac (2120:2120:2120) (2418:2418:2418))
        (PORT datad (84:84:84) (100:100:100))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (3080:3080:3080))
        (PORT clk (1345:1345:1345) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3558:3558:3558) (4048:4048:4048))
        (PORT d[1] (3165:3165:3165) (3583:3583:3583))
        (PORT d[2] (2995:2995:2995) (3371:3371:3371))
        (PORT d[3] (3605:3605:3605) (4132:4132:4132))
        (PORT d[4] (2624:2624:2624) (2959:2959:2959))
        (PORT d[5] (3292:3292:3292) (3732:3732:3732))
        (PORT d[6] (3511:3511:3511) (3978:3978:3978))
        (PORT d[7] (3437:3437:3437) (3904:3904:3904))
        (PORT d[8] (2479:2479:2479) (2781:2781:2781))
        (PORT d[9] (2635:2635:2635) (2982:2982:2982))
        (PORT d[10] (3627:3627:3627) (4117:4117:4117))
        (PORT d[11] (4041:4041:4041) (4594:4594:4594))
        (PORT d[12] (3207:3207:3207) (3639:3639:3639))
        (PORT clk (1343:1343:1343) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3875:3875:3875))
        (PORT clk (1343:1343:1343) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1327:1327:1327))
        (PORT d[0] (3728:3728:3728) (4154:4154:4154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (4062:4062:4062))
        (PORT d[1] (3318:3318:3318) (3750:3750:3750))
        (PORT d[2] (2986:2986:2986) (3358:3358:3358))
        (PORT d[3] (3606:3606:3606) (4133:4133:4133))
        (PORT d[4] (2625:2625:2625) (2958:2958:2958))
        (PORT d[5] (3293:3293:3293) (3733:3733:3733))
        (PORT d[6] (3512:3512:3512) (3979:3979:3979))
        (PORT d[7] (3438:3438:3438) (3905:3905:3905))
        (PORT d[8] (2480:2480:2480) (2782:2782:2782))
        (PORT d[9] (2636:2636:2636) (2983:2983:2983))
        (PORT d[10] (3628:3628:3628) (4118:4118:4118))
        (PORT d[11] (4042:4042:4042) (4595:4595:4595))
        (PORT d[12] (3208:3208:3208) (3640:3640:3640))
        (PORT clk (1302:1302:1302) (1286:1286:1286))
        (PORT ena (2120:2120:2120) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1286:1286:1286))
        (PORT d[0] (2120:2120:2120) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3513:3513:3513))
        (PORT clk (1372:1372:1372) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3892:3892:3892))
        (PORT d[1] (3264:3264:3264) (3690:3690:3690))
        (PORT d[2] (3321:3321:3321) (3762:3762:3762))
        (PORT d[3] (3519:3519:3519) (3993:3993:3993))
        (PORT d[4] (2507:2507:2507) (2834:2834:2834))
        (PORT d[5] (3100:3100:3100) (3518:3518:3518))
        (PORT d[6] (3412:3412:3412) (3864:3864:3864))
        (PORT d[7] (3434:3434:3434) (3916:3916:3916))
        (PORT d[8] (2832:2832:2832) (3195:3195:3195))
        (PORT d[9] (3056:3056:3056) (3469:3469:3469))
        (PORT d[10] (3234:3234:3234) (3659:3659:3659))
        (PORT d[11] (3383:3383:3383) (3844:3844:3844))
        (PORT d[12] (3322:3322:3322) (3780:3780:3780))
        (PORT clk (1370:1370:1370) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2524:2524:2524))
        (PORT clk (1370:1370:1370) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1353:1353:1353))
        (PORT d[0] (2537:2537:2537) (2804:2804:2804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3891:3891:3891))
        (PORT d[1] (2987:2987:2987) (3377:3377:3377))
        (PORT d[2] (3077:3077:3077) (3496:3496:3496))
        (PORT d[3] (3520:3520:3520) (3994:3994:3994))
        (PORT d[4] (2798:2798:2798) (3156:3156:3156))
        (PORT d[5] (3101:3101:3101) (3519:3519:3519))
        (PORT d[6] (3413:3413:3413) (3865:3865:3865))
        (PORT d[7] (3435:3435:3435) (3917:3917:3917))
        (PORT d[8] (2833:2833:2833) (3196:3196:3196))
        (PORT d[9] (3057:3057:3057) (3470:3470:3470))
        (PORT d[10] (3235:3235:3235) (3660:3660:3660))
        (PORT d[11] (3384:3384:3384) (3845:3845:3845))
        (PORT d[12] (3323:3323:3323) (3781:3781:3781))
        (PORT clk (1329:1329:1329) (1312:1312:1312))
        (PORT ena (1959:1959:1959) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1312:1312:1312))
        (PORT d[0] (1959:1959:1959) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3102:3102:3102) (3569:3569:3569))
        (PORT datab (669:669:669) (778:778:778))
        (PORT datac (2596:2596:2596) (2980:2980:2980))
        (PORT datad (506:506:506) (564:564:564))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (196:196:196))
        (PORT datab (101:101:101) (126:126:126))
        (PORT datac (2124:2124:2124) (2423:2423:2423))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2613:2613:2613))
        (PORT clk (1408:1408:1408) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (4112:4112:4112))
        (PORT d[1] (3134:3134:3134) (3561:3561:3561))
        (PORT d[2] (2510:2510:2510) (2831:2831:2831))
        (PORT d[3] (4443:4443:4443) (5088:5088:5088))
        (PORT d[4] (3092:3092:3092) (3520:3520:3520))
        (PORT d[5] (3290:3290:3290) (3759:3759:3759))
        (PORT d[6] (3696:3696:3696) (4205:4205:4205))
        (PORT d[7] (3598:3598:3598) (4095:4095:4095))
        (PORT d[8] (3398:3398:3398) (3831:3831:3831))
        (PORT d[9] (3577:3577:3577) (4063:4063:4063))
        (PORT d[10] (4307:4307:4307) (4892:4892:4892))
        (PORT d[11] (4711:4711:4711) (5347:5347:5347))
        (PORT d[12] (3638:3638:3638) (4157:4157:4157))
        (PORT clk (1406:1406:1406) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3731:3731:3731))
        (PORT clk (1406:1406:1406) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1392:1392:1392))
        (PORT d[0] (3600:3600:3600) (4010:4010:4010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3953:3953:3953))
        (PORT d[1] (3125:3125:3125) (3546:3546:3546))
        (PORT d[2] (2511:2511:2511) (2832:2832:2832))
        (PORT d[3] (4444:4444:4444) (5089:5089:5089))
        (PORT d[4] (3088:3088:3088) (3513:3513:3513))
        (PORT d[5] (3291:3291:3291) (3760:3760:3760))
        (PORT d[6] (3697:3697:3697) (4206:4206:4206))
        (PORT d[7] (3599:3599:3599) (4096:4096:4096))
        (PORT d[8] (3399:3399:3399) (3832:3832:3832))
        (PORT d[9] (3578:3578:3578) (4064:4064:4064))
        (PORT d[10] (4308:4308:4308) (4893:4893:4893))
        (PORT d[11] (4712:4712:4712) (5348:5348:5348))
        (PORT d[12] (3639:3639:3639) (4158:4158:4158))
        (PORT clk (1365:1365:1365) (1351:1351:1351))
        (PORT ena (2277:2277:2277) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1351:1351:1351))
        (PORT d[0] (2277:2277:2277) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2693:2693:2693))
        (PORT clk (1386:1386:1386) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3126:3126:3126) (3544:3544:3544))
        (PORT d[1] (2947:2947:2947) (3337:3337:3337))
        (PORT d[2] (3186:3186:3186) (3617:3617:3617))
        (PORT d[3] (3688:3688:3688) (4182:4182:4182))
        (PORT d[4] (2525:2525:2525) (2849:2849:2849))
        (PORT d[5] (3270:3270:3270) (3716:3716:3716))
        (PORT d[6] (3573:3573:3573) (4038:4038:4038))
        (PORT d[7] (3610:3610:3610) (4118:4118:4118))
        (PORT d[8] (3936:3936:3936) (4453:4453:4453))
        (PORT d[9] (2887:2887:2887) (3281:3281:3281))
        (PORT d[10] (3234:3234:3234) (3677:3677:3677))
        (PORT d[11] (3561:3561:3561) (4049:4049:4049))
        (PORT d[12] (3499:3499:3499) (3977:3977:3977))
        (PORT clk (1384:1384:1384) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2366:2366:2366))
        (PORT clk (1384:1384:1384) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1368:1368:1368))
        (PORT d[0] (2397:2397:2397) (2645:2645:2645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (4108:4108:4108))
        (PORT d[1] (2945:2945:2945) (3342:3342:3342))
        (PORT d[2] (3038:3038:3038) (3456:3456:3456))
        (PORT d[3] (3689:3689:3689) (4183:4183:4183))
        (PORT d[4] (2516:2516:2516) (2836:2836:2836))
        (PORT d[5] (3271:3271:3271) (3717:3717:3717))
        (PORT d[6] (3574:3574:3574) (4039:4039:4039))
        (PORT d[7] (3611:3611:3611) (4119:4119:4119))
        (PORT d[8] (3937:3937:3937) (4454:4454:4454))
        (PORT d[9] (2888:2888:2888) (3282:3282:3282))
        (PORT d[10] (3235:3235:3235) (3678:3678:3678))
        (PORT d[11] (3562:3562:3562) (4050:4050:4050))
        (PORT d[12] (3500:3500:3500) (3978:3978:3978))
        (PORT clk (1343:1343:1343) (1327:1327:1327))
        (PORT ena (1962:1962:1962) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1327:1327:1327))
        (PORT d[0] (1962:1962:1962) (2157:2157:2157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2598:2598:2598) (2988:2988:2988))
        (PORT datab (671:671:671) (783:783:783))
        (PORT datac (514:514:514) (576:576:576))
        (PORT datad (3125:3125:3125) (3575:3575:3575))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2766:2766:2766))
        (PORT clk (1409:1409:1409) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4228:4228:4228) (4799:4799:4799))
        (PORT d[1] (3146:3146:3146) (3573:3573:3573))
        (PORT d[2] (2692:2692:2692) (3040:3040:3040))
        (PORT d[3] (4615:4615:4615) (5288:5288:5288))
        (PORT d[4] (3248:3248:3248) (3694:3694:3694))
        (PORT d[5] (3295:3295:3295) (3763:3763:3763))
        (PORT d[6] (3688:3688:3688) (4192:4192:4192))
        (PORT d[7] (3759:3759:3759) (4281:4281:4281))
        (PORT d[8] (3397:3397:3397) (3830:3830:3830))
        (PORT d[9] (3409:3409:3409) (3876:3876:3876))
        (PORT d[10] (4300:4300:4300) (4876:4876:4876))
        (PORT d[11] (4709:4709:4709) (5351:5351:5351))
        (PORT d[12] (3633:3633:3633) (4148:4148:4148))
        (PORT clk (1407:1407:1407) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (4007:4007:4007))
        (PORT clk (1407:1407:1407) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1393:1393:1393))
        (PORT d[0] (3840:3840:3840) (4286:4286:4286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3960:3960:3960))
        (PORT d[1] (3148:3148:3148) (3584:3584:3584))
        (PORT d[2] (2505:2505:2505) (2831:2831:2831))
        (PORT d[3] (4616:4616:4616) (5289:5289:5289))
        (PORT d[4] (3107:3107:3107) (3541:3541:3541))
        (PORT d[5] (3296:3296:3296) (3764:3764:3764))
        (PORT d[6] (3689:3689:3689) (4193:4193:4193))
        (PORT d[7] (3760:3760:3760) (4282:4282:4282))
        (PORT d[8] (3398:3398:3398) (3831:3831:3831))
        (PORT d[9] (3410:3410:3410) (3877:3877:3877))
        (PORT d[10] (4301:4301:4301) (4877:4877:4877))
        (PORT d[11] (4710:4710:4710) (5352:5352:5352))
        (PORT d[12] (3634:3634:3634) (4149:4149:4149))
        (PORT clk (1366:1366:1366) (1352:1352:1352))
        (PORT ena (2262:2262:2262) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1352:1352:1352))
        (PORT d[0] (2262:2262:2262) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2786:2786:2786))
        (PORT clk (1409:1409:1409) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (3104:3104:3104))
        (PORT d[1] (3159:3159:3159) (3598:3598:3598))
        (PORT d[2] (2481:2481:2481) (2800:2800:2800))
        (PORT d[3] (4614:4614:4614) (5287:5287:5287))
        (PORT d[4] (2920:2920:2920) (3327:3327:3327))
        (PORT d[5] (3285:3285:3285) (3750:3750:3750))
        (PORT d[6] (3791:3791:3791) (4304:4304:4304))
        (PORT d[7] (3776:3776:3776) (4299:4299:4299))
        (PORT d[8] (3401:3401:3401) (3840:3840:3840))
        (PORT d[9] (3575:3575:3575) (4062:4062:4062))
        (PORT d[10] (4283:4283:4283) (4847:4847:4847))
        (PORT d[11] (4885:4885:4885) (5550:5550:5550))
        (PORT d[12] (3633:3633:3633) (4149:4149:4149))
        (PORT clk (1407:1407:1407) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2449:2449:2449))
        (PORT clk (1407:1407:1407) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1393:1393:1393))
        (PORT d[0] (2494:2494:2494) (2728:2728:2728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3488:3488:3488) (3961:3961:3961))
        (PORT d[1] (3149:3149:3149) (3586:3586:3586))
        (PORT d[2] (2482:2482:2482) (2800:2800:2800))
        (PORT d[3] (4615:4615:4615) (5288:5288:5288))
        (PORT d[4] (2931:2931:2931) (3341:3341:3341))
        (PORT d[5] (3286:3286:3286) (3751:3751:3751))
        (PORT d[6] (3792:3792:3792) (4305:4305:4305))
        (PORT d[7] (3777:3777:3777) (4300:4300:4300))
        (PORT d[8] (3402:3402:3402) (3841:3841:3841))
        (PORT d[9] (3576:3576:3576) (4063:4063:4063))
        (PORT d[10] (4284:4284:4284) (4848:4848:4848))
        (PORT d[11] (4886:4886:4886) (5551:5551:5551))
        (PORT d[12] (3634:3634:3634) (4150:4150:4150))
        (PORT clk (1366:1366:1366) (1352:1352:1352))
        (PORT ena (2263:2263:2263) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1352:1352:1352))
        (PORT d[0] (2263:2263:2263) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2596:2596:2596) (2986:2986:2986))
        (PORT datab (673:673:673) (791:791:791))
        (PORT datac (759:759:759) (855:855:855))
        (PORT datad (3123:3123:3123) (3573:3573:3573))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2572:2572:2572))
        (PORT clk (1395:1395:1395) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (4438:4438:4438))
        (PORT d[1] (3684:3684:3684) (4164:4164:4164))
        (PORT d[2] (2980:2980:2980) (3354:3354:3354))
        (PORT d[3] (4099:4099:4099) (4694:4694:4694))
        (PORT d[4] (2802:2802:2802) (3155:3155:3155))
        (PORT d[5] (3436:3436:3436) (3888:3888:3888))
        (PORT d[6] (3479:3479:3479) (3962:3962:3962))
        (PORT d[7] (3255:3255:3255) (3700:3700:3700))
        (PORT d[8] (2319:2319:2319) (2604:2604:2604))
        (PORT d[9] (2482:2482:2482) (2805:2805:2805))
        (PORT d[10] (3961:3961:3961) (4488:4488:4488))
        (PORT d[11] (4551:4551:4551) (5169:5169:5169))
        (PORT d[12] (3281:3281:3281) (3745:3745:3745))
        (PORT clk (1393:1393:1393) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (4361:4361:4361))
        (PORT clk (1393:1393:1393) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (PORT d[0] (4151:4151:4151) (4640:4640:4640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3902:3902:3902) (4445:4445:4445))
        (PORT d[1] (3851:3851:3851) (4353:4353:4353))
        (PORT d[2] (3195:3195:3195) (3613:3613:3613))
        (PORT d[3] (4100:4100:4100) (4695:4695:4695))
        (PORT d[4] (3414:3414:3414) (3867:3867:3867))
        (PORT d[5] (3437:3437:3437) (3889:3889:3889))
        (PORT d[6] (3480:3480:3480) (3963:3963:3963))
        (PORT d[7] (3256:3256:3256) (3701:3701:3701))
        (PORT d[8] (2320:2320:2320) (2605:2605:2605))
        (PORT d[9] (2483:2483:2483) (2806:2806:2806))
        (PORT d[10] (3962:3962:3962) (4489:4489:4489))
        (PORT d[11] (4552:4552:4552) (5170:5170:5170))
        (PORT d[12] (3282:3282:3282) (3746:3746:3746))
        (PORT clk (1352:1352:1352) (1338:1338:1338))
        (PORT ena (1923:1923:1923) (2117:2117:2117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1338:1338:1338))
        (PORT d[0] (1923:1923:1923) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2712:2712:2712))
        (PORT clk (1380:1380:1380) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3888:3888:3888))
        (PORT d[1] (2978:2978:2978) (3370:3370:3370))
        (PORT d[2] (3207:3207:3207) (3645:3645:3645))
        (PORT d[3] (3526:3526:3526) (4002:4002:4002))
        (PORT d[4] (2495:2495:2495) (2813:2813:2813))
        (PORT d[5] (3574:3574:3574) (4047:4047:4047))
        (PORT d[6] (3289:3289:3289) (3741:3741:3741))
        (PORT d[7] (3595:3595:3595) (4100:4100:4100))
        (PORT d[8] (2815:2815:2815) (3176:3176:3176))
        (PORT d[9] (3049:3049:3049) (3461:3461:3461))
        (PORT d[10] (3226:3226:3226) (3668:3668:3668))
        (PORT d[11] (3565:3565:3565) (4058:4058:4058))
        (PORT d[12] (3342:3342:3342) (3807:3807:3807))
        (PORT clk (1378:1378:1378) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2533:2533:2533))
        (PORT clk (1378:1378:1378) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1362:1362:1362))
        (PORT d[0] (2542:2542:2542) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3903:3903:3903))
        (PORT d[1] (3076:3076:3076) (3471:3471:3471))
        (PORT d[2] (3348:3348:3348) (3795:3795:3795))
        (PORT d[3] (3527:3527:3527) (4003:4003:4003))
        (PORT d[4] (2506:2506:2506) (2827:2827:2827))
        (PORT d[5] (3575:3575:3575) (4048:4048:4048))
        (PORT d[6] (3290:3290:3290) (3742:3742:3742))
        (PORT d[7] (3596:3596:3596) (4101:4101:4101))
        (PORT d[8] (2816:2816:2816) (3177:3177:3177))
        (PORT d[9] (3050:3050:3050) (3462:3462:3462))
        (PORT d[10] (3227:3227:3227) (3669:3669:3669))
        (PORT d[11] (3566:3566:3566) (4059:4059:4059))
        (PORT d[12] (3343:3343:3343) (3808:3808:3808))
        (PORT clk (1337:1337:1337) (1321:1321:1321))
        (PORT ena (1974:1974:1974) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1321:1321:1321))
        (PORT d[0] (1974:1974:1974) (2174:2174:2174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3146:3146:3146) (3606:3606:3606))
        (PORT datab (492:492:492) (573:573:573))
        (PORT datac (737:737:737) (842:842:842))
        (PORT datad (2581:2581:2581) (2962:2962:2962))
        (IOPATH dataa combout (149:149:149) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2701:2701:2701))
        (PORT clk (1393:1393:1393) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3237:3237:3237) (3663:3663:3663))
        (PORT d[1] (2982:2982:2982) (3375:3375:3375))
        (PORT d[2] (3020:3020:3020) (3422:3422:3422))
        (PORT d[3] (3858:3858:3858) (4374:4374:4374))
        (PORT d[4] (3110:3110:3110) (3523:3523:3523))
        (PORT d[5] (3438:3438:3438) (3903:3903:3903))
        (PORT d[6] (3636:3636:3636) (4142:4142:4142))
        (PORT d[7] (3781:3781:3781) (4319:4319:4319))
        (PORT d[8] (3776:3776:3776) (4279:4279:4279))
        (PORT d[9] (3823:3823:3823) (4315:4315:4315))
        (PORT d[10] (3532:3532:3532) (3998:3998:3998))
        (PORT d[11] (3917:3917:3917) (4465:4465:4465))
        (PORT d[12] (3670:3670:3670) (4168:4168:4168))
        (PORT clk (1391:1391:1391) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3644:3644:3644))
        (PORT clk (1391:1391:1391) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1375:1375:1375))
        (PORT d[0] (3501:3501:3501) (3923:3923:3923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3662:3662:3662))
        (PORT d[1] (3113:3113:3113) (3523:3523:3523))
        (PORT d[2] (3004:3004:3004) (3393:3393:3393))
        (PORT d[3] (3859:3859:3859) (4375:4375:4375))
        (PORT d[4] (3091:3091:3091) (3496:3496:3496))
        (PORT d[5] (3439:3439:3439) (3904:3904:3904))
        (PORT d[6] (3637:3637:3637) (4143:4143:4143))
        (PORT d[7] (3782:3782:3782) (4320:4320:4320))
        (PORT d[8] (3777:3777:3777) (4280:4280:4280))
        (PORT d[9] (3824:3824:3824) (4316:4316:4316))
        (PORT d[10] (3533:3533:3533) (3999:3999:3999))
        (PORT d[11] (3918:3918:3918) (4466:4466:4466))
        (PORT d[12] (3671:3671:3671) (4169:4169:4169))
        (PORT clk (1350:1350:1350) (1334:1334:1334))
        (PORT ena (2052:2052:2052) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1334:1334:1334))
        (PORT d[0] (2052:2052:2052) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2889:2889:2889))
        (PORT clk (1392:1392:1392) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3535:3535:3535))
        (PORT d[1] (2981:2981:2981) (3374:3374:3374))
        (PORT d[2] (3027:3027:3027) (3446:3446:3446))
        (PORT d[3] (3826:3826:3826) (4331:4331:4331))
        (PORT d[4] (3250:3250:3250) (3676:3676:3676))
        (PORT d[5] (3437:3437:3437) (3902:3902:3902))
        (PORT d[6] (3634:3634:3634) (4138:4138:4138))
        (PORT d[7] (3755:3755:3755) (4276:4276:4276))
        (PORT d[8] (3929:3929:3929) (4445:4445:4445))
        (PORT d[9] (2696:2696:2696) (3057:3057:3057))
        (PORT d[10] (3406:3406:3406) (3873:3873:3873))
        (PORT d[11] (3744:3744:3744) (4264:4264:4264))
        (PORT d[12] (3659:3659:3659) (4154:4154:4154))
        (PORT clk (1390:1390:1390) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2713:2713:2713))
        (PORT clk (1390:1390:1390) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1374:1374:1374))
        (PORT d[0] (2705:2705:2705) (2992:2992:2992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3522:3522:3522))
        (PORT d[1] (2972:2972:2972) (3361:3361:3361))
        (PORT d[2] (2864:2864:2864) (3263:3263:3263))
        (PORT d[3] (3827:3827:3827) (4332:4332:4332))
        (PORT d[4] (3109:3109:3109) (3517:3517:3517))
        (PORT d[5] (3438:3438:3438) (3903:3903:3903))
        (PORT d[6] (3635:3635:3635) (4139:4139:4139))
        (PORT d[7] (3756:3756:3756) (4277:4277:4277))
        (PORT d[8] (3930:3930:3930) (4446:4446:4446))
        (PORT d[9] (2697:2697:2697) (3058:3058:3058))
        (PORT d[10] (3407:3407:3407) (3874:3874:3874))
        (PORT d[11] (3745:3745:3745) (4265:4265:4265))
        (PORT d[12] (3660:3660:3660) (4155:4155:4155))
        (PORT clk (1349:1349:1349) (1333:1333:1333))
        (PORT ena (1933:1933:1933) (2123:2123:2123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1333:1333:1333))
        (PORT d[0] (1933:1933:1933) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3139:3139:3139) (3598:3598:3598))
        (PORT datab (685:685:685) (767:767:767))
        (PORT datac (660:660:660) (740:740:740))
        (PORT datad (2575:2575:2575) (2955:2955:2955))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (100:100:100) (124:124:124))
        (PORT datac (2305:2305:2305) (2643:2643:2643))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (200:200:200))
        (PORT datab (102:102:102) (126:126:126))
        (PORT datac (2308:2308:2308) (2647:2647:2647))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (661:661:661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2565:2565:2565))
        (PORT clk (1398:1398:1398) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4054:4054:4054) (4598:4598:4598))
        (PORT d[1] (2748:2748:2748) (3113:3113:3113))
        (PORT d[2] (3216:3216:3216) (3642:3642:3642))
        (PORT d[3] (4276:4276:4276) (4899:4899:4899))
        (PORT d[4] (3256:3256:3256) (3702:3702:3702))
        (PORT d[5] (2954:2954:2954) (3363:3363:3363))
        (PORT d[6] (3533:3533:3533) (4027:4027:4027))
        (PORT d[7] (3437:3437:3437) (3916:3916:3916))
        (PORT d[8] (2309:2309:2309) (2591:2591:2591))
        (PORT d[9] (3875:3875:3875) (4394:4394:4394))
        (PORT d[10] (4136:4136:4136) (4704:4704:4704))
        (PORT d[11] (4546:4546:4546) (5160:5160:5160))
        (PORT d[12] (3276:3276:3276) (3736:3736:3736))
        (PORT clk (1396:1396:1396) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2481:2481:2481))
        (PORT clk (1396:1396:1396) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1383:1383:1383))
        (PORT d[0] (2489:2489:2489) (2760:2760:2760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (4440:4440:4440))
        (PORT d[1] (2759:2759:2759) (3125:3125:3125))
        (PORT d[2] (3207:3207:3207) (3628:3628:3628))
        (PORT d[3] (4277:4277:4277) (4900:4900:4900))
        (PORT d[4] (3268:3268:3268) (3716:3716:3716))
        (PORT d[5] (2955:2955:2955) (3364:3364:3364))
        (PORT d[6] (3534:3534:3534) (4028:4028:4028))
        (PORT d[7] (3438:3438:3438) (3917:3917:3917))
        (PORT d[8] (2310:2310:2310) (2592:2592:2592))
        (PORT d[9] (3876:3876:3876) (4395:4395:4395))
        (PORT d[10] (4137:4137:4137) (4705:4705:4705))
        (PORT d[11] (4547:4547:4547) (5161:5161:5161))
        (PORT d[12] (3277:3277:3277) (3737:3737:3737))
        (PORT clk (1355:1355:1355) (1342:1342:1342))
        (PORT ena (1917:1917:1917) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1342:1342:1342))
        (PORT d[0] (1917:1917:1917) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (3252:3252:3252))
        (PORT clk (1416:1416:1416) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3061:3061:3061) (3455:3455:3455))
        (PORT d[1] (3597:3597:3597) (4073:4073:4073))
        (PORT d[2] (2637:2637:2637) (2958:2958:2958))
        (PORT d[3] (2906:2906:2906) (3291:3291:3291))
        (PORT d[4] (2877:2877:2877) (3263:3263:3263))
        (PORT d[5] (3640:3640:3640) (4140:4140:4140))
        (PORT d[6] (2478:2478:2478) (2781:2781:2781))
        (PORT d[7] (2930:2930:2930) (3308:3308:3308))
        (PORT d[8] (2888:2888:2888) (3263:3263:3263))
        (PORT d[9] (3065:3065:3065) (3484:3484:3484))
        (PORT d[10] (2643:2643:2643) (2984:2984:2984))
        (PORT d[11] (5208:5208:5208) (5908:5908:5908))
        (PORT d[12] (4167:4167:4167) (4768:4768:4768))
        (PORT clk (1414:1414:1414) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3446:3446:3446))
        (PORT clk (1414:1414:1414) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1401:1401:1401))
        (PORT d[0] (3341:3341:3341) (3725:3725:3725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3443:3443:3443))
        (PORT d[1] (3598:3598:3598) (4074:4074:4074))
        (PORT d[2] (2501:2501:2501) (2810:2810:2810))
        (PORT d[3] (2907:2907:2907) (3292:3292:3292))
        (PORT d[4] (2867:2867:2867) (3250:3250:3250))
        (PORT d[5] (3641:3641:3641) (4141:4141:4141))
        (PORT d[6] (2479:2479:2479) (2782:2782:2782))
        (PORT d[7] (2931:2931:2931) (3309:3309:3309))
        (PORT d[8] (2889:2889:2889) (3264:3264:3264))
        (PORT d[9] (3066:3066:3066) (3485:3485:3485))
        (PORT d[10] (2644:2644:2644) (2985:2985:2985))
        (PORT d[11] (5209:5209:5209) (5909:5909:5909))
        (PORT d[12] (4168:4168:4168) (4769:4769:4769))
        (PORT clk (1373:1373:1373) (1360:1360:1360))
        (PORT ena (3386:3386:3386) (3807:3807:3807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1360:1360:1360))
        (PORT d[0] (3386:3386:3386) (3807:3807:3807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2595:2595:2595) (2985:2985:2985))
        (PORT datab (346:346:346) (406:406:406))
        (PORT datac (973:973:973) (1103:1103:1103))
        (PORT datad (3122:3122:3122) (3571:3571:3571))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2493:2493:2493))
        (PORT clk (1368:1368:1368) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3719:3719:3719) (4229:4229:4229))
        (PORT d[1] (3344:3344:3344) (3788:3788:3788))
        (PORT d[2] (3010:3010:3010) (3401:3401:3401))
        (PORT d[3] (3764:3764:3764) (4298:4298:4298))
        (PORT d[4] (2620:2620:2620) (2954:2954:2954))
        (PORT d[5] (3131:3131:3131) (3558:3558:3558))
        (PORT d[6] (3151:3151:3151) (3577:3577:3577))
        (PORT d[7] (3245:3245:3245) (3690:3690:3690))
        (PORT d[8] (2316:2316:2316) (2602:2602:2602))
        (PORT d[9] (2801:2801:2801) (3162:3162:3162))
        (PORT d[10] (3804:3804:3804) (4321:4321:4321))
        (PORT d[11] (4216:4216:4216) (4793:4793:4793))
        (PORT d[12] (2964:2964:2964) (3373:3373:3373))
        (PORT clk (1366:1366:1366) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (4355:4355:4355))
        (PORT clk (1366:1366:1366) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1352:1352:1352))
        (PORT d[0] (4144:4144:4144) (4634:4634:4634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3888:3888:3888) (4413:4413:4413))
        (PORT d[1] (3505:3505:3505) (3968:3968:3968))
        (PORT d[2] (2849:2849:2849) (3216:3216:3216))
        (PORT d[3] (3765:3765:3765) (4299:4299:4299))
        (PORT d[4] (2766:2766:2766) (3117:3117:3117))
        (PORT d[5] (3132:3132:3132) (3559:3559:3559))
        (PORT d[6] (3152:3152:3152) (3578:3578:3578))
        (PORT d[7] (3246:3246:3246) (3691:3691:3691))
        (PORT d[8] (2317:2317:2317) (2603:2603:2603))
        (PORT d[9] (2802:2802:2802) (3163:3163:3163))
        (PORT d[10] (3805:3805:3805) (4322:4322:4322))
        (PORT d[11] (4217:4217:4217) (4794:4794:4794))
        (PORT d[12] (2965:2965:2965) (3374:3374:3374))
        (PORT clk (1325:1325:1325) (1311:1311:1311))
        (PORT ena (2291:2291:2291) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1311:1311:1311))
        (PORT d[0] (2291:2291:2291) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3776:3776:3776))
        (PORT clk (1423:1423:1423) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (3243:3243:3243))
        (PORT d[1] (3429:3429:3429) (3887:3887:3887))
        (PORT d[2] (2777:2777:2777) (3129:3129:3129))
        (PORT d[3] (4904:4904:4904) (5613:5613:5613))
        (PORT d[4] (3080:3080:3080) (3496:3496:3496))
        (PORT d[5] (3462:3462:3462) (3940:3940:3940))
        (PORT d[6] (4070:4070:4070) (4636:4636:4636))
        (PORT d[7] (2754:2754:2754) (3112:3112:3112))
        (PORT d[8] (3053:3053:3053) (3449:3449:3449))
        (PORT d[9] (3239:3239:3239) (3677:3677:3677))
        (PORT d[10] (4635:4635:4635) (5262:5262:5262))
        (PORT d[11] (5049:5049:5049) (5731:5731:5731))
        (PORT d[12] (3995:3995:3995) (4573:4573:4573))
        (PORT clk (1421:1421:1421) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2062:2062:2062))
        (PORT clk (1421:1421:1421) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1408:1408:1408))
        (PORT d[0] (2121:2121:2121) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (3241:3241:3241))
        (PORT d[1] (3430:3430:3430) (3888:3888:3888))
        (PORT d[2] (2530:2530:2530) (2843:2843:2843))
        (PORT d[3] (4905:4905:4905) (5614:5614:5614))
        (PORT d[4] (3087:3087:3087) (3515:3515:3515))
        (PORT d[5] (3463:3463:3463) (3941:3941:3941))
        (PORT d[6] (4071:4071:4071) (4637:4637:4637))
        (PORT d[7] (2755:2755:2755) (3113:3113:3113))
        (PORT d[8] (3054:3054:3054) (3450:3450:3450))
        (PORT d[9] (3240:3240:3240) (3678:3678:3678))
        (PORT d[10] (4636:4636:4636) (5263:5263:5263))
        (PORT d[11] (5050:5050:5050) (5732:5732:5732))
        (PORT d[12] (3996:3996:3996) (4574:4574:4574))
        (PORT clk (1380:1380:1380) (1367:1367:1367))
        (PORT ena (1697:1697:1697) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1367:1367:1367))
        (PORT d[0] (1697:1697:1697) (1848:1848:1848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1794:1794:1794) (2056:2056:2056))
        (PORT datab (874:874:874) (1017:1017:1017))
        (PORT datac (2839:2839:2839) (3246:3246:3246))
        (PORT datad (329:329:329) (382:382:382))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (127:127:127))
        (PORT datac (2306:2306:2306) (2645:2645:2645))
        (PORT datad (616:616:616) (697:697:697))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2770:2770:2770))
        (PORT clk (1420:1420:1420) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (3267:3267:3267))
        (PORT d[1] (3522:3522:3522) (4007:4007:4007))
        (PORT d[2] (2658:2658:2658) (2985:2985:2985))
        (PORT d[3] (4910:4910:4910) (5619:5619:5619))
        (PORT d[4] (3064:3064:3064) (3488:3488:3488))
        (PORT d[5] (3631:3631:3631) (4130:4130:4130))
        (PORT d[6] (4046:4046:4046) (4595:4595:4595))
        (PORT d[7] (2910:2910:2910) (3282:3282:3282))
        (PORT d[8] (3052:3052:3052) (3444:3444:3444))
        (PORT d[9] (3212:3212:3212) (3648:3648:3648))
        (PORT d[10] (4796:4796:4796) (5438:5438:5438))
        (PORT d[11] (5043:5043:5043) (5727:5727:5727))
        (PORT d[12] (3988:3988:3988) (4556:4556:4556))
        (PORT clk (1418:1418:1418) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2499:2499:2499))
        (PORT clk (1418:1418:1418) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1405:1405:1405))
        (PORT d[0] (2510:2510:2510) (2774:2774:2774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3427:3427:3427))
        (PORT d[1] (3523:3523:3523) (4008:4008:4008))
        (PORT d[2] (2507:2507:2507) (2816:2816:2816))
        (PORT d[3] (4911:4911:4911) (5620:5620:5620))
        (PORT d[4] (3076:3076:3076) (3503:3503:3503))
        (PORT d[5] (3632:3632:3632) (4131:4131:4131))
        (PORT d[6] (4047:4047:4047) (4596:4596:4596))
        (PORT d[7] (2911:2911:2911) (3283:3283:3283))
        (PORT d[8] (3053:3053:3053) (3445:3445:3445))
        (PORT d[9] (3213:3213:3213) (3649:3649:3649))
        (PORT d[10] (4797:4797:4797) (5439:5439:5439))
        (PORT d[11] (5044:5044:5044) (5728:5728:5728))
        (PORT d[12] (3989:3989:3989) (4557:4557:4557))
        (PORT clk (1377:1377:1377) (1364:1364:1364))
        (PORT ena (3372:3372:3372) (3789:3789:3789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1364:1364:1364))
        (PORT d[0] (3372:3372:3372) (3789:3789:3789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3814:3814:3814))
        (PORT clk (1409:1409:1409) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (3121:3121:3121))
        (PORT d[1] (3144:3144:3144) (3567:3567:3567))
        (PORT d[2] (2652:2652:2652) (2991:2991:2991))
        (PORT d[3] (4611:4611:4611) (5273:5273:5273))
        (PORT d[4] (2919:2919:2919) (3326:3326:3326))
        (PORT d[5] (3274:3274:3274) (3729:3729:3729))
        (PORT d[6] (3854:3854:3854) (4379:4379:4379))
        (PORT d[7] (3770:3770:3770) (4289:4289:4289))
        (PORT d[8] (3221:3221:3221) (3637:3637:3637))
        (PORT d[9] (3417:3417:3417) (3883:3883:3883))
        (PORT d[10] (4473:4473:4473) (5081:5081:5081))
        (PORT d[11] (4881:4881:4881) (5540:5540:5540))
        (PORT d[12] (3824:3824:3824) (4377:4377:4377))
        (PORT clk (1407:1407:1407) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3491:3491:3491) (3908:3908:3908))
        (PORT clk (1407:1407:1407) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1393:1393:1393))
        (PORT d[0] (3762:3762:3762) (4187:4187:4187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (3109:3109:3109))
        (PORT d[1] (3282:3282:3282) (3720:3720:3720))
        (PORT d[2] (2513:2513:2513) (2841:2841:2841))
        (PORT d[3] (4612:4612:4612) (5274:5274:5274))
        (PORT d[4] (3079:3079:3079) (3506:3506:3506))
        (PORT d[5] (3275:3275:3275) (3730:3730:3730))
        (PORT d[6] (3855:3855:3855) (4380:4380:4380))
        (PORT d[7] (3771:3771:3771) (4290:4290:4290))
        (PORT d[8] (3222:3222:3222) (3638:3638:3638))
        (PORT d[9] (3418:3418:3418) (3884:3884:3884))
        (PORT d[10] (4474:4474:4474) (5082:5082:5082))
        (PORT d[11] (4882:4882:4882) (5541:5541:5541))
        (PORT d[12] (3825:3825:3825) (4378:4378:4378))
        (PORT clk (1366:1366:1366) (1352:1352:1352))
        (PORT ena (1830:1830:1830) (1994:1994:1994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1352:1352:1352))
        (PORT d[0] (1830:1830:1830) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2594:2594:2594) (2984:2984:2984))
        (PORT datab (974:974:974) (1110:1110:1110))
        (PORT datac (669:669:669) (777:777:777))
        (PORT datad (3121:3121:3121) (3570:3570:3570))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3626:3626:3626))
        (PORT clk (1424:1424:1424) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (3090:3090:3090))
        (PORT d[1] (3348:3348:3348) (3819:3819:3819))
        (PORT d[2] (2531:2531:2531) (2859:2859:2859))
        (PORT d[3] (4749:4749:4749) (5444:5444:5444))
        (PORT d[4] (2898:2898:2898) (3301:3301:3301))
        (PORT d[5] (3453:3453:3453) (3930:3930:3930))
        (PORT d[6] (3881:3881:3881) (4411:4411:4411))
        (PORT d[7] (2735:2735:2735) (3089:3089:3089))
        (PORT d[8] (3221:3221:3221) (3637:3637:3637))
        (PORT d[9] (3240:3240:3240) (3685:3685:3685))
        (PORT d[10] (4466:4466:4466) (5059:5059:5059))
        (PORT d[11] (4884:4884:4884) (5550:5550:5550))
        (PORT d[12] (3827:3827:3827) (4376:4376:4376))
        (PORT clk (1422:1422:1422) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2247:2247:2247))
        (PORT clk (1422:1422:1422) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1409:1409:1409))
        (PORT d[0] (2309:2309:2309) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (3077:3077:3077))
        (PORT d[1] (3338:3338:3338) (3807:3807:3807))
        (PORT d[2] (2521:2521:2521) (2844:2844:2844))
        (PORT d[3] (4750:4750:4750) (5445:5445:5445))
        (PORT d[4] (2899:2899:2899) (3301:3301:3301))
        (PORT d[5] (3454:3454:3454) (3931:3931:3931))
        (PORT d[6] (3882:3882:3882) (4412:4412:4412))
        (PORT d[7] (2736:2736:2736) (3090:3090:3090))
        (PORT d[8] (3222:3222:3222) (3638:3638:3638))
        (PORT d[9] (3241:3241:3241) (3686:3686:3686))
        (PORT d[10] (4467:4467:4467) (5060:5060:5060))
        (PORT d[11] (4885:4885:4885) (5551:5551:5551))
        (PORT d[12] (3828:3828:3828) (4377:4377:4377))
        (PORT clk (1381:1381:1381) (1368:1368:1368))
        (PORT ena (1681:1681:1681) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1368:1368:1368))
        (PORT d[0] (1681:1681:1681) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2807:2807:2807))
        (PORT clk (1401:1401:1401) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2819:2819:2819))
        (PORT d[1] (2734:2734:2734) (3085:3085:3085))
        (PORT d[2] (2655:2655:2655) (2985:2985:2985))
        (PORT d[3] (4644:4644:4644) (5294:5294:5294))
        (PORT d[4] (3021:3021:3021) (3416:3416:3416))
        (PORT d[5] (3382:3382:3382) (3849:3849:3849))
        (PORT d[6] (4074:4074:4074) (4631:4631:4631))
        (PORT d[7] (3375:3375:3375) (3818:3818:3818))
        (PORT d[8] (2956:2956:2956) (3330:3330:3330))
        (PORT d[9] (3138:3138:3138) (3561:3561:3561))
        (PORT d[10] (4657:4657:4657) (5289:5289:5289))
        (PORT d[11] (4469:4469:4469) (5075:5075:5075))
        (PORT d[12] (2514:2514:2514) (2837:2837:2837))
        (PORT clk (1399:1399:1399) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1747:1747:1747))
        (PORT clk (1399:1399:1399) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1385:1385:1385))
        (PORT d[0] (1860:1860:1860) (2026:2026:2026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (3238:3238:3238))
        (PORT d[1] (2730:2730:2730) (3086:3086:3086))
        (PORT d[2] (2651:2651:2651) (2986:2986:2986))
        (PORT d[3] (4645:4645:4645) (5295:5295:5295))
        (PORT d[4] (2711:2711:2711) (3058:3058:3058))
        (PORT d[5] (3383:3383:3383) (3850:3850:3850))
        (PORT d[6] (4075:4075:4075) (4632:4632:4632))
        (PORT d[7] (3376:3376:3376) (3819:3819:3819))
        (PORT d[8] (2957:2957:2957) (3331:3331:3331))
        (PORT d[9] (3139:3139:3139) (3562:3562:3562))
        (PORT d[10] (4658:4658:4658) (5290:5290:5290))
        (PORT d[11] (4470:4470:4470) (5076:5076:5076))
        (PORT d[12] (2515:2515:2515) (2838:2838:2838))
        (PORT clk (1358:1358:1358) (1344:1344:1344))
        (PORT ena (1667:1667:1667) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1344:1344:1344))
        (PORT d[0] (1667:1667:1667) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3142:3142:3142) (3600:3600:3600))
        (PORT datab (824:824:824) (937:937:937))
        (PORT datac (1301:1301:1301) (1481:1481:1481))
        (PORT datad (2577:2577:2577) (2957:2957:2957))
        (IOPATH dataa combout (177:177:177) (172:172:172))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (128:128:128))
        (PORT datab (103:103:103) (129:129:129))
        (PORT datac (2309:2309:2309) (2648:2648:2648))
        (PORT datad (87:87:87) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (330:330:330) (701:701:701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2674:2674:2674))
        (PORT clk (1384:1384:1384) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (3238:3238:3238))
        (PORT d[1] (2741:2741:2741) (3102:3102:3102))
        (PORT d[2] (2730:2730:2730) (3079:3079:3079))
        (PORT d[3] (4281:4281:4281) (4876:4876:4876))
        (PORT d[4] (3366:3366:3366) (3808:3808:3808))
        (PORT d[5] (3022:3022:3022) (3437:3437:3437))
        (PORT d[6] (3722:3722:3722) (4229:4229:4229))
        (PORT d[7] (3019:3019:3019) (3407:3407:3407))
        (PORT d[8] (3287:3287:3287) (3702:3702:3702))
        (PORT d[9] (3474:3474:3474) (3945:3945:3945))
        (PORT d[10] (4475:4475:4475) (5088:5088:5088))
        (PORT d[11] (4114:4114:4114) (4671:4671:4671))
        (PORT d[12] (2728:2728:2728) (3088:3088:3088))
        (PORT clk (1382:1382:1382) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3823:3823:3823) (4308:4308:4308))
        (PORT clk (1382:1382:1382) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1367:1367:1367))
        (PORT d[0] (4099:4099:4099) (4584:4584:4584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (3253:3253:3253))
        (PORT d[1] (2725:2725:2725) (3071:3071:3071))
        (PORT d[2] (2878:2878:2878) (3248:3248:3248))
        (PORT d[3] (4282:4282:4282) (4877:4877:4877))
        (PORT d[4] (3217:3217:3217) (3647:3647:3647))
        (PORT d[5] (3023:3023:3023) (3438:3438:3438))
        (PORT d[6] (3723:3723:3723) (4230:4230:4230))
        (PORT d[7] (3020:3020:3020) (3408:3408:3408))
        (PORT d[8] (3288:3288:3288) (3703:3703:3703))
        (PORT d[9] (3475:3475:3475) (3946:3946:3946))
        (PORT d[10] (4476:4476:4476) (5089:5089:5089))
        (PORT d[11] (4115:4115:4115) (4672:4672:4672))
        (PORT d[12] (2729:2729:2729) (3089:3089:3089))
        (PORT clk (1341:1341:1341) (1326:1326:1326))
        (PORT ena (2301:2301:2301) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1326:1326:1326))
        (PORT d[0] (2301:2301:2301) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2463:2463:2463))
        (PORT clk (1364:1364:1364) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (3401:3401:3401))
        (PORT d[1] (2731:2731:2731) (3089:3089:3089))
        (PORT d[2] (2355:2355:2355) (2627:2627:2627))
        (PORT d[3] (4037:4037:4037) (4610:4610:4610))
        (PORT d[4] (2062:2062:2062) (2316:2316:2316))
        (PORT d[5] (3191:3191:3191) (3623:3623:3623))
        (PORT d[6] (3730:3730:3730) (4240:4240:4240))
        (PORT d[7] (3049:3049:3049) (3427:3427:3427))
        (PORT d[8] (1922:1922:1922) (2135:2135:2135))
        (PORT d[9] (2058:2058:2058) (2307:2307:2307))
        (PORT d[10] (2628:2628:2628) (2956:2956:2956))
        (PORT d[11] (3962:3962:3962) (4501:4501:4501))
        (PORT d[12] (2956:2956:2956) (3358:3358:3358))
        (PORT clk (1362:1362:1362) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1926:1926:1926))
        (PORT clk (1362:1362:1362) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1348:1348:1348))
        (PORT d[0] (2022:2022:2022) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3010:3010:3010) (3387:3387:3387))
        (PORT d[1] (2735:2735:2735) (3086:3086:3086))
        (PORT d[2] (1935:1935:1935) (2152:2152:2152))
        (PORT d[3] (4038:4038:4038) (4611:4611:4611))
        (PORT d[4] (2073:2073:2073) (2333:2333:2333))
        (PORT d[5] (3192:3192:3192) (3624:3624:3624))
        (PORT d[6] (3731:3731:3731) (4241:4241:4241))
        (PORT d[7] (3050:3050:3050) (3428:3428:3428))
        (PORT d[8] (1923:1923:1923) (2136:2136:2136))
        (PORT d[9] (2059:2059:2059) (2308:2308:2308))
        (PORT d[10] (2629:2629:2629) (2957:2957:2957))
        (PORT d[11] (3963:3963:3963) (4502:4502:4502))
        (PORT d[12] (2957:2957:2957) (3359:3359:3359))
        (PORT clk (1321:1321:1321) (1307:1307:1307))
        (PORT ena (1655:1655:1655) (1793:1793:1793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1307:1307:1307))
        (PORT d[0] (1655:1655:1655) (1793:1793:1793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2390:2390:2390) (2745:2745:2745))
        (PORT datab (2700:2700:2700) (3096:3096:3096))
        (PORT datac (344:344:344) (391:391:391))
        (PORT datad (709:709:709) (807:807:807))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (2223:2223:2223))
        (PORT clk (1400:1400:1400) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2901:2901:2901) (3270:3270:3270))
        (PORT d[1] (2887:2887:2887) (3245:3245:3245))
        (PORT d[2] (1872:1872:1872) (2075:2075:2075))
        (PORT d[3] (2419:2419:2419) (2704:2704:2704))
        (PORT d[4] (2164:2164:2164) (2402:2402:2402))
        (PORT d[5] (3342:3342:3342) (3793:3793:3793))
        (PORT d[6] (3773:3773:3773) (4293:4293:4293))
        (PORT d[7] (2461:2461:2461) (2752:2752:2752))
        (PORT d[8] (2729:2729:2729) (3050:3050:3050))
        (PORT d[9] (2146:2146:2146) (2393:2393:2393))
        (PORT d[10] (2698:2698:2698) (3044:3044:3044))
        (PORT d[11] (3316:3316:3316) (3749:3749:3749))
        (PORT d[12] (3196:3196:3196) (3622:3622:3622))
        (PORT clk (1398:1398:1398) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (4597:4597:4597))
        (PORT clk (1398:1398:1398) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1383:1383:1383))
        (PORT d[0] (4365:4365:4365) (4879:4879:4879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (3271:3271:3271))
        (PORT d[1] (2898:2898:2898) (3260:3260:3260))
        (PORT d[2] (1862:1862:1862) (2063:2063:2063))
        (PORT d[3] (2420:2420:2420) (2705:2705:2705))
        (PORT d[4] (2021:2021:2021) (2244:2244:2244))
        (PORT d[5] (3343:3343:3343) (3794:3794:3794))
        (PORT d[6] (3774:3774:3774) (4294:4294:4294))
        (PORT d[7] (2462:2462:2462) (2753:2753:2753))
        (PORT d[8] (2730:2730:2730) (3051:3051:3051))
        (PORT d[9] (2147:2147:2147) (2394:2394:2394))
        (PORT d[10] (2699:2699:2699) (3045:3045:3045))
        (PORT d[11] (3317:3317:3317) (3750:3750:3750))
        (PORT d[12] (3197:3197:3197) (3623:3623:3623))
        (PORT clk (1357:1357:1357) (1342:1342:1342))
        (PORT ena (1262:1262:1262) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1342:1342:1342))
        (PORT d[0] (1262:1262:1262) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2467:2467:2467))
        (PORT clk (1352:1352:1352) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4814:4814:4814))
        (PORT d[1] (3283:3283:3283) (3717:3717:3717))
        (PORT d[2] (3243:3243:3243) (3664:3664:3664))
        (PORT d[3] (3917:3917:3917) (4461:4461:4461))
        (PORT d[4] (2658:2658:2658) (3002:3002:3002))
        (PORT d[5] (3179:3179:3179) (3614:3614:3614))
        (PORT d[6] (3505:3505:3505) (3972:3972:3972))
        (PORT d[7] (2864:2864:2864) (3236:3236:3236))
        (PORT d[8] (2890:2890:2890) (3241:3241:3241))
        (PORT d[9] (2074:2074:2074) (2332:2332:2332))
        (PORT d[10] (3945:3945:3945) (4474:4474:4474))
        (PORT d[11] (3771:3771:3771) (4293:4293:4293))
        (PORT d[12] (2720:2720:2720) (3080:3080:3080))
        (PORT clk (1350:1350:1350) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2257:2257:2257))
        (PORT clk (1350:1350:1350) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1333:1333:1333))
        (PORT d[0] (2310:2310:2310) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4637:4637:4637))
        (PORT d[1] (3294:3294:3294) (3733:3733:3733))
        (PORT d[2] (3383:3383:3383) (3820:3820:3820))
        (PORT d[3] (3918:3918:3918) (4462:4462:4462))
        (PORT d[4] (2659:2659:2659) (3000:3000:3000))
        (PORT d[5] (3180:3180:3180) (3615:3615:3615))
        (PORT d[6] (3506:3506:3506) (3973:3973:3973))
        (PORT d[7] (2865:2865:2865) (3237:3237:3237))
        (PORT d[8] (2891:2891:2891) (3242:3242:3242))
        (PORT d[9] (2075:2075:2075) (2333:2333:2333))
        (PORT d[10] (3946:3946:3946) (4475:4475:4475))
        (PORT d[11] (3772:3772:3772) (4294:4294:4294))
        (PORT d[12] (2721:2721:2721) (3081:3081:3081))
        (PORT clk (1309:1309:1309) (1292:1292:1292))
        (PORT ena (2098:2098:2098) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1292:1292:1292))
        (PORT d[0] (2098:2098:2098) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2393:2393:2393) (2748:2748:2748))
        (PORT datab (2689:2689:2689) (3082:3082:3082))
        (PORT datac (995:995:995) (1128:1128:1128))
        (PORT datad (497:497:497) (567:567:567))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2450:2450:2450))
        (PORT clk (1362:1362:1362) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4221:4221:4221) (4792:4792:4792))
        (PORT d[1] (3299:3299:3299) (3729:3729:3729))
        (PORT d[2] (2924:2924:2924) (3310:3310:3310))
        (PORT d[3] (3928:3928:3928) (4476:4476:4476))
        (PORT d[4] (2659:2659:2659) (3003:3003:3003))
        (PORT d[5] (3179:3179:3179) (3615:3615:3615))
        (PORT d[6] (3380:3380:3380) (3842:3842:3842))
        (PORT d[7] (2860:2860:2860) (3227:3227:3227))
        (PORT d[8] (2889:2889:2889) (3240:3240:3240))
        (PORT d[9] (2352:2352:2352) (2633:2633:2633))
        (PORT d[10] (3962:3962:3962) (4497:4497:4497))
        (PORT d[11] (3768:3768:3768) (4287:4287:4287))
        (PORT d[12] (2702:2702:2702) (3052:3052:3052))
        (PORT clk (1360:1360:1360) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2238:2238:2238))
        (PORT clk (1360:1360:1360) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1345:1345:1345))
        (PORT d[0] (2315:2315:2315) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4081:4081:4081) (4636:4636:4636))
        (PORT d[1] (3460:3460:3460) (3918:3918:3918))
        (PORT d[2] (2925:2925:2925) (3311:3311:3311))
        (PORT d[3] (3929:3929:3929) (4477:4477:4477))
        (PORT d[4] (2670:2670:2670) (3017:3017:3017))
        (PORT d[5] (3180:3180:3180) (3616:3616:3616))
        (PORT d[6] (3381:3381:3381) (3843:3843:3843))
        (PORT d[7] (2861:2861:2861) (3228:3228:3228))
        (PORT d[8] (2890:2890:2890) (3241:3241:3241))
        (PORT d[9] (2353:2353:2353) (2634:2634:2634))
        (PORT d[10] (3963:3963:3963) (4498:4498:4498))
        (PORT d[11] (3769:3769:3769) (4288:4288:4288))
        (PORT d[12] (2703:2703:2703) (3053:3053:3053))
        (PORT clk (1319:1319:1319) (1304:1304:1304))
        (PORT ena (1962:1962:1962) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1304:1304:1304))
        (PORT d[0] (1962:1962:1962) (2161:2161:2161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2769:2769:2769))
        (PORT clk (1407:1407:1407) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3460:3460:3460) (3923:3923:3923))
        (PORT d[1] (2965:2965:2965) (3370:3370:3370))
        (PORT d[2] (2529:2529:2529) (2859:2859:2859))
        (PORT d[3] (4449:4449:4449) (5105:5105:5105))
        (PORT d[4] (3093:3093:3093) (3521:3521:3521))
        (PORT d[5] (3110:3110:3110) (3547:3547:3547))
        (PORT d[6] (3707:3707:3707) (4220:4220:4220))
        (PORT d[7] (3604:3604:3604) (4103:4103:4103))
        (PORT d[8] (3380:3380:3380) (3812:3812:3812))
        (PORT d[9] (3584:3584:3584) (4066:4066:4066))
        (PORT d[10] (4310:4310:4310) (4900:4900:4900))
        (PORT d[11] (4710:4710:4710) (5346:5346:5346))
        (PORT d[12] (3454:3454:3454) (3942:3942:3942))
        (PORT clk (1405:1405:1405) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2641:2641:2641))
        (PORT clk (1405:1405:1405) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1390:1390:1390))
        (PORT d[0] (2633:2633:2633) (2920:2920:2920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (4618:4618:4618))
        (PORT d[1] (2956:2956:2956) (3358:3358:3358))
        (PORT d[2] (2530:2530:2530) (2860:2860:2860))
        (PORT d[3] (4450:4450:4450) (5106:5106:5106))
        (PORT d[4] (3104:3104:3104) (3535:3535:3535))
        (PORT d[5] (3111:3111:3111) (3548:3548:3548))
        (PORT d[6] (3708:3708:3708) (4221:4221:4221))
        (PORT d[7] (3605:3605:3605) (4104:4104:4104))
        (PORT d[8] (3381:3381:3381) (3813:3813:3813))
        (PORT d[9] (3585:3585:3585) (4067:4067:4067))
        (PORT d[10] (4311:4311:4311) (4901:4901:4901))
        (PORT d[11] (4711:4711:4711) (5347:5347:5347))
        (PORT d[12] (3455:3455:3455) (3943:3943:3943))
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (PORT ena (2088:2088:2088) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (PORT d[0] (2088:2088:2088) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3105:3105:3105) (3575:3575:3575))
        (PORT datab (816:816:816) (937:937:937))
        (PORT datac (2586:2586:2586) (2970:2970:2970))
        (PORT datad (648:648:648) (735:735:735))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2532:2532:2532))
        (PORT clk (1375:1375:1375) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (4239:4239:4239))
        (PORT d[1] (3662:3662:3662) (4138:4138:4138))
        (PORT d[2] (3007:3007:3007) (3396:3396:3396))
        (PORT d[3] (3932:3932:3932) (4508:4508:4508))
        (PORT d[4] (2621:2621:2621) (2955:2955:2955))
        (PORT d[5] (3275:3275:3275) (3713:3713:3713))
        (PORT d[6] (3325:3325:3325) (3781:3781:3781))
        (PORT d[7] (3202:3202:3202) (3646:3646:3646))
        (PORT d[8] (2282:2282:2282) (2561:2561:2561))
        (PORT d[9] (2311:2311:2311) (2612:2612:2612))
        (PORT d[10] (3789:3789:3789) (4293:4293:4293))
        (PORT d[11] (4387:4387:4387) (4983:4983:4983))
        (PORT d[12] (3091:3091:3091) (3527:3527:3527))
        (PORT clk (1373:1373:1373) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3719:3719:3719) (4179:4179:4179))
        (PORT clk (1373:1373:1373) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1356:1356:1356))
        (PORT d[0] (3990:3990:3990) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3738:3738:3738) (4256:4256:4256))
        (PORT d[1] (3519:3519:3519) (3984:3984:3984))
        (PORT d[2] (2850:2850:2850) (3217:3217:3217))
        (PORT d[3] (3933:3933:3933) (4509:4509:4509))
        (PORT d[4] (2622:2622:2622) (2956:2956:2956))
        (PORT d[5] (3276:3276:3276) (3714:3714:3714))
        (PORT d[6] (3326:3326:3326) (3782:3782:3782))
        (PORT d[7] (3203:3203:3203) (3647:3647:3647))
        (PORT d[8] (2283:2283:2283) (2562:2562:2562))
        (PORT d[9] (2312:2312:2312) (2613:2613:2613))
        (PORT d[10] (3790:3790:3790) (4294:4294:4294))
        (PORT d[11] (4388:4388:4388) (4984:4984:4984))
        (PORT d[12] (3092:3092:3092) (3528:3528:3528))
        (PORT clk (1332:1332:1332) (1315:1315:1315))
        (PORT ena (1754:1754:1754) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1315:1315:1315))
        (PORT d[0] (1754:1754:1754) (1931:1931:1931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2780:2780:2780))
        (PORT clk (1341:1341:1341) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3932:3932:3932) (4467:4467:4467))
        (PORT d[1] (3101:3101:3101) (3496:3496:3496))
        (PORT d[2] (2850:2850:2850) (3227:3227:3227))
        (PORT d[3] (3916:3916:3916) (4467:4467:4467))
        (PORT d[4] (2462:2462:2462) (2773:2773:2773))
        (PORT d[5] (3182:3182:3182) (3612:3612:3612))
        (PORT d[6] (3367:3367:3367) (3824:3824:3824))
        (PORT d[7] (2712:2712:2712) (3056:3056:3056))
        (PORT d[8] (2400:2400:2400) (2691:2691:2691))
        (PORT d[9] (2091:2091:2091) (2346:2346:2346))
        (PORT d[10] (3793:3793:3793) (4304:4304:4304))
        (PORT d[11] (3592:3592:3592) (4089:4089:4089))
        (PORT d[12] (2725:2725:2725) (3083:3083:3083))
        (PORT clk (1339:1339:1339) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2693:2693:2693))
        (PORT clk (1339:1339:1339) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1323:1323:1323))
        (PORT d[0] (2671:2671:2671) (2972:2972:2972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (4321:4321:4321))
        (PORT d[1] (3271:3271:3271) (3703:3703:3703))
        (PORT d[2] (3231:3231:3231) (3657:3657:3657))
        (PORT d[3] (3917:3917:3917) (4468:4468:4468))
        (PORT d[4] (2453:2453:2453) (2757:2757:2757))
        (PORT d[5] (3183:3183:3183) (3613:3613:3613))
        (PORT d[6] (3368:3368:3368) (3825:3825:3825))
        (PORT d[7] (2713:2713:2713) (3057:3057:3057))
        (PORT d[8] (2401:2401:2401) (2692:2692:2692))
        (PORT d[9] (2092:2092:2092) (2347:2347:2347))
        (PORT d[10] (3794:3794:3794) (4305:4305:4305))
        (PORT d[11] (3593:3593:3593) (4090:4090:4090))
        (PORT d[12] (2726:2726:2726) (3084:3084:3084))
        (PORT clk (1298:1298:1298) (1282:1282:1282))
        (PORT ena (1898:1898:1898) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1282:1282:1282))
        (PORT d[0] (1898:1898:1898) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3103:3103:3103) (3570:3570:3570))
        (PORT datab (493:493:493) (574:574:574))
        (PORT datac (2593:2593:2593) (2978:2978:2978))
        (PORT datad (945:945:945) (1070:1070:1070))
        (IOPATH dataa combout (161:161:161) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (127:127:127))
        (PORT datac (2125:2125:2125) (2424:2424:2424))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (131:131:131))
        (PORT datab (100:100:100) (124:124:124))
        (PORT datac (2243:2243:2243) (2558:2558:2558))
        (PORT datad (1113:1113:1113) (1248:1248:1248))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (310:310:310) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2524:2524:2524))
        (PORT clk (1403:1403:1403) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4247:4247:4247) (4838:4838:4838))
        (PORT d[1] (2965:2965:2965) (3370:3370:3370))
        (PORT d[2] (3354:3354:3354) (3788:3788:3788))
        (PORT d[3] (4279:4279:4279) (4901:4901:4901))
        (PORT d[4] (3413:3413:3413) (3882:3882:3882))
        (PORT d[5] (3101:3101:3101) (3536:3536:3536))
        (PORT d[6] (3522:3522:3522) (4007:4007:4007))
        (PORT d[7] (3433:3433:3433) (3908:3908:3908))
        (PORT d[8] (3544:3544:3544) (3992:3992:3992))
        (PORT d[9] (3568:3568:3568) (4051:4051:4051))
        (PORT d[10] (4139:4139:4139) (4698:4698:4698))
        (PORT d[11] (4545:4545:4545) (5165:5165:5165))
        (PORT d[12] (3459:3459:3459) (3950:3950:3950))
        (PORT clk (1401:1401:1401) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2835:2835:2835))
        (PORT clk (1401:1401:1401) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1387:1387:1387))
        (PORT d[0] (2830:2830:2830) (3114:3114:3114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4081:4081:4081) (4650:4650:4650))
        (PORT d[1] (3112:3112:3112) (3536:3536:3536))
        (PORT d[2] (3214:3214:3214) (3636:3636:3636))
        (PORT d[3] (4280:4280:4280) (4902:4902:4902))
        (PORT d[4] (3263:3263:3263) (3713:3713:3713))
        (PORT d[5] (3102:3102:3102) (3537:3537:3537))
        (PORT d[6] (3523:3523:3523) (4008:4008:4008))
        (PORT d[7] (3434:3434:3434) (3909:3909:3909))
        (PORT d[8] (3545:3545:3545) (3993:3993:3993))
        (PORT d[9] (3569:3569:3569) (4052:4052:4052))
        (PORT d[10] (4140:4140:4140) (4699:4699:4699))
        (PORT d[11] (4546:4546:4546) (5166:5166:5166))
        (PORT d[12] (3460:3460:3460) (3951:3951:3951))
        (PORT clk (1360:1360:1360) (1346:1346:1346))
        (PORT ena (2080:2080:2080) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1346:1346:1346))
        (PORT d[0] (2080:2080:2080) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2305:2305:2305))
        (PORT clk (1378:1378:1378) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4383:4383:4383) (4968:4968:4968))
        (PORT d[1] (3647:3647:3647) (4131:4131:4131))
        (PORT d[2] (2906:2906:2906) (3284:3284:3284))
        (PORT d[3] (4273:4273:4273) (4872:4872:4872))
        (PORT d[4] (3386:3386:3386) (3832:3832:3832))
        (PORT d[5] (3493:3493:3493) (3952:3952:3952))
        (PORT d[6] (3572:3572:3572) (4064:4064:4064))
        (PORT d[7] (2689:2689:2689) (3029:3029:3029))
        (PORT d[8] (2714:2714:2714) (3051:3051:3051))
        (PORT d[9] (3467:3467:3467) (3926:3926:3926))
        (PORT d[10] (4126:4126:4126) (4677:4677:4677))
        (PORT d[11] (4083:4083:4083) (4634:4634:4634))
        (PORT d[12] (2732:2732:2732) (3095:3095:3095))
        (PORT clk (1376:1376:1376) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (4101:4101:4101))
        (PORT clk (1376:1376:1376) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1362:1362:1362))
        (PORT d[0] (3887:3887:3887) (4358:4358:4358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4237:4237:4237) (4812:4812:4812))
        (PORT d[1] (2706:2706:2706) (3061:3061:3061))
        (PORT d[2] (2886:2886:2886) (3257:3257:3257))
        (PORT d[3] (4274:4274:4274) (4873:4873:4873))
        (PORT d[4] (3383:3383:3383) (3829:3829:3829))
        (PORT d[5] (3494:3494:3494) (3953:3953:3953))
        (PORT d[6] (3573:3573:3573) (4065:4065:4065))
        (PORT d[7] (2690:2690:2690) (3030:3030:3030))
        (PORT d[8] (2715:2715:2715) (3052:3052:3052))
        (PORT d[9] (3468:3468:3468) (3927:3927:3927))
        (PORT d[10] (4127:4127:4127) (4678:4678:4678))
        (PORT d[11] (4084:4084:4084) (4635:4635:4635))
        (PORT d[12] (2733:2733:2733) (3096:3096:3096))
        (PORT clk (1335:1335:1335) (1321:1321:1321))
        (PORT ena (2154:2154:2154) (2378:2378:2378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1321:1321:1321))
        (PORT d[0] (2154:2154:2154) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (877:877:877))
        (PORT datab (2702:2702:2702) (3098:3098:3098))
        (PORT datac (2370:2370:2370) (2717:2717:2717))
        (PORT datad (335:335:335) (389:389:389))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2505:2505:2505))
        (PORT clk (1381:1381:1381) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (3054:3054:3054))
        (PORT d[1] (2720:2720:2720) (3075:3075:3075))
        (PORT d[2] (2879:2879:2879) (3253:3253:3253))
        (PORT d[3] (4280:4280:4280) (4879:4879:4879))
        (PORT d[4] (3392:3392:3392) (3840:3840:3840))
        (PORT d[5] (3012:3012:3012) (3425:3425:3425))
        (PORT d[6] (3568:3568:3568) (4058:4058:4058))
        (PORT d[7] (2833:2833:2833) (3193:3193:3193))
        (PORT d[8] (2550:2550:2550) (2867:2867:2867))
        (PORT d[9] (3479:3479:3479) (3951:3951:3951))
        (PORT d[10] (4311:4311:4311) (4900:4900:4900))
        (PORT d[11] (4095:4095:4095) (4647:4647:4647))
        (PORT d[12] (2739:2739:2739) (3099:3099:3099))
        (PORT clk (1379:1379:1379) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (1952:1952:1952))
        (PORT clk (1379:1379:1379) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1364:1364:1364))
        (PORT d[0] (2034:2034:2034) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (3028:3028:3028))
        (PORT d[1] (2884:2884:2884) (3262:3262:3262))
        (PORT d[2] (2853:2853:2853) (3224:3224:3224))
        (PORT d[3] (4281:4281:4281) (4880:4880:4880))
        (PORT d[4] (3361:3361:3361) (3800:3800:3800))
        (PORT d[5] (3013:3013:3013) (3426:3426:3426))
        (PORT d[6] (3569:3569:3569) (4059:4059:4059))
        (PORT d[7] (2834:2834:2834) (3194:3194:3194))
        (PORT d[8] (2551:2551:2551) (2868:2868:2868))
        (PORT d[9] (3480:3480:3480) (3952:3952:3952))
        (PORT d[10] (4312:4312:4312) (4901:4901:4901))
        (PORT d[11] (4096:4096:4096) (4648:4648:4648))
        (PORT d[12] (2740:2740:2740) (3100:3100:3100))
        (PORT clk (1338:1338:1338) (1323:1323:1323))
        (PORT ena (2302:2302:2302) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1323:1323:1323))
        (PORT d[0] (2302:2302:2302) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (2025:2025:2025))
        (PORT clk (1402:1402:1402) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3412:3412:3412))
        (PORT d[1] (3026:3026:3026) (3403:3403:3403))
        (PORT d[2] (1862:1862:1862) (2063:2063:2063))
        (PORT d[3] (2520:2520:2520) (2814:2814:2814))
        (PORT d[4] (2009:2009:2009) (2221:2221:2221))
        (PORT d[5] (3338:3338:3338) (3786:3786:3786))
        (PORT d[6] (4069:4069:4069) (4627:4627:4627))
        (PORT d[7] (2448:2448:2448) (2734:2734:2734))
        (PORT d[8] (2578:2578:2578) (2887:2887:2887))
        (PORT d[9] (2030:2030:2030) (2267:2267:2267))
        (PORT d[10] (2704:2704:2704) (3051:3051:3051))
        (PORT d[11] (3304:3304:3304) (3731:3731:3731))
        (PORT d[12] (3505:3505:3505) (3978:3978:3978))
        (PORT clk (1400:1400:1400) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4095:4095:4095) (4592:4592:4592))
        (PORT clk (1400:1400:1400) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1384:1384:1384))
        (PORT d[0] (4366:4366:4366) (4871:4871:4871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3429:3429:3429))
        (PORT d[1] (3027:3027:3027) (3407:3407:3407))
        (PORT d[2] (1873:1873:1873) (2079:2079:2079))
        (PORT d[3] (2521:2521:2521) (2815:2815:2815))
        (PORT d[4] (2018:2018:2018) (2237:2237:2237))
        (PORT d[5] (3339:3339:3339) (3787:3787:3787))
        (PORT d[6] (4070:4070:4070) (4628:4628:4628))
        (PORT d[7] (2449:2449:2449) (2735:2735:2735))
        (PORT d[8] (2579:2579:2579) (2888:2888:2888))
        (PORT d[9] (2031:2031:2031) (2268:2268:2268))
        (PORT d[10] (2705:2705:2705) (3052:3052:3052))
        (PORT d[11] (3305:3305:3305) (3732:3732:3732))
        (PORT d[12] (3506:3506:3506) (3979:3979:3979))
        (PORT clk (1359:1359:1359) (1343:1343:1343))
        (PORT ena (1258:1258:1258) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1343:1343:1343))
        (PORT d[0] (1258:1258:1258) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (599:599:599))
        (PORT datab (2701:2701:2701) (3097:3097:3097))
        (PORT datac (2370:2370:2370) (2717:2717:2717))
        (PORT datad (1149:1149:1149) (1300:1300:1300))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2445:2445:2445))
        (PORT clk (1372:1372:1372) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4418:4418:4418) (5030:5030:5030))
        (PORT d[1] (3494:3494:3494) (3958:3958:3958))
        (PORT d[2] (2079:2079:2079) (2331:2331:2331))
        (PORT d[3] (4099:4099:4099) (4669:4669:4669))
        (PORT d[4] (2842:2842:2842) (3205:3205:3205))
        (PORT d[5] (2972:2972:2972) (3369:3369:3369))
        (PORT d[6] (3554:3554:3554) (4041:4041:4041))
        (PORT d[7] (3020:3020:3020) (3399:3399:3399))
        (PORT d[8] (2719:2719:2719) (3054:3054:3054))
        (PORT d[9] (2233:2233:2233) (2499:2499:2499))
        (PORT d[10] (4118:4118:4118) (4668:4668:4668))
        (PORT d[11] (3947:3947:3947) (4491:4491:4491))
        (PORT d[12] (2739:2739:2739) (3099:3099:3099))
        (PORT clk (1370:1370:1370) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2500:2500:2500))
        (PORT clk (1370:1370:1370) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1357:1357:1357))
        (PORT d[0] (2504:2504:2504) (2771:2771:2771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4263:4263:4263) (4851:4851:4851))
        (PORT d[1] (3641:3641:3641) (4124:4124:4124))
        (PORT d[2] (3096:3096:3096) (3506:3506:3506))
        (PORT d[3] (4100:4100:4100) (4670:4670:4670))
        (PORT d[4] (2843:2843:2843) (3203:3203:3203))
        (PORT d[5] (2973:2973:2973) (3370:3370:3370))
        (PORT d[6] (3555:3555:3555) (4042:4042:4042))
        (PORT d[7] (3021:3021:3021) (3400:3400:3400))
        (PORT d[8] (2720:2720:2720) (3055:3055:3055))
        (PORT d[9] (2234:2234:2234) (2500:2500:2500))
        (PORT d[10] (4119:4119:4119) (4669:4669:4669))
        (PORT d[11] (3948:3948:3948) (4492:4492:4492))
        (PORT d[12] (2740:2740:2740) (3100:3100:3100))
        (PORT clk (1329:1329:1329) (1316:1316:1316))
        (PORT ena (2127:2127:2127) (2345:2345:2345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1316:1316:1316))
        (PORT d[0] (2127:2127:2127) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2284:2284:2284))
        (PORT clk (1367:1367:1367) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3409:3409:3409))
        (PORT d[1] (2896:2896:2896) (3271:3271:3271))
        (PORT d[2] (2351:2351:2351) (2629:2629:2629))
        (PORT d[3] (4189:4189:4189) (4780:4780:4780))
        (PORT d[4] (2079:2079:2079) (2328:2328:2328))
        (PORT d[5] (3181:3181:3181) (3611:3611:3611))
        (PORT d[6] (3887:3887:3887) (4418:4418:4418))
        (PORT d[7] (3216:3216:3216) (3626:3626:3626))
        (PORT d[8] (1939:1939:1939) (2156:2156:2156))
        (PORT d[9] (3135:3135:3135) (3532:3532:3532))
        (PORT d[10] (2618:2618:2618) (2945:2945:2945))
        (PORT d[11] (3998:3998:3998) (4549:4549:4549))
        (PORT d[12] (2954:2954:2954) (3354:3354:3354))
        (PORT clk (1365:1365:1365) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1977:1977:1977))
        (PORT clk (1365:1365:1365) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1352:1352:1352))
        (PORT d[0] (2069:2069:2069) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3419:3419:3419))
        (PORT d[1] (2887:2887:2887) (3258:3258:3258))
        (PORT d[2] (2341:2341:2341) (2617:2617:2617))
        (PORT d[3] (4190:4190:4190) (4781:4781:4781))
        (PORT d[4] (2234:2234:2234) (2508:2508:2508))
        (PORT d[5] (3182:3182:3182) (3612:3612:3612))
        (PORT d[6] (3888:3888:3888) (4419:4419:4419))
        (PORT d[7] (3217:3217:3217) (3627:3627:3627))
        (PORT d[8] (1940:1940:1940) (2157:2157:2157))
        (PORT d[9] (3136:3136:3136) (3533:3533:3533))
        (PORT d[10] (2619:2619:2619) (2946:2946:2946))
        (PORT d[11] (3999:3999:3999) (4550:4550:4550))
        (PORT d[12] (2955:2955:2955) (3355:3355:3355))
        (PORT clk (1324:1324:1324) (1311:1311:1311))
        (PORT ena (1643:1643:1643) (1776:1776:1776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1311:1311:1311))
        (PORT d[0] (1643:1643:1643) (1776:1776:1776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (404:404:404))
        (PORT datab (2699:2699:2699) (3093:3093:3093))
        (PORT datac (2371:2371:2371) (2718:2718:2718))
        (PORT datad (704:704:704) (800:800:800))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2313:2313:2313))
        (PORT clk (1383:1383:1383) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (3017:3017:3017))
        (PORT d[1] (2740:2740:2740) (3101:3101:3101))
        (PORT d[2] (2731:2731:2731) (3080:3080:3080))
        (PORT d[3] (4292:4292:4292) (4894:4894:4894))
        (PORT d[4] (3366:3366:3366) (3807:3807:3807))
        (PORT d[5] (3032:3032:3032) (3454:3454:3454))
        (PORT d[6] (3704:3704:3704) (4204:4204:4204))
        (PORT d[7] (3024:3024:3024) (3417:3417:3417))
        (PORT d[8] (2556:2556:2556) (2876:2876:2876))
        (PORT d[9] (3481:3481:3481) (3963:3963:3963))
        (PORT d[10] (4319:4319:4319) (4910:4910:4910))
        (PORT d[11] (4113:4113:4113) (4670:4670:4670))
        (PORT d[12] (2729:2729:2729) (3086:3086:3086))
        (PORT clk (1381:1381:1381) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (2002:2002:2002))
        (PORT clk (1381:1381:1381) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1366:1366:1366))
        (PORT d[0] (2074:2074:2074) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (3022:3022:3022))
        (PORT d[1] (2735:2735:2735) (3084:3084:3084))
        (PORT d[2] (2726:2726:2726) (3081:3081:3081))
        (PORT d[3] (4293:4293:4293) (4895:4895:4895))
        (PORT d[4] (3517:3517:3517) (3979:3979:3979))
        (PORT d[5] (3033:3033:3033) (3455:3455:3455))
        (PORT d[6] (3705:3705:3705) (4205:4205:4205))
        (PORT d[7] (3025:3025:3025) (3418:3418:3418))
        (PORT d[8] (2557:2557:2557) (2877:2877:2877))
        (PORT d[9] (3482:3482:3482) (3964:3964:3964))
        (PORT d[10] (4320:4320:4320) (4911:4911:4911))
        (PORT d[11] (4114:4114:4114) (4671:4671:4671))
        (PORT d[12] (2730:2730:2730) (3087:3087:3087))
        (PORT clk (1340:1340:1340) (1325:1325:1325))
        (PORT ena (2295:2295:2295) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1325:1325:1325))
        (PORT d[0] (2295:2295:2295) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2481:2481:2481))
        (PORT clk (1359:1359:1359) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4221:4221:4221) (4790:4790:4790))
        (PORT d[1] (3471:3471:3471) (3937:3937:3937))
        (PORT d[2] (2924:2924:2924) (3311:3311:3311))
        (PORT d[3] (4098:4098:4098) (4672:4672:4672))
        (PORT d[4] (2077:2077:2077) (2340:2340:2340))
        (PORT d[5] (3342:3342:3342) (3790:3790:3790))
        (PORT d[6] (3388:3388:3388) (3851:3851:3851))
        (PORT d[7] (2861:2861:2861) (3228:3228:3228))
        (PORT d[8] (2895:2895:2895) (3251:3251:3251))
        (PORT d[9] (3620:3620:3620) (4092:4092:4092))
        (PORT d[10] (3960:3960:3960) (4488:4488:4488))
        (PORT d[11] (3768:3768:3768) (4288:4288:4288))
        (PORT d[12] (2710:2710:2710) (3065:3065:3065))
        (PORT clk (1357:1357:1357) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (4268:4268:4268))
        (PORT clk (1357:1357:1357) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1340:1340:1340))
        (PORT d[0] (4085:4085:4085) (4568:4568:4568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (4634:4634:4634))
        (PORT d[1] (3482:3482:3482) (3952:3952:3952))
        (PORT d[2] (2935:2935:2935) (3327:3327:3327))
        (PORT d[3] (4099:4099:4099) (4673:4673:4673))
        (PORT d[4] (2811:2811:2811) (3166:3166:3166))
        (PORT d[5] (3343:3343:3343) (3791:3791:3791))
        (PORT d[6] (3389:3389:3389) (3852:3852:3852))
        (PORT d[7] (2862:2862:2862) (3229:3229:3229))
        (PORT d[8] (2896:2896:2896) (3252:3252:3252))
        (PORT d[9] (3621:3621:3621) (4093:4093:4093))
        (PORT d[10] (3961:3961:3961) (4489:4489:4489))
        (PORT d[11] (3769:3769:3769) (4289:4289:4289))
        (PORT d[12] (2711:2711:2711) (3066:3066:3066))
        (PORT clk (1316:1316:1316) (1299:1299:1299))
        (PORT ena (1982:1982:1982) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1299:1299:1299))
        (PORT d[0] (1982:1982:1982) (2187:2187:2187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2393:2393:2393) (2748:2748:2748))
        (PORT datab (2688:2688:2688) (3081:3081:3081))
        (PORT datac (324:324:324) (366:366:366))
        (PORT datad (490:490:490) (562:562:562))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT datab (101:101:101) (126:126:126))
        (PORT datac (2243:2243:2243) (2559:2559:2559))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (133:133:133))
        (PORT datab (103:103:103) (129:129:129))
        (PORT datac (2242:2242:2242) (2558:2558:2558))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (280:280:280) (651:651:651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (2226:2226:2226))
        (PORT clk (1315:1315:1315) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3340:3340:3340) (3767:3767:3767))
        (PORT d[1] (2656:2656:2656) (2978:2978:2978))
        (PORT d[2] (3046:3046:3046) (3444:3444:3444))
        (PORT d[3] (2081:2081:2081) (2334:2334:2334))
        (PORT d[4] (4328:4328:4328) (4926:4926:4926))
        (PORT d[5] (2248:2248:2248) (2512:2512:2512))
        (PORT d[6] (3814:3814:3814) (4356:4356:4356))
        (PORT d[7] (2123:2123:2123) (2365:2365:2365))
        (PORT d[8] (3932:3932:3932) (4475:4475:4475))
        (PORT d[9] (2960:2960:2960) (3339:3339:3339))
        (PORT d[10] (1916:1916:1916) (2127:2127:2127))
        (PORT d[11] (3679:3679:3679) (4156:4156:4156))
        (PORT d[12] (2253:2253:2253) (2537:2537:2537))
        (PORT clk (1313:1313:1313) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (3158:3158:3158))
        (PORT clk (1313:1313:1313) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1300:1300:1300))
        (PORT d[0] (3085:3085:3085) (3437:3437:3437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3614:3614:3614))
        (PORT d[1] (2258:2258:2258) (2539:2539:2539))
        (PORT d[2] (3063:3063:3063) (3459:3459:3459))
        (PORT d[3] (2082:2082:2082) (2335:2335:2335))
        (PORT d[4] (4152:4152:4152) (4728:4728:4728))
        (PORT d[5] (2249:2249:2249) (2513:2513:2513))
        (PORT d[6] (3815:3815:3815) (4357:4357:4357))
        (PORT d[7] (2124:2124:2124) (2366:2366:2366))
        (PORT d[8] (3933:3933:3933) (4476:4476:4476))
        (PORT d[9] (2961:2961:2961) (3340:3340:3340))
        (PORT d[10] (1917:1917:1917) (2128:2128:2128))
        (PORT d[11] (3680:3680:3680) (4157:4157:4157))
        (PORT d[12] (2254:2254:2254) (2538:2538:2538))
        (PORT clk (1272:1272:1272) (1259:1259:1259))
        (PORT ena (3081:3081:3081) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1259:1259:1259))
        (PORT d[0] (3081:3081:3081) (3488:3488:3488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2480:2480:2480))
        (PORT clk (1368:1368:1368) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2622:2622:2622))
        (PORT d[1] (2085:2085:2085) (2325:2325:2325))
        (PORT d[2] (2884:2884:2884) (3251:3251:3251))
        (PORT d[3] (2182:2182:2182) (2443:2443:2443))
        (PORT d[4] (4313:4313:4313) (4919:4919:4919))
        (PORT d[5] (2519:2519:2519) (2824:2824:2824))
        (PORT d[6] (2057:2057:2057) (2293:2293:2293))
        (PORT d[7] (1854:1854:1854) (2053:2053:2053))
        (PORT d[8] (3451:3451:3451) (3923:3923:3923))
        (PORT d[9] (2908:2908:2908) (3287:3287:3287))
        (PORT d[10] (2187:2187:2187) (2451:2451:2451))
        (PORT d[11] (1838:1838:1838) (2041:2041:2041))
        (PORT d[12] (1865:1865:1865) (2071:2071:2071))
        (PORT clk (1366:1366:1366) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1672:1672:1672))
        (PORT clk (1366:1366:1366) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1353:1353:1353))
        (PORT d[0] (1811:1811:1811) (1951:1951:1951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2438:2438:2438))
        (PORT d[1] (2086:2086:2086) (2328:2328:2328))
        (PORT d[2] (2879:2879:2879) (3232:3232:3232))
        (PORT d[3] (2183:2183:2183) (2444:2444:2444))
        (PORT d[4] (4287:4287:4287) (4889:4889:4889))
        (PORT d[5] (2520:2520:2520) (2825:2825:2825))
        (PORT d[6] (2058:2058:2058) (2294:2294:2294))
        (PORT d[7] (1855:1855:1855) (2054:2054:2054))
        (PORT d[8] (3452:3452:3452) (3924:3924:3924))
        (PORT d[9] (2909:2909:2909) (3288:3288:3288))
        (PORT d[10] (2188:2188:2188) (2452:2452:2452))
        (PORT d[11] (1839:1839:1839) (2042:2042:2042))
        (PORT d[12] (1866:1866:1866) (2072:2072:2072))
        (PORT clk (1325:1325:1325) (1312:1312:1312))
        (PORT ena (3059:3059:3059) (3449:3449:3449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1312:1312:1312))
        (PORT d[0] (3059:3059:3059) (3449:3449:3449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (709:709:709))
        (PORT datab (2123:2123:2123) (2416:2416:2416))
        (PORT datac (754:754:754) (897:897:897))
        (PORT datad (496:496:496) (574:574:574))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2644:2644:2644))
        (PORT clk (1372:1372:1372) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (2083:2083:2083))
        (PORT d[1] (2356:2356:2356) (2618:2618:2618))
        (PORT d[2] (2890:2890:2890) (3252:3252:3252))
        (PORT d[3] (2326:2326:2326) (2602:2602:2602))
        (PORT d[4] (4150:4150:4150) (4724:4724:4724))
        (PORT d[5] (2518:2518:2518) (2821:2821:2821))
        (PORT d[6] (2069:2069:2069) (2311:2311:2311))
        (PORT d[7] (1849:1849:1849) (2047:2047:2047))
        (PORT d[8] (3703:3703:3703) (4204:4204:4204))
        (PORT d[9] (2889:2889:2889) (3264:3264:3264))
        (PORT d[10] (2015:2015:2015) (2234:2234:2234))
        (PORT d[11] (1798:1798:1798) (1995:1995:1995))
        (PORT d[12] (1853:1853:1853) (2053:2053:2053))
        (PORT clk (1370:1370:1370) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (4257:4257:4257))
        (PORT clk (1370:1370:1370) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1358:1358:1358))
        (PORT d[0] (4066:4066:4066) (4536:4536:4536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2439:2439:2439))
        (PORT d[1] (2367:2367:2367) (2633:2633:2633))
        (PORT d[2] (2895:2895:2895) (3251:3251:3251))
        (PORT d[3] (2327:2327:2327) (2603:2603:2603))
        (PORT d[4] (4280:4280:4280) (4867:4867:4867))
        (PORT d[5] (2519:2519:2519) (2822:2822:2822))
        (PORT d[6] (2070:2070:2070) (2312:2312:2312))
        (PORT d[7] (1850:1850:1850) (2048:2048:2048))
        (PORT d[8] (3704:3704:3704) (4205:4205:4205))
        (PORT d[9] (2890:2890:2890) (3265:3265:3265))
        (PORT d[10] (2016:2016:2016) (2235:2235:2235))
        (PORT d[11] (1799:1799:1799) (1996:1996:1996))
        (PORT d[12] (1854:1854:1854) (2054:2054:2054))
        (PORT clk (1329:1329:1329) (1317:1317:1317))
        (PORT ena (3055:3055:3055) (3445:3445:3445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1317:1317:1317))
        (PORT d[0] (3055:3055:3055) (3445:3445:3445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2799:2799:2799))
        (PORT clk (1339:1339:1339) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2658:2658:2658))
        (PORT d[1] (2264:2264:2264) (2525:2525:2525))
        (PORT d[2] (2894:2894:2894) (3259:3259:3259))
        (PORT d[3] (2302:2302:2302) (2562:2562:2562))
        (PORT d[4] (4487:4487:4487) (5116:5116:5116))
        (PORT d[5] (1874:1874:1874) (2083:2083:2083))
        (PORT d[6] (2054:2054:2054) (2291:2291:2291))
        (PORT d[7] (2047:2047:2047) (2276:2276:2276))
        (PORT d[8] (3726:3726:3726) (4239:4239:4239))
        (PORT d[9] (3082:3082:3082) (3486:3486:3486))
        (PORT d[10] (2344:2344:2344) (2621:2621:2621))
        (PORT d[11] (3808:3808:3808) (4325:4325:4325))
        (PORT d[12] (3140:3140:3140) (3544:3544:3544))
        (PORT clk (1337:1337:1337) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1749:1749:1749))
        (PORT clk (1337:1337:1337) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1325:1325:1325))
        (PORT d[0] (1870:1870:1870) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2425:2425:2425))
        (PORT d[1] (2251:2251:2251) (2514:2514:2514))
        (PORT d[2] (2904:2904:2904) (3273:3273:3273))
        (PORT d[3] (2303:2303:2303) (2563:2563:2563))
        (PORT d[4] (4440:4440:4440) (5056:5056:5056))
        (PORT d[5] (1875:1875:1875) (2084:2084:2084))
        (PORT d[6] (2055:2055:2055) (2292:2292:2292))
        (PORT d[7] (2048:2048:2048) (2277:2277:2277))
        (PORT d[8] (3727:3727:3727) (4240:4240:4240))
        (PORT d[9] (3083:3083:3083) (3487:3487:3487))
        (PORT d[10] (2345:2345:2345) (2622:2622:2622))
        (PORT d[11] (3809:3809:3809) (4326:4326:4326))
        (PORT d[12] (3141:3141:3141) (3545:3545:3545))
        (PORT clk (1296:1296:1296) (1284:1284:1284))
        (PORT ena (3253:3253:3253) (3675:3675:3675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1284:1284:1284))
        (PORT d[0] (3253:3253:3253) (3675:3675:3675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (751:751:751))
        (PORT datab (2119:2119:2119) (2412:2412:2412))
        (PORT datac (749:749:749) (892:892:892))
        (PORT datad (333:333:333) (386:386:386))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2636:2636:2636))
        (PORT clk (1360:1360:1360) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2256:2256:2256))
        (PORT d[1] (2225:2225:2225) (2485:2485:2485))
        (PORT d[2] (2886:2886:2886) (3252:3252:3252))
        (PORT d[3] (2486:2486:2486) (2776:2776:2776))
        (PORT d[4] (4321:4321:4321) (4927:4927:4927))
        (PORT d[5] (2225:2225:2225) (2492:2492:2492))
        (PORT d[6] (2060:2060:2060) (2302:2302:2302))
        (PORT d[7] (2072:2072:2072) (2312:2312:2312))
        (PORT d[8] (3694:3694:3694) (4196:4196:4196))
        (PORT d[9] (2911:2911:2911) (3285:3285:3285))
        (PORT d[10] (2338:2338:2338) (2618:2618:2618))
        (PORT d[11] (2001:2001:2001) (2228:2228:2228))
        (PORT d[12] (3315:3315:3315) (3743:3743:3743))
        (PORT clk (1358:1358:1358) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1657:1657:1657))
        (PORT clk (1358:1358:1358) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1345:1345:1345))
        (PORT d[0] (1784:1784:1784) (1936:1936:1936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2446:2446:2446))
        (PORT d[1] (2240:2240:2240) (2497:2497:2497))
        (PORT d[2] (2863:2863:2863) (3214:3214:3214))
        (PORT d[3] (2487:2487:2487) (2777:2777:2777))
        (PORT d[4] (4332:4332:4332) (4941:4941:4941))
        (PORT d[5] (2226:2226:2226) (2493:2493:2493))
        (PORT d[6] (2061:2061:2061) (2303:2303:2303))
        (PORT d[7] (2073:2073:2073) (2313:2313:2313))
        (PORT d[8] (3695:3695:3695) (4197:4197:4197))
        (PORT d[9] (2912:2912:2912) (3286:3286:3286))
        (PORT d[10] (2339:2339:2339) (2619:2619:2619))
        (PORT d[11] (2002:2002:2002) (2229:2229:2229))
        (PORT d[12] (3316:3316:3316) (3744:3744:3744))
        (PORT clk (1317:1317:1317) (1304:1304:1304))
        (PORT ena (3094:3094:3094) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1304:1304:1304))
        (PORT d[0] (3094:3094:3094) (3493:3493:3493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (2264:2264:2264))
        (PORT clk (1336:1336:1336) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3599:3599:3599))
        (PORT d[1] (2484:2484:2484) (2790:2790:2790))
        (PORT d[2] (2871:2871:2871) (3242:3242:3242))
        (PORT d[3] (2071:2071:2071) (2322:2322:2322))
        (PORT d[4] (4012:4012:4012) (4575:4575:4575))
        (PORT d[5] (2240:2240:2240) (2505:2505:2505))
        (PORT d[6] (3634:3634:3634) (4143:4143:4143))
        (PORT d[7] (2132:2132:2132) (2379:2379:2379))
        (PORT d[8] (3760:3760:3760) (4276:4276:4276))
        (PORT d[9] (2787:2787:2787) (3135:3135:3135))
        (PORT d[10] (2088:2088:2088) (2317:2317:2317))
        (PORT d[11] (2059:2059:2059) (2301:2301:2301))
        (PORT d[12] (2389:2389:2389) (2687:2687:2687))
        (PORT clk (1334:1334:1334) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3604:3604:3604))
        (PORT clk (1334:1334:1334) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1321:1321:1321))
        (PORT d[0] (3490:3490:3490) (3883:3883:3883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3803:3803:3803))
        (PORT d[1] (2620:2620:2620) (2928:2928:2928))
        (PORT d[2] (2851:2851:2851) (3216:3216:3216))
        (PORT d[3] (2072:2072:2072) (2323:2323:2323))
        (PORT d[4] (4156:4156:4156) (4737:4737:4737))
        (PORT d[5] (2241:2241:2241) (2506:2506:2506))
        (PORT d[6] (3635:3635:3635) (4144:4144:4144))
        (PORT d[7] (2133:2133:2133) (2380:2380:2380))
        (PORT d[8] (3761:3761:3761) (4277:4277:4277))
        (PORT d[9] (2788:2788:2788) (3136:3136:3136))
        (PORT d[10] (2089:2089:2089) (2318:2318:2318))
        (PORT d[11] (2060:2060:2060) (2302:2302:2302))
        (PORT d[12] (2390:2390:2390) (2688:2688:2688))
        (PORT clk (1293:1293:1293) (1280:1280:1280))
        (PORT ena (2911:2911:2911) (3287:3287:3287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1280:1280:1280))
        (PORT d[0] (2911:2911:2911) (3287:3287:3287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (585:585:585))
        (PORT datab (2120:2120:2120) (2412:2412:2412))
        (PORT datac (750:750:750) (893:893:893))
        (PORT datad (827:827:827) (927:927:927))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2458:2458:2458))
        (PORT clk (1378:1378:1378) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (2082:2082:2082))
        (PORT d[1] (2336:2336:2336) (2592:2592:2592))
        (PORT d[2] (2919:2919:2919) (3294:3294:3294))
        (PORT d[3] (2489:2489:2489) (2786:2786:2786))
        (PORT d[4] (4149:4149:4149) (4723:4723:4723))
        (PORT d[5] (2365:2365:2365) (2646:2646:2646))
        (PORT d[6] (2199:2199:2199) (2446:2446:2446))
        (PORT d[7] (1849:1849:1849) (2049:2049:2049))
        (PORT d[8] (3726:3726:3726) (4235:4235:4235))
        (PORT d[9] (2895:2895:2895) (3262:3262:3262))
        (PORT d[10] (2013:2013:2013) (2236:2236:2236))
        (PORT d[11] (1838:1838:1838) (2040:2040:2040))
        (PORT d[12] (1858:1858:1858) (2063:2063:2063))
        (PORT clk (1376:1376:1376) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (3360:3360:3360))
        (PORT clk (1376:1376:1376) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1362:1362:1362))
        (PORT d[0] (3287:3287:3287) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (2085:2085:2085))
        (PORT d[1] (2337:2337:2337) (2593:2593:2593))
        (PORT d[2] (2915:2915:2915) (3277:3277:3277))
        (PORT d[3] (2490:2490:2490) (2787:2787:2787))
        (PORT d[4] (4144:4144:4144) (4723:4723:4723))
        (PORT d[5] (2366:2366:2366) (2647:2647:2647))
        (PORT d[6] (2200:2200:2200) (2447:2447:2447))
        (PORT d[7] (1850:1850:1850) (2050:2050:2050))
        (PORT d[8] (3727:3727:3727) (4236:4236:4236))
        (PORT d[9] (2896:2896:2896) (3263:3263:3263))
        (PORT d[10] (2014:2014:2014) (2237:2237:2237))
        (PORT d[11] (1839:1839:1839) (2041:2041:2041))
        (PORT d[12] (1859:1859:1859) (2064:2064:2064))
        (PORT clk (1335:1335:1335) (1321:1321:1321))
        (PORT ena (3069:3069:3069) (3457:3457:3457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1321:1321:1321))
        (PORT d[0] (3069:3069:3069) (3457:3457:3457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2278:2278:2278))
        (PORT clk (1383:1383:1383) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (2061:2061:2061))
        (PORT d[1] (2089:2089:2089) (2327:2327:2327))
        (PORT d[2] (3202:3202:3202) (3599:3599:3599))
        (PORT d[3] (2330:2330:2330) (2607:2607:2607))
        (PORT d[4] (4144:4144:4144) (4723:4723:4723))
        (PORT d[5] (2054:2054:2054) (2294:2294:2294))
        (PORT d[6] (2034:2034:2034) (2263:2263:2263))
        (PORT d[7] (1842:1842:1842) (2044:2044:2044))
        (PORT d[8] (3722:3722:3722) (4226:4226:4226))
        (PORT d[9] (2908:2908:2908) (3276:3276:3276))
        (PORT d[10] (2032:2032:2032) (2262:2262:2262))
        (PORT d[11] (1851:1851:1851) (2053:2053:2053))
        (PORT d[12] (1835:1835:1835) (2034:2034:2034))
        (PORT clk (1381:1381:1381) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1864:1864:1864))
        (PORT clk (1381:1381:1381) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1369:1369:1369))
        (PORT d[0] (1975:1975:1975) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2233:2233:2233))
        (PORT d[1] (2090:2090:2090) (2326:2326:2326))
        (PORT d[2] (2905:2905:2905) (3263:3263:3263))
        (PORT d[3] (2331:2331:2331) (2608:2608:2608))
        (PORT d[4] (4123:4123:4123) (4697:4697:4697))
        (PORT d[5] (2055:2055:2055) (2295:2295:2295))
        (PORT d[6] (2035:2035:2035) (2264:2264:2264))
        (PORT d[7] (1843:1843:1843) (2045:2045:2045))
        (PORT d[8] (3723:3723:3723) (4227:4227:4227))
        (PORT d[9] (2909:2909:2909) (3277:3277:3277))
        (PORT d[10] (2033:2033:2033) (2263:2263:2263))
        (PORT d[11] (1852:1852:1852) (2054:2054:2054))
        (PORT d[12] (1836:1836:1836) (2035:2035:2035))
        (PORT clk (1340:1340:1340) (1328:1328:1328))
        (PORT ena (3082:3082:3082) (3471:3471:3471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1328:1328:1328))
        (PORT d[0] (3082:3082:3082) (3471:3471:3471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (762:762:762))
        (PORT datab (2123:2123:2123) (2416:2416:2416))
        (PORT datac (754:754:754) (898:898:898))
        (PORT datad (651:651:651) (744:744:744))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (128:128:128))
        (PORT datac (1060:1060:1060) (1214:1214:1214))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (128:128:128))
        (PORT datab (101:101:101) (125:125:125))
        (PORT datac (1059:1059:1059) (1213:1213:1213))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (290:290:290) (661:661:661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2688:2688:2688))
        (PORT clk (1312:1312:1312) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2903:2903:2903))
        (PORT d[1] (2141:2141:2141) (2400:2400:2400))
        (PORT d[2] (3293:3293:3293) (3712:3712:3712))
        (PORT d[3] (2233:2233:2233) (2509:2509:2509))
        (PORT d[4] (3375:3375:3375) (3816:3816:3816))
        (PORT d[5] (2108:2108:2108) (2368:2368:2368))
        (PORT d[6] (2889:2889:2889) (3257:3257:3257))
        (PORT d[7] (2270:2270:2270) (2545:2545:2545))
        (PORT d[8] (3184:3184:3184) (3596:3596:3596))
        (PORT d[9] (2935:2935:2935) (3314:3314:3314))
        (PORT d[10] (2838:2838:2838) (3207:3207:3207))
        (PORT d[11] (3063:3063:3063) (3461:3461:3461))
        (PORT d[12] (2264:2264:2264) (2544:2544:2544))
        (PORT clk (1310:1310:1310) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2931:2931:2931))
        (PORT clk (1310:1310:1310) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1297:1297:1297))
        (PORT d[0] (2888:2888:2888) (3210:3210:3210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2424:2424:2424) (2723:2723:2723))
        (PORT d[1] (3000:3000:3000) (3387:3387:3387))
        (PORT d[2] (3301:3301:3301) (3714:3714:3714))
        (PORT d[3] (2234:2234:2234) (2510:2510:2510))
        (PORT d[4] (3382:3382:3382) (3835:3835:3835))
        (PORT d[5] (2109:2109:2109) (2369:2369:2369))
        (PORT d[6] (2890:2890:2890) (3258:3258:3258))
        (PORT d[7] (2271:2271:2271) (2546:2546:2546))
        (PORT d[8] (3185:3185:3185) (3597:3597:3597))
        (PORT d[9] (2936:2936:2936) (3315:3315:3315))
        (PORT d[10] (2839:2839:2839) (3208:3208:3208))
        (PORT d[11] (3064:3064:3064) (3462:3462:3462))
        (PORT d[12] (2265:2265:2265) (2545:2545:2545))
        (PORT clk (1269:1269:1269) (1256:1256:1256))
        (PORT ena (2871:2871:2871) (3230:3230:3230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1256:1256:1256))
        (PORT d[0] (2871:2871:2871) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (2209:2209:2209))
        (PORT clk (1332:1332:1332) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2643:2643:2643))
        (PORT d[1] (2419:2419:2419) (2701:2701:2701))
        (PORT d[2] (3005:3005:3005) (3380:3380:3380))
        (PORT d[3] (2165:2165:2165) (2415:2415:2415))
        (PORT d[4] (4495:4495:4495) (5126:5126:5126))
        (PORT d[5] (1873:1873:1873) (2083:2083:2083))
        (PORT d[6] (2057:2057:2057) (2292:2292:2292))
        (PORT d[7] (2058:2058:2058) (2292:2292:2292))
        (PORT d[8] (3884:3884:3884) (4411:4411:4411))
        (PORT d[9] (3228:3228:3228) (3647:3647:3647))
        (PORT d[10] (1842:1842:1842) (2047:2047:2047))
        (PORT d[11] (3620:3620:3620) (4089:4089:4089))
        (PORT d[12] (3138:3138:3138) (3545:3545:3545))
        (PORT clk (1330:1330:1330) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1470:1470:1470))
        (PORT clk (1330:1330:1330) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1317:1317:1317))
        (PORT d[0] (1629:1629:1629) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2425:2425:2425))
        (PORT d[1] (2434:2434:2434) (2713:2713:2713))
        (PORT d[2] (2905:2905:2905) (3274:3274:3274))
        (PORT d[3] (2166:2166:2166) (2416:2416:2416))
        (PORT d[4] (4507:4507:4507) (5140:5140:5140))
        (PORT d[5] (1874:1874:1874) (2084:2084:2084))
        (PORT d[6] (2058:2058:2058) (2293:2293:2293))
        (PORT d[7] (2059:2059:2059) (2293:2293:2293))
        (PORT d[8] (3885:3885:3885) (4412:4412:4412))
        (PORT d[9] (3229:3229:3229) (3648:3648:3648))
        (PORT d[10] (1843:1843:1843) (2048:2048:2048))
        (PORT d[11] (3621:3621:3621) (4090:4090:4090))
        (PORT d[12] (3139:3139:3139) (3546:3546:3546))
        (PORT clk (1289:1289:1289) (1276:1276:1276))
        (PORT ena (3285:3285:3285) (3702:3702:3702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1276:1276:1276))
        (PORT d[0] (3285:3285:3285) (3702:3702:3702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1311:1311:1311))
        (PORT datab (2124:2124:2124) (2417:2417:2417))
        (PORT datac (755:755:755) (899:899:899))
        (PORT datad (473:473:473) (542:542:542))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (2137:2137:2137))
        (PORT clk (1323:1323:1323) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3780:3780:3780))
        (PORT d[1] (2798:2798:2798) (3135:3135:3135))
        (PORT d[2] (3193:3193:3193) (3609:3609:3609))
        (PORT d[3] (2070:2070:2070) (2322:2322:2322))
        (PORT d[4] (4329:4329:4329) (4923:4923:4923))
        (PORT d[5] (2248:2248:2248) (2511:2511:2511))
        (PORT d[6] (3893:3893:3893) (4434:4434:4434))
        (PORT d[7] (2125:2125:2125) (2371:2371:2371))
        (PORT d[8] (3756:3756:3756) (4268:4268:4268))
        (PORT d[9] (3051:3051:3051) (3422:3422:3422))
        (PORT d[10] (1935:1935:1935) (2149:2149:2149))
        (PORT d[11] (2067:2067:2067) (2309:2309:2309))
        (PORT d[12] (2380:2380:2380) (2682:2682:2682))
        (PORT clk (1321:1321:1321) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3894:3894:3894))
        (PORT clk (1321:1321:1321) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1308:1308:1308))
        (PORT d[0] (3728:3728:3728) (4174:4174:4174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3782:3782:3782))
        (PORT d[1] (2646:2646:2646) (2965:2965:2965))
        (PORT d[2] (3037:3037:3037) (3433:3433:3433))
        (PORT d[3] (2071:2071:2071) (2323:2323:2323))
        (PORT d[4] (4174:4174:4174) (4759:4759:4759))
        (PORT d[5] (2249:2249:2249) (2512:2512:2512))
        (PORT d[6] (3894:3894:3894) (4435:4435:4435))
        (PORT d[7] (2126:2126:2126) (2372:2372:2372))
        (PORT d[8] (3757:3757:3757) (4269:4269:4269))
        (PORT d[9] (3052:3052:3052) (3423:3423:3423))
        (PORT d[10] (1936:1936:1936) (2150:2150:2150))
        (PORT d[11] (2068:2068:2068) (2310:2310:2310))
        (PORT d[12] (2381:2381:2381) (2683:2683:2683))
        (PORT clk (1280:1280:1280) (1267:1267:1267))
        (PORT ena (2919:2919:2919) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1267:1267:1267))
        (PORT d[0] (2919:2919:2919) (3297:3297:3297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (2127:2127:2127))
        (PORT clk (1307:1307:1307) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (3434:3434:3434))
        (PORT d[1] (2257:2257:2257) (2535:2535:2535))
        (PORT d[2] (3047:3047:3047) (3446:3446:3446))
        (PORT d[3] (2088:2088:2088) (2340:2340:2340))
        (PORT d[4] (2601:2601:2601) (2922:2922:2922))
        (PORT d[5] (2071:2071:2071) (2322:2322:2322))
        (PORT d[6] (3802:3802:3802) (4339:4339:4339))
        (PORT d[7] (2134:2134:2134) (2380:2380:2380))
        (PORT d[8] (3940:3940:3940) (4485:4485:4485))
        (PORT d[9] (2972:2972:2972) (3357:3357:3357))
        (PORT d[10] (1914:1914:1914) (2126:2126:2126))
        (PORT d[11] (3685:3685:3685) (4167:4167:4167))
        (PORT d[12] (2949:2949:2949) (3328:3328:3328))
        (PORT clk (1305:1305:1305) (1290:1290:1290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2500:2500:2500))
        (PORT clk (1305:1305:1305) (1290:1290:1290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1292:1292:1292))
        (PORT d[0] (2558:2558:2558) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3435:3435:3435))
        (PORT d[1] (2422:2422:2422) (2728:2728:2728))
        (PORT d[2] (3060:3060:3060) (3460:3460:3460))
        (PORT d[3] (2089:2089:2089) (2341:2341:2341))
        (PORT d[4] (4346:4346:4346) (4948:4948:4948))
        (PORT d[5] (2072:2072:2072) (2323:2323:2323))
        (PORT d[6] (3803:3803:3803) (4340:4340:4340))
        (PORT d[7] (2135:2135:2135) (2381:2381:2381))
        (PORT d[8] (3941:3941:3941) (4486:4486:4486))
        (PORT d[9] (2973:2973:2973) (3358:3358:3358))
        (PORT d[10] (1915:1915:1915) (2127:2127:2127))
        (PORT d[11] (3686:3686:3686) (4168:4168:4168))
        (PORT d[12] (2950:2950:2950) (3329:3329:3329))
        (PORT clk (1264:1264:1264) (1251:1251:1251))
        (PORT ena (3078:3078:3078) (3474:3474:3474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1251:1251:1251))
        (PORT d[0] (3078:3078:3078) (3474:3474:3474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (836:836:836))
        (PORT datab (2124:2124:2124) (2417:2417:2417))
        (PORT datac (755:755:755) (899:899:899))
        (PORT datad (749:749:749) (836:836:836))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2502:2502:2502))
        (PORT clk (1329:1329:1329) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2512:2512:2512))
        (PORT d[1] (2336:2336:2336) (2628:2628:2628))
        (PORT d[2] (3464:3464:3464) (3913:3913:3913))
        (PORT d[3] (3419:3419:3419) (3879:3879:3879))
        (PORT d[4] (3549:3549:3549) (4007:4007:4007))
        (PORT d[5] (2090:2090:2090) (2351:2351:2351))
        (PORT d[6] (3222:3222:3222) (3639:3639:3639))
        (PORT d[7] (2433:2433:2433) (2732:2732:2732))
        (PORT d[8] (3344:3344:3344) (3768:3768:3768))
        (PORT d[9] (3103:3103:3103) (3501:3501:3501))
        (PORT d[10] (2613:2613:2613) (2941:2941:2941))
        (PORT d[11] (2893:2893:2893) (3273:3273:3273))
        (PORT d[12] (2277:2277:2277) (2559:2559:2559))
        (PORT clk (1327:1327:1327) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (4432:4432:4432))
        (PORT clk (1327:1327:1327) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1315:1315:1315))
        (PORT d[0] (4201:4201:4201) (4711:4711:4711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2748:2748:2748))
        (PORT d[1] (2337:2337:2337) (2632:2632:2632))
        (PORT d[2] (3457:3457:3457) (3889:3889:3889))
        (PORT d[3] (3420:3420:3420) (3880:3880:3880))
        (PORT d[4] (3557:3557:3557) (4026:4026:4026))
        (PORT d[5] (2091:2091:2091) (2352:2352:2352))
        (PORT d[6] (3223:3223:3223) (3640:3640:3640))
        (PORT d[7] (2434:2434:2434) (2733:2733:2733))
        (PORT d[8] (3345:3345:3345) (3769:3769:3769))
        (PORT d[9] (3104:3104:3104) (3502:3502:3502))
        (PORT d[10] (2614:2614:2614) (2942:2942:2942))
        (PORT d[11] (2894:2894:2894) (3274:3274:3274))
        (PORT d[12] (2278:2278:2278) (2560:2560:2560))
        (PORT clk (1286:1286:1286) (1274:1274:1274))
        (PORT ena (3188:3188:3188) (3584:3584:3584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1274:1274:1274))
        (PORT d[0] (3188:3188:3188) (3584:3584:3584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (2024:2024:2024))
        (PORT clk (1347:1347:1347) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2267:2267:2267))
        (PORT d[1] (2259:2259:2259) (2525:2525:2525))
        (PORT d[2] (2895:2895:2895) (3261:3261:3261))
        (PORT d[3] (2302:2302:2302) (2559:2559:2559))
        (PORT d[4] (4322:4322:4322) (4920:4920:4920))
        (PORT d[5] (2389:2389:2389) (2677:2677:2677))
        (PORT d[6] (2054:2054:2054) (2301:2301:2301))
        (PORT d[7] (2054:2054:2054) (2290:2290:2290))
        (PORT d[8] (3715:3715:3715) (4220:4220:4220))
        (PORT d[9] (2919:2919:2919) (3296:3296:3296))
        (PORT d[10] (2355:2355:2355) (2636:2636:2636))
        (PORT d[11] (1869:1869:1869) (2077:2077:2077))
        (PORT d[12] (3245:3245:3245) (3658:3658:3658))
        (PORT clk (1345:1345:1345) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1622:1622:1622))
        (PORT clk (1345:1345:1345) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1332:1332:1332))
        (PORT d[0] (1749:1749:1749) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2275:2275:2275))
        (PORT d[1] (2260:2260:2260) (2526:2526:2526))
        (PORT d[2] (3036:3036:3036) (3417:3417:3417))
        (PORT d[3] (2303:2303:2303) (2560:2560:2560))
        (PORT d[4] (4480:4480:4480) (5112:5112:5112))
        (PORT d[5] (2390:2390:2390) (2678:2678:2678))
        (PORT d[6] (2055:2055:2055) (2302:2302:2302))
        (PORT d[7] (2055:2055:2055) (2291:2291:2291))
        (PORT d[8] (3716:3716:3716) (4221:4221:4221))
        (PORT d[9] (2920:2920:2920) (3297:3297:3297))
        (PORT d[10] (2356:2356:2356) (2637:2637:2637))
        (PORT d[11] (1870:1870:1870) (2078:2078:2078))
        (PORT d[12] (3246:3246:3246) (3659:3659:3659))
        (PORT clk (1304:1304:1304) (1291:1291:1291))
        (PORT ena (3109:3109:3109) (3499:3499:3499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1291:1291:1291))
        (PORT d[0] (3109:3109:3109) (3499:3499:3499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1285:1285:1285))
        (PORT datab (2119:2119:2119) (2411:2411:2411))
        (PORT datac (749:749:749) (892:892:892))
        (PORT datad (477:477:477) (550:550:550))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (2145:2145:2145))
        (PORT clk (1344:1344:1344) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3835:3835:3835))
        (PORT d[1] (2615:2615:2615) (2931:2931:2931))
        (PORT d[2] (3215:3215:3215) (3621:3621:3621))
        (PORT d[3] (2093:2093:2093) (2349:2349:2349))
        (PORT d[4] (2621:2621:2621) (2942:2942:2942))
        (PORT d[5] (2194:2194:2194) (2456:2456:2456))
        (PORT d[6] (3600:3600:3600) (4101:4101:4101))
        (PORT d[7] (1941:1941:1941) (2154:2154:2154))
        (PORT d[8] (3432:3432:3432) (3905:3905:3905))
        (PORT d[9] (3059:3059:3059) (3435:3435:3435))
        (PORT d[10] (2089:2089:2089) (2316:2316:2316))
        (PORT d[11] (2036:2036:2036) (2270:2270:2270))
        (PORT d[12] (2412:2412:2412) (2719:2719:2719))
        (PORT clk (1342:1342:1342) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2357:2357:2357))
        (PORT clk (1342:1342:1342) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1328:1328:1328))
        (PORT d[0] (2405:2405:2405) (2636:2636:2636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3784:3784:3784))
        (PORT d[1] (2474:2474:2474) (2777:2777:2777))
        (PORT d[2] (3215:3215:3215) (3623:3623:3623))
        (PORT d[3] (2094:2094:2094) (2350:2350:2350))
        (PORT d[4] (3992:3992:3992) (4555:4555:4555))
        (PORT d[5] (2195:2195:2195) (2457:2457:2457))
        (PORT d[6] (3601:3601:3601) (4102:4102:4102))
        (PORT d[7] (1942:1942:1942) (2155:2155:2155))
        (PORT d[8] (3433:3433:3433) (3906:3906:3906))
        (PORT d[9] (3060:3060:3060) (3436:3436:3436))
        (PORT d[10] (2090:2090:2090) (2317:2317:2317))
        (PORT d[11] (2037:2037:2037) (2271:2271:2271))
        (PORT d[12] (2413:2413:2413) (2720:2720:2720))
        (PORT clk (1301:1301:1301) (1287:1287:1287))
        (PORT ena (2898:2898:2898) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1287:1287:1287))
        (PORT d[0] (2898:2898:2898) (3272:3272:3272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (2045:2045:2045))
        (PORT clk (1354:1354:1354) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2402:2402:2402))
        (PORT d[1] (2085:2085:2085) (2327:2327:2327))
        (PORT d[2] (3024:3024:3024) (3398:3398:3398))
        (PORT d[3] (2329:2329:2329) (2593:2593:2593))
        (PORT d[4] (4332:4332:4332) (4943:4943:4943))
        (PORT d[5] (2045:2045:2045) (2284:2284:2284))
        (PORT d[6] (2036:2036:2036) (2269:2269:2269))
        (PORT d[7] (2059:2059:2059) (2294:2294:2294))
        (PORT d[8] (3707:3707:3707) (4211:4211:4211))
        (PORT d[9] (3209:3209:3209) (3623:3623:3623))
        (PORT d[10] (2337:2337:2337) (2614:2614:2614))
        (PORT d[11] (1858:1858:1858) (2063:2063:2063))
        (PORT d[12] (3326:3326:3326) (3759:3759:3759))
        (PORT clk (1352:1352:1352) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1823:1823:1823))
        (PORT clk (1352:1352:1352) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1339:1339:1339))
        (PORT d[0] (1932:1932:1932) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2419:2419:2419))
        (PORT d[1] (2070:2070:2070) (2298:2298:2298))
        (PORT d[2] (2891:2891:2891) (3260:3260:3260))
        (PORT d[3] (2330:2330:2330) (2594:2594:2594))
        (PORT d[4] (4479:4479:4479) (5112:5112:5112))
        (PORT d[5] (2046:2046:2046) (2285:2285:2285))
        (PORT d[6] (2037:2037:2037) (2270:2270:2270))
        (PORT d[7] (2060:2060:2060) (2295:2295:2295))
        (PORT d[8] (3708:3708:3708) (4212:4212:4212))
        (PORT d[9] (3210:3210:3210) (3624:3624:3624))
        (PORT d[10] (2338:2338:2338) (2615:2615:2615))
        (PORT d[11] (1859:1859:1859) (2064:2064:2064))
        (PORT d[12] (3327:3327:3327) (3760:3760:3760))
        (PORT clk (1311:1311:1311) (1298:1298:1298))
        (PORT ena (3108:3108:3108) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1298:1298:1298))
        (PORT d[0] (3108:3108:3108) (3498:3498:3498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (852:852:852))
        (PORT datab (2122:2122:2122) (2415:2415:2415))
        (PORT datac (753:753:753) (897:897:897))
        (PORT datad (480:480:480) (554:554:554))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (127:127:127))
        (PORT datac (1060:1060:1060) (1214:1214:1214))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (127:127:127))
        (PORT datab (99:99:99) (123:123:123))
        (PORT datac (1059:1059:1059) (1213:1213:1213))
        (PORT datad (88:88:88) (106:106:106))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (661:661:661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2452:2452:2452))
        (PORT clk (1313:1313:1313) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2907:2907:2907))
        (PORT d[1] (2129:2129:2129) (2387:2387:2387))
        (PORT d[2] (3289:3289:3289) (3705:3705:3705))
        (PORT d[3] (2405:2405:2405) (2699:2699:2699))
        (PORT d[4] (3536:3536:3536) (3999:3999:3999))
        (PORT d[5] (2078:2078:2078) (2332:2332:2332))
        (PORT d[6] (2920:2920:2920) (3298:3298:3298))
        (PORT d[7] (2592:2592:2592) (2903:2903:2903))
        (PORT d[8] (3306:3306:3306) (3714:3714:3714))
        (PORT d[9] (3097:3097:3097) (3493:3493:3493))
        (PORT d[10] (2993:2993:2993) (3386:3386:3386))
        (PORT d[11] (2890:2890:2890) (3265:3265:3265))
        (PORT d[12] (2307:2307:2307) (2594:2594:2594))
        (PORT clk (1311:1311:1311) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (4591:4591:4591))
        (PORT clk (1311:1311:1311) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1298:1298:1298))
        (PORT d[0] (4337:4337:4337) (4870:4870:4870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2773:2773:2773))
        (PORT d[1] (2318:2318:2318) (2607:2607:2607))
        (PORT d[2] (3461:3461:3461) (3895:3895:3895))
        (PORT d[3] (2406:2406:2406) (2700:2700:2700))
        (PORT d[4] (3526:3526:3526) (3986:3986:3986))
        (PORT d[5] (2079:2079:2079) (2333:2333:2333))
        (PORT d[6] (2921:2921:2921) (3299:3299:3299))
        (PORT d[7] (2593:2593:2593) (2904:2904:2904))
        (PORT d[8] (3307:3307:3307) (3715:3715:3715))
        (PORT d[9] (3098:3098:3098) (3494:3494:3494))
        (PORT d[10] (2994:2994:2994) (3387:3387:3387))
        (PORT d[11] (2891:2891:2891) (3266:3266:3266))
        (PORT d[12] (2308:2308:2308) (2595:2595:2595))
        (PORT clk (1270:1270:1270) (1257:1257:1257))
        (PORT ena (3020:3020:3020) (3395:3395:3395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1257:1257:1257))
        (PORT d[0] (3020:3020:3020) (3395:3395:3395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2808:2808:2808))
        (PORT clk (1336:1336:1336) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (3430:3430:3430))
        (PORT d[1] (2357:2357:2357) (2662:2662:2662))
        (PORT d[2] (3798:3798:3798) (4303:4303:4303))
        (PORT d[3] (3281:3281:3281) (3725:3725:3725))
        (PORT d[4] (4453:4453:4453) (5085:5085:5085))
        (PORT d[5] (2451:2451:2451) (2781:2781:2781))
        (PORT d[6] (3268:3268:3268) (3685:3685:3685))
        (PORT d[7] (3049:3049:3049) (3438:3438:3438))
        (PORT d[8] (3311:3311:3311) (3750:3750:3750))
        (PORT d[9] (3118:3118:3118) (3542:3542:3542))
        (PORT d[10] (2394:2394:2394) (2706:2706:2706))
        (PORT d[11] (2815:2815:2815) (3184:3184:3184))
        (PORT d[12] (2489:2489:2489) (2801:2801:2801))
        (PORT clk (1334:1334:1334) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (2115:2115:2115))
        (PORT clk (1334:1334:1334) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1321:1321:1321))
        (PORT d[0] (2165:2165:2165) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (3432:3432:3432))
        (PORT d[1] (2539:2539:2539) (2872:2872:2872))
        (PORT d[2] (3795:3795:3795) (4306:4306:4306))
        (PORT d[3] (3282:3282:3282) (3726:3726:3726))
        (PORT d[4] (4446:4446:4446) (5071:5071:5071))
        (PORT d[5] (2452:2452:2452) (2782:2782:2782))
        (PORT d[6] (3269:3269:3269) (3686:3686:3686))
        (PORT d[7] (3050:3050:3050) (3439:3439:3439))
        (PORT d[8] (3312:3312:3312) (3751:3751:3751))
        (PORT d[9] (3119:3119:3119) (3543:3543:3543))
        (PORT d[10] (2395:2395:2395) (2707:2707:2707))
        (PORT d[11] (2816:2816:2816) (3185:3185:3185))
        (PORT d[12] (2490:2490:2490) (2802:2802:2802))
        (PORT clk (1293:1293:1293) (1280:1280:1280))
        (PORT ena (3324:3324:3324) (3752:3752:3752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1280:1280:1280))
        (PORT d[0] (3324:3324:3324) (3752:3752:3752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (460:460:460))
        (PORT datab (878:878:878) (976:976:976))
        (PORT datac (1954:1954:1954) (2207:2207:2207))
        (PORT datad (2988:2988:2988) (3406:3406:3406))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2515:2515:2515))
        (PORT clk (1344:1344:1344) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3761:3761:3761) (4240:4240:4240))
        (PORT d[1] (2545:2545:2545) (2878:2878:2878))
        (PORT d[2] (3780:3780:3780) (4291:4291:4291))
        (PORT d[3] (3269:3269:3269) (3711:3711:3711))
        (PORT d[4] (4444:4444:4444) (5075:5075:5075))
        (PORT d[5] (2314:2314:2314) (2615:2615:2615))
        (PORT d[6] (3269:3269:3269) (3686:3686:3686))
        (PORT d[7] (3602:3602:3602) (4054:4054:4054))
        (PORT d[8] (3450:3450:3450) (3928:3928:3928))
        (PORT d[9] (3255:3255:3255) (3690:3690:3690))
        (PORT d[10] (2300:2300:2300) (2591:2591:2591))
        (PORT d[11] (2797:2797:2797) (3162:3162:3162))
        (PORT d[12] (2714:2714:2714) (3075:3075:3075))
        (PORT clk (1342:1342:1342) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2291:2291:2291))
        (PORT clk (1342:1342:1342) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1329:1329:1329))
        (PORT d[0] (2323:2323:2323) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3751:3751:3751) (4228:4228:4228))
        (PORT d[1] (2556:2556:2556) (2893:2893:2893))
        (PORT d[2] (3933:3933:3933) (4466:4466:4466))
        (PORT d[3] (3270:3270:3270) (3712:3712:3712))
        (PORT d[4] (4609:4609:4609) (5263:5263:5263))
        (PORT d[5] (2315:2315:2315) (2616:2616:2616))
        (PORT d[6] (3270:3270:3270) (3687:3687:3687))
        (PORT d[7] (3603:3603:3603) (4055:4055:4055))
        (PORT d[8] (3451:3451:3451) (3929:3929:3929))
        (PORT d[9] (3256:3256:3256) (3691:3691:3691))
        (PORT d[10] (2301:2301:2301) (2592:2592:2592))
        (PORT d[11] (2798:2798:2798) (3163:3163:3163))
        (PORT d[12] (2715:2715:2715) (3076:3076:3076))
        (PORT clk (1301:1301:1301) (1288:1288:1288))
        (PORT ena (3482:3482:3482) (3929:3929:3929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1288:1288:1288))
        (PORT d[0] (3482:3482:3482) (3929:3929:3929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2473:2473:2473))
        (PORT clk (1356:1356:1356) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (3209:3209:3209))
        (PORT d[1] (2483:2483:2483) (2791:2791:2791))
        (PORT d[2] (3625:3625:3625) (4091:4091:4091))
        (PORT d[3] (3247:3247:3247) (3691:3691:3691))
        (PORT d[4] (2936:2936:2936) (3326:3326:3326))
        (PORT d[5] (2260:2260:2260) (2536:2536:2536))
        (PORT d[6] (3248:3248:3248) (3658:3658:3658))
        (PORT d[7] (2282:2282:2282) (2559:2559:2559))
        (PORT d[8] (2628:2628:2628) (2958:2958:2958))
        (PORT d[9] (3272:3272:3272) (3685:3685:3685))
        (PORT d[10] (2434:2434:2434) (2744:2744:2744))
        (PORT d[11] (2718:2718:2718) (3078:3078:3078))
        (PORT d[12] (2282:2282:2282) (2565:2565:2565))
        (PORT clk (1354:1354:1354) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3816:3816:3816))
        (PORT clk (1354:1354:1354) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1342:1342:1342))
        (PORT d[0] (3675:3675:3675) (4095:4095:4095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (3020:3020:3020))
        (PORT d[1] (2479:2479:2479) (2792:2792:2792))
        (PORT d[2] (3630:3630:3630) (4090:4090:4090))
        (PORT d[3] (3248:3248:3248) (3692:3692:3692))
        (PORT d[4] (2940:2940:2940) (3325:3325:3325))
        (PORT d[5] (2261:2261:2261) (2537:2537:2537))
        (PORT d[6] (3249:3249:3249) (3659:3659:3659))
        (PORT d[7] (2283:2283:2283) (2560:2560:2560))
        (PORT d[8] (2629:2629:2629) (2959:2959:2959))
        (PORT d[9] (3273:3273:3273) (3686:3686:3686))
        (PORT d[10] (2435:2435:2435) (2745:2745:2745))
        (PORT d[11] (2719:2719:2719) (3079:3079:3079))
        (PORT d[12] (2283:2283:2283) (2566:2566:2566))
        (PORT clk (1313:1313:1313) (1301:1301:1301))
        (PORT ena (3372:3372:3372) (3789:3789:3789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1301:1301:1301))
        (PORT d[0] (3372:3372:3372) (3789:3789:3789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3003:3003:3003) (3434:3434:3434))
        (PORT datab (1966:1966:1966) (2225:2225:2225))
        (PORT datac (995:995:995) (1104:1104:1104))
        (PORT datad (687:687:687) (775:775:775))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (128:128:128))
        (PORT datab (1889:1889:1889) (2155:2155:2155))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2513:2513:2513))
        (PORT clk (1350:1350:1350) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (4422:4422:4422))
        (PORT d[1] (3204:3204:3204) (3618:3618:3618))
        (PORT d[2] (3630:3630:3630) (4119:4119:4119))
        (PORT d[3] (3454:3454:3454) (3915:3915:3915))
        (PORT d[4] (4292:4292:4292) (4906:4906:4906))
        (PORT d[5] (2632:2632:2632) (2984:2984:2984))
        (PORT d[6] (2973:2973:2973) (3350:3350:3350))
        (PORT d[7] (3774:3774:3774) (4240:4240:4240))
        (PORT d[8] (3271:3271:3271) (3728:3728:3728))
        (PORT d[9] (3726:3726:3726) (4194:4194:4194))
        (PORT d[10] (2323:2323:2323) (2620:2620:2620))
        (PORT d[11] (2987:2987:2987) (3374:3374:3374))
        (PORT d[12] (3055:3055:3055) (3469:3469:3469))
        (PORT clk (1348:1348:1348) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (3236:3236:3236))
        (PORT clk (1348:1348:1348) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1336:1336:1336))
        (PORT d[0] (3165:3165:3165) (3514:3514:3514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (3607:3607:3607))
        (PORT d[1] (3195:3195:3195) (3606:3606:3606))
        (PORT d[2] (3631:3631:3631) (4118:4118:4118))
        (PORT d[3] (3455:3455:3455) (3916:3916:3916))
        (PORT d[4] (4287:4287:4287) (4893:4893:4893))
        (PORT d[5] (2633:2633:2633) (2985:2985:2985))
        (PORT d[6] (2974:2974:2974) (3351:3351:3351))
        (PORT d[7] (3775:3775:3775) (4241:4241:4241))
        (PORT d[8] (3272:3272:3272) (3729:3729:3729))
        (PORT d[9] (3727:3727:3727) (4195:4195:4195))
        (PORT d[10] (2324:2324:2324) (2621:2621:2621))
        (PORT d[11] (2988:2988:2988) (3375:3375:3375))
        (PORT d[12] (3056:3056:3056) (3470:3470:3470))
        (PORT clk (1307:1307:1307) (1295:1295:1295))
        (PORT ena (3188:3188:3188) (3600:3600:3600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1295:1295:1295))
        (PORT d[0] (3188:3188:3188) (3600:3600:3600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2457:2457:2457))
        (PORT clk (1344:1344:1344) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2555:2555:2555))
        (PORT d[1] (2508:2508:2508) (2819:2819:2819))
        (PORT d[2] (3463:3463:3463) (3907:3907:3907))
        (PORT d[3] (3266:3266:3266) (3714:3714:3714))
        (PORT d[4] (3132:3132:3132) (3555:3555:3555))
        (PORT d[5] (2096:2096:2096) (2355:2355:2355))
        (PORT d[6] (3105:3105:3105) (3510:3510:3510))
        (PORT d[7] (2436:2436:2436) (2740:2740:2740))
        (PORT d[8] (2623:2623:2623) (2950:2950:2950))
        (PORT d[9] (3265:3265:3265) (3678:3678:3678))
        (PORT d[10] (2626:2626:2626) (2963:2963:2963))
        (PORT d[11] (2715:2715:2715) (3069:3069:3069))
        (PORT d[12] (2276:2276:2276) (2558:2558:2558))
        (PORT clk (1342:1342:1342) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2925:2925:2925))
        (PORT clk (1342:1342:1342) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1328:1328:1328))
        (PORT d[0] (2884:2884:2884) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (3232:3232:3232))
        (PORT d[1] (2504:2504:2504) (2825:2825:2825))
        (PORT d[2] (3475:3475:3475) (3921:3921:3921))
        (PORT d[3] (3267:3267:3267) (3715:3715:3715))
        (PORT d[4] (2848:2848:2848) (3218:3218:3218))
        (PORT d[5] (2097:2097:2097) (2356:2356:2356))
        (PORT d[6] (3106:3106:3106) (3511:3511:3511))
        (PORT d[7] (2437:2437:2437) (2741:2741:2741))
        (PORT d[8] (2624:2624:2624) (2951:2951:2951))
        (PORT d[9] (3266:3266:3266) (3679:3679:3679))
        (PORT d[10] (2627:2627:2627) (2964:2964:2964))
        (PORT d[11] (2716:2716:2716) (3070:3070:3070))
        (PORT d[12] (2277:2277:2277) (2559:2559:2559))
        (PORT clk (1301:1301:1301) (1287:1287:1287))
        (PORT ena (3216:3216:3216) (3620:3620:3620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1287:1287:1287))
        (PORT d[0] (3216:3216:3216) (3620:3620:3620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3013:3013:3013) (3446:3446:3446))
        (PORT datab (1051:1051:1051) (1199:1199:1199))
        (PORT datac (1964:1964:1964) (2218:2218:2218))
        (PORT datad (635:635:635) (724:724:724))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2515:2515:2515))
        (PORT clk (1352:1352:1352) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (4050:4050:4050))
        (PORT d[1] (2501:2501:2501) (2820:2820:2820))
        (PORT d[2] (4103:4103:4103) (4648:4648:4648))
        (PORT d[3] (3282:3282:3282) (3731:3731:3731))
        (PORT d[4] (4436:4436:4436) (5062:5062:5062))
        (PORT d[5] (2447:2447:2447) (2775:2775:2775))
        (PORT d[6] (3335:3335:3335) (3774:3774:3774))
        (PORT d[7] (3449:3449:3449) (3886:3886:3886))
        (PORT d[8] (3487:3487:3487) (3948:3948:3948))
        (PORT d[9] (3919:3919:3919) (4417:4417:4417))
        (PORT d[10] (2306:2306:2306) (2597:2597:2597))
        (PORT d[11] (2628:2628:2628) (2967:2967:2967))
        (PORT d[12] (2713:2713:2713) (3074:3074:3074))
        (PORT clk (1350:1350:1350) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (3271:3271:3271))
        (PORT clk (1350:1350:1350) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1338:1338:1338))
        (PORT d[0] (3165:3165:3165) (3525:3525:3525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (4051:4051:4051))
        (PORT d[1] (2355:2355:2355) (2660:2660:2660))
        (PORT d[2] (3955:3955:3955) (4492:4492:4492))
        (PORT d[3] (3283:3283:3283) (3732:3732:3732))
        (PORT d[4] (4620:4620:4620) (5277:5277:5277))
        (PORT d[5] (2448:2448:2448) (2776:2776:2776))
        (PORT d[6] (3336:3336:3336) (3775:3775:3775))
        (PORT d[7] (3450:3450:3450) (3887:3887:3887))
        (PORT d[8] (3488:3488:3488) (3949:3949:3949))
        (PORT d[9] (3920:3920:3920) (4418:4418:4418))
        (PORT d[10] (2307:2307:2307) (2598:2598:2598))
        (PORT d[11] (2629:2629:2629) (2968:2968:2968))
        (PORT d[12] (2714:2714:2714) (3075:3075:3075))
        (PORT clk (1309:1309:1309) (1297:1297:1297))
        (PORT ena (3330:3330:3330) (3759:3759:3759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1297:1297:1297))
        (PORT d[0] (3330:3330:3330) (3759:3759:3759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2454:2454:2454))
        (PORT clk (1351:1351:1351) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (3237:3237:3237))
        (PORT d[1] (2489:2489:2489) (2794:2794:2794))
        (PORT d[2] (3444:3444:3444) (3881:3881:3881))
        (PORT d[3] (3268:3268:3268) (3710:3710:3710))
        (PORT d[4] (3125:3125:3125) (3548:3548:3548))
        (PORT d[5] (2097:2097:2097) (2355:2355:2355))
        (PORT d[6] (3106:3106:3106) (3511:3511:3511))
        (PORT d[7] (2423:2423:2423) (2726:2726:2726))
        (PORT d[8] (2642:2642:2642) (2981:2981:2981))
        (PORT d[9] (3271:3271:3271) (3684:3684:3684))
        (PORT d[10] (2603:2603:2603) (2935:2935:2935))
        (PORT d[11] (2714:2714:2714) (3068:3068:3068))
        (PORT d[12] (2295:2295:2295) (2593:2593:2593))
        (PORT clk (1349:1349:1349) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (2101:2101:2101))
        (PORT clk (1349:1349:1349) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1336:1336:1336))
        (PORT d[0] (2181:2181:2181) (2380:2380:2380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (3224:3224:3224))
        (PORT d[1] (2506:2506:2506) (2827:2827:2827))
        (PORT d[2] (3640:3640:3640) (4104:4104:4104))
        (PORT d[3] (3269:3269:3269) (3711:3711:3711))
        (PORT d[4] (2848:2848:2848) (3217:3217:3217))
        (PORT d[5] (2098:2098:2098) (2356:2356:2356))
        (PORT d[6] (3107:3107:3107) (3512:3512:3512))
        (PORT d[7] (2424:2424:2424) (2727:2727:2727))
        (PORT d[8] (2643:2643:2643) (2982:2982:2982))
        (PORT d[9] (3272:3272:3272) (3685:3685:3685))
        (PORT d[10] (2604:2604:2604) (2936:2936:2936))
        (PORT d[11] (2715:2715:2715) (3069:3069:3069))
        (PORT d[12] (2296:2296:2296) (2594:2594:2594))
        (PORT clk (1308:1308:1308) (1295:1295:1295))
        (PORT ena (3369:3369:3369) (3778:3778:3778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1295:1295:1295))
        (PORT d[0] (3369:3369:3369) (3778:3778:3778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3009:3009:3009) (3441:3441:3441))
        (PORT datab (987:987:987) (1096:1096:1096))
        (PORT datac (1958:1958:1958) (2211:2211:2211))
        (PORT datad (870:870:870) (998:998:998))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (128:128:128))
        (PORT datab (1891:1891:1891) (2156:2156:2156))
        (PORT datac (90:90:90) (109:109:109))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2404:2404:2404))
        (PORT clk (1299:1299:1299) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3432:3432:3432))
        (PORT d[1] (2238:2238:2238) (2512:2512:2512))
        (PORT d[2] (3365:3365:3365) (3796:3796:3796))
        (PORT d[3] (2282:2282:2282) (2565:2565:2565))
        (PORT d[4] (4187:4187:4187) (4768:4768:4768))
        (PORT d[5] (2078:2078:2078) (2332:2332:2332))
        (PORT d[6] (3793:3793:3793) (4320:4320:4320))
        (PORT d[7] (2117:2117:2117) (2358:2358:2358))
        (PORT d[8] (3941:3941:3941) (4486:4486:4486))
        (PORT d[9] (3107:3107:3107) (3504:3504:3504))
        (PORT d[10] (2609:2609:2609) (2945:2945:2945))
        (PORT d[11] (3520:3520:3520) (3983:3983:3983))
        (PORT d[12] (2961:2961:2961) (3344:3344:3344))
        (PORT clk (1297:1297:1297) (1281:1281:1281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1917:1917:1917))
        (PORT clk (1297:1297:1297) (1281:1281:1281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1283:1283:1283))
        (PORT d[0] (2017:2017:2017) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3433:3433:3433))
        (PORT d[1] (2250:2250:2250) (2527:2527:2527))
        (PORT d[2] (3221:3221:3221) (3644:3644:3644))
        (PORT d[3] (2283:2283:2283) (2566:2566:2566))
        (PORT d[4] (4346:4346:4346) (4948:4948:4948))
        (PORT d[5] (2079:2079:2079) (2333:2333:2333))
        (PORT d[6] (3794:3794:3794) (4321:4321:4321))
        (PORT d[7] (2118:2118:2118) (2359:2359:2359))
        (PORT d[8] (3942:3942:3942) (4487:4487:4487))
        (PORT d[9] (3108:3108:3108) (3505:3505:3505))
        (PORT d[10] (2610:2610:2610) (2946:2946:2946))
        (PORT d[11] (3521:3521:3521) (3984:3984:3984))
        (PORT d[12] (2962:2962:2962) (3345:3345:3345))
        (PORT clk (1256:1256:1256) (1242:1242:1242))
        (PORT ena (3088:3088:3088) (3496:3496:3496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1242:1242:1242))
        (PORT d[0] (3088:3088:3088) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2544:2544:2544))
        (PORT clk (1324:1324:1324) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (3245:3245:3245))
        (PORT d[1] (2234:2234:2234) (2509:2509:2509))
        (PORT d[2] (3223:3223:3223) (3646:3646:3646))
        (PORT d[3] (2244:2244:2244) (2519:2519:2519))
        (PORT d[4] (2956:2956:2956) (3333:3333:3333))
        (PORT d[5] (2588:2588:2588) (2917:2917:2917))
        (PORT d[6] (3962:3962:3962) (4511:4511:4511))
        (PORT d[7] (2107:2107:2107) (2346:2346:2346))
        (PORT d[8] (4114:4114:4114) (4687:4687:4687))
        (PORT d[9] (3137:3137:3137) (3542:3542:3542))
        (PORT d[10] (2438:2438:2438) (2750:2750:2750))
        (PORT d[11] (3530:3530:3530) (3996:3996:3996))
        (PORT d[12] (2779:2779:2779) (3142:3142:3142))
        (PORT clk (1322:1322:1322) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (3168:3168:3168))
        (PORT clk (1322:1322:1322) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1310:1310:1310))
        (PORT d[0] (3091:3091:3091) (3447:3447:3447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (3254:3254:3254))
        (PORT d[1] (2235:2235:2235) (2507:2507:2507))
        (PORT d[2] (3393:3393:3393) (3833:3833:3833))
        (PORT d[3] (2245:2245:2245) (2520:2520:2520))
        (PORT d[4] (2940:2940:2940) (3305:3305:3305))
        (PORT d[5] (2589:2589:2589) (2918:2918:2918))
        (PORT d[6] (3963:3963:3963) (4512:4512:4512))
        (PORT d[7] (2108:2108:2108) (2347:2347:2347))
        (PORT d[8] (4115:4115:4115) (4688:4688:4688))
        (PORT d[9] (3138:3138:3138) (3543:3543:3543))
        (PORT d[10] (2439:2439:2439) (2751:2751:2751))
        (PORT d[11] (3531:3531:3531) (3997:3997:3997))
        (PORT d[12] (2780:2780:2780) (3143:3143:3143))
        (PORT clk (1281:1281:1281) (1269:1269:1269))
        (PORT ena (3239:3239:3239) (3648:3648:3648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1269:1269:1269))
        (PORT d[0] (3239:3239:3239) (3648:3648:3648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3010:3010:3010) (3442:3442:3442))
        (PORT datab (1976:1976:1976) (2236:2236:2236))
        (PORT datac (585:585:585) (674:674:674))
        (PORT datad (682:682:682) (800:800:800))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2544:2544:2544))
        (PORT clk (1332:1332:1332) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (3400:3400:3400))
        (PORT d[1] (2258:2258:2258) (2537:2537:2537))
        (PORT d[2] (3555:3555:3555) (4004:4004:4004))
        (PORT d[3] (2452:2452:2452) (2749:2749:2749))
        (PORT d[4] (2962:2962:2962) (3332:3332:3332))
        (PORT d[5] (2575:2575:2575) (2899:2899:2899))
        (PORT d[6] (1946:1946:1946) (2164:2164:2164))
        (PORT d[7] (2117:2117:2117) (2357:2357:2357))
        (PORT d[8] (4103:4103:4103) (4666:4666:4666))
        (PORT d[9] (3280:3280:3280) (3695:3695:3695))
        (PORT d[10] (2627:2627:2627) (2959:2959:2959))
        (PORT d[11] (3360:3360:3360) (3807:3807:3807))
        (PORT d[12] (2780:2780:2780) (3145:3145:3145))
        (PORT clk (1330:1330:1330) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2837:2837:2837))
        (PORT clk (1330:1330:1330) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1318:1318:1318))
        (PORT d[0] (2851:2851:2851) (3118:3118:3118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (3403:3403:3403))
        (PORT d[1] (2238:2238:2238) (2509:2509:2509))
        (PORT d[2] (3394:3394:3394) (3834:3834:3834))
        (PORT d[3] (2453:2453:2453) (2750:2750:2750))
        (PORT d[4] (2946:2946:2946) (3319:3319:3319))
        (PORT d[5] (2576:2576:2576) (2900:2900:2900))
        (PORT d[6] (1947:1947:1947) (2165:2165:2165))
        (PORT d[7] (2118:2118:2118) (2358:2358:2358))
        (PORT d[8] (4104:4104:4104) (4667:4667:4667))
        (PORT d[9] (3281:3281:3281) (3696:3696:3696))
        (PORT d[10] (2628:2628:2628) (2960:2960:2960))
        (PORT d[11] (3361:3361:3361) (3808:3808:3808))
        (PORT d[12] (2781:2781:2781) (3146:3146:3146))
        (PORT clk (1289:1289:1289) (1277:1277:1277))
        (PORT ena (3252:3252:3252) (3679:3679:3679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1277:1277:1277))
        (PORT d[0] (3252:3252:3252) (3679:3679:3679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2550:2550:2550))
        (PORT clk (1316:1316:1316) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3569:3569:3569))
        (PORT d[1] (2092:2092:2092) (2348:2348:2348))
        (PORT d[2] (3212:3212:3212) (3626:3626:3626))
        (PORT d[3] (2250:2250:2250) (2532:2532:2532))
        (PORT d[4] (2928:2928:2928) (3298:3298:3298))
        (PORT d[5] (1997:1997:1997) (2238:2238:2238))
        (PORT d[6] (3971:3971:3971) (4530:4530:4530))
        (PORT d[7] (2137:2137:2137) (2382:2382:2382))
        (PORT d[8] (4113:4113:4113) (4686:4686:4686))
        (PORT d[9] (3132:3132:3132) (3533:3533:3533))
        (PORT d[10] (2428:2428:2428) (2738:2738:2738))
        (PORT d[11] (3524:3524:3524) (3987:3987:3987))
        (PORT d[12] (2769:2769:2769) (3122:3122:3122))
        (PORT clk (1314:1314:1314) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (3892:3892:3892))
        (PORT clk (1314:1314:1314) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1301:1301:1301))
        (PORT d[0] (3734:3734:3734) (4171:4171:4171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (3426:3426:3426))
        (PORT d[1] (2113:2113:2113) (2374:2374:2374))
        (PORT d[2] (3216:3216:3216) (3626:3626:3626))
        (PORT d[3] (2251:2251:2251) (2533:2533:2533))
        (PORT d[4] (2929:2929:2929) (3300:3300:3300))
        (PORT d[5] (1998:1998:1998) (2239:2239:2239))
        (PORT d[6] (3972:3972:3972) (4531:4531:4531))
        (PORT d[7] (2138:2138:2138) (2383:2383:2383))
        (PORT d[8] (4114:4114:4114) (4687:4687:4687))
        (PORT d[9] (3133:3133:3133) (3534:3534:3534))
        (PORT d[10] (2429:2429:2429) (2739:2739:2739))
        (PORT d[11] (3525:3525:3525) (3988:3988:3988))
        (PORT d[12] (2770:2770:2770) (3123:3123:3123))
        (PORT clk (1273:1273:1273) (1260:1260:1260))
        (PORT ena (3246:3246:3246) (3672:3672:3672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1260:1260:1260))
        (PORT d[0] (3246:3246:3246) (3672:3672:3672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3004:3004:3004) (3435:3435:3435))
        (PORT datab (626:626:626) (724:724:724))
        (PORT datac (1951:1951:1951) (2204:2204:2204))
        (PORT datad (581:581:581) (658:658:658))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2390:2390:2390))
        (PORT clk (1339:1339:1339) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (3245:3245:3245))
        (PORT d[1] (2410:2410:2410) (2703:2703:2703))
        (PORT d[2] (3564:3564:3564) (4021:4021:4021))
        (PORT d[3] (2447:2447:2447) (2744:2744:2744))
        (PORT d[4] (2963:2963:2963) (3333:3333:3333))
        (PORT d[5] (2581:2581:2581) (2909:2909:2909))
        (PORT d[6] (1934:1934:1934) (2146:2146:2146))
        (PORT d[7] (2134:2134:2134) (2379:2379:2379))
        (PORT d[8] (4298:4298:4298) (4896:4896:4896))
        (PORT d[9] (3292:3292:3292) (3712:3712:3712))
        (PORT d[10] (2627:2627:2627) (2961:2961:2961))
        (PORT d[11] (3359:3359:3359) (3806:3806:3806))
        (PORT d[12] (2784:2784:2784) (3151:3151:3151))
        (PORT clk (1337:1337:1337) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3390:3390:3390))
        (PORT clk (1337:1337:1337) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1324:1324:1324))
        (PORT d[0] (3297:3297:3297) (3673:3673:3673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (3231:3231:3231))
        (PORT d[1] (2256:2256:2256) (2530:2530:2530))
        (PORT d[2] (3565:3565:3565) (4022:4022:4022))
        (PORT d[3] (2448:2448:2448) (2745:2745:2745))
        (PORT d[4] (2947:2947:2947) (3321:3321:3321))
        (PORT d[5] (2582:2582:2582) (2910:2910:2910))
        (PORT d[6] (1935:1935:1935) (2147:2147:2147))
        (PORT d[7] (2135:2135:2135) (2380:2380:2380))
        (PORT d[8] (4299:4299:4299) (4897:4897:4897))
        (PORT d[9] (3293:3293:3293) (3713:3713:3713))
        (PORT d[10] (2628:2628:2628) (2962:2962:2962))
        (PORT d[11] (3360:3360:3360) (3807:3807:3807))
        (PORT d[12] (2785:2785:2785) (3152:3152:3152))
        (PORT clk (1296:1296:1296) (1283:1283:1283))
        (PORT ena (3245:3245:3245) (3654:3654:3654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1283:1283:1283))
        (PORT d[0] (3245:3245:3245) (3654:3654:3654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2611:2611:2611))
        (PORT clk (1337:1337:1337) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2735:2735:2735))
        (PORT d[1] (2509:2509:2509) (2820:2820:2820))
        (PORT d[2] (3462:3462:3462) (3906:3906:3906))
        (PORT d[3] (3418:3418:3418) (3878:3878:3878))
        (PORT d[4] (3133:3133:3133) (3556:3556:3556))
        (PORT d[5] (2102:2102:2102) (2364:2364:2364))
        (PORT d[6] (3097:3097:3097) (3494:3494:3494))
        (PORT d[7] (2432:2432:2432) (2731:2731:2731))
        (PORT d[8] (2501:2501:2501) (2819:2819:2819))
        (PORT d[9] (3104:3104:3104) (3502:3502:3502))
        (PORT d[10] (2623:2623:2623) (2954:2954:2954))
        (PORT d[11] (2881:2881:2881) (3259:3259:3259))
        (PORT d[12] (2268:2268:2268) (2546:2546:2546))
        (PORT clk (1335:1335:1335) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1827:1827:1827))
        (PORT clk (1335:1335:1335) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1322:1322:1322))
        (PORT d[0] (1929:1929:1929) (2106:2106:2106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (3231:3231:3231))
        (PORT d[1] (2660:2660:2660) (2999:2999:2999))
        (PORT d[2] (3613:3613:3613) (4071:4071:4071))
        (PORT d[3] (3419:3419:3419) (3879:3879:3879))
        (PORT d[4] (3134:3134:3134) (3557:3557:3557))
        (PORT d[5] (2103:2103:2103) (2365:2365:2365))
        (PORT d[6] (3098:3098:3098) (3495:3495:3495))
        (PORT d[7] (2433:2433:2433) (2732:2732:2732))
        (PORT d[8] (2502:2502:2502) (2820:2820:2820))
        (PORT d[9] (3105:3105:3105) (3503:3503:3503))
        (PORT d[10] (2624:2624:2624) (2955:2955:2955))
        (PORT d[11] (2882:2882:2882) (3260:3260:3260))
        (PORT d[12] (2269:2269:2269) (2547:2547:2547))
        (PORT clk (1294:1294:1294) (1281:1281:1281))
        (PORT ena (3196:3196:3196) (3592:3592:3592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1281:1281:1281))
        (PORT d[0] (3196:3196:3196) (3592:3592:3592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3007:3007:3007) (3439:3439:3439))
        (PORT datab (691:691:691) (810:810:810))
        (PORT datac (1956:1956:1956) (2209:2209:2209))
        (PORT datad (543:543:543) (610:610:610))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2947:2947:2947))
        (PORT clk (1321:1321:1321) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2528:2528:2528))
        (PORT d[1] (2346:2346:2346) (2643:2643:2643))
        (PORT d[2] (3284:3284:3284) (3704:3704:3704))
        (PORT d[3] (3436:3436:3436) (3905:3905:3905))
        (PORT d[4] (3545:3545:3545) (4008:4008:4008))
        (PORT d[5] (2127:2127:2127) (2382:2382:2382))
        (PORT d[6] (2921:2921:2921) (3299:3299:3299))
        (PORT d[7] (2264:2264:2264) (2535:2535:2535))
        (PORT d[8] (3353:3353:3353) (3790:3790:3790))
        (PORT d[9] (3109:3109:3109) (3511:3511:3511))
        (PORT d[10] (3010:3010:3010) (3407:3407:3407))
        (PORT d[11] (2889:2889:2889) (3264:3264:3264))
        (PORT d[12] (2299:2299:2299) (2585:2585:2585))
        (PORT clk (1319:1319:1319) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1787:1787:1787))
        (PORT clk (1319:1319:1319) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1306:1306:1306))
        (PORT d[0] (1890:1890:1890) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2757:2757:2757))
        (PORT d[1] (2336:2336:2336) (2631:2631:2631))
        (PORT d[2] (3466:3466:3466) (3902:3902:3902))
        (PORT d[3] (3437:3437:3437) (3906:3906:3906))
        (PORT d[4] (3535:3535:3535) (3996:3996:3996))
        (PORT d[5] (2128:2128:2128) (2383:2383:2383))
        (PORT d[6] (2922:2922:2922) (3300:3300:3300))
        (PORT d[7] (2265:2265:2265) (2536:2536:2536))
        (PORT d[8] (3354:3354:3354) (3791:3791:3791))
        (PORT d[9] (3110:3110:3110) (3512:3512:3512))
        (PORT d[10] (3011:3011:3011) (3408:3408:3408))
        (PORT d[11] (2890:2890:2890) (3265:3265:3265))
        (PORT d[12] (2300:2300:2300) (2586:2586:2586))
        (PORT clk (1278:1278:1278) (1265:1265:1265))
        (PORT ena (3040:3040:3040) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1265:1265:1265))
        (PORT d[0] (3040:3040:3040) (3423:3423:3423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2320:2320:2320))
        (PORT clk (1353:1353:1353) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3846:3846:3846))
        (PORT d[1] (2305:2305:2305) (2586:2586:2586))
        (PORT d[2] (3043:3043:3043) (3420:3420:3420))
        (PORT d[3] (2079:2079:2079) (2329:2329:2329))
        (PORT d[4] (3848:3848:3848) (4377:4377:4377))
        (PORT d[5] (2257:2257:2257) (2524:2524:2524))
        (PORT d[6] (3552:3552:3552) (4040:4040:4040))
        (PORT d[7] (1914:1914:1914) (2122:2122:2122))
        (PORT d[8] (3577:3577:3577) (4058:4058:4058))
        (PORT d[9] (2942:2942:2942) (3302:3302:3302))
        (PORT d[10] (2119:2119:2119) (2355:2355:2355))
        (PORT d[11] (2027:2027:2027) (2261:2261:2261))
        (PORT d[12] (2042:2042:2042) (2285:2285:2285))
        (PORT clk (1351:1351:1351) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2407:2407:2407))
        (PORT clk (1351:1351:1351) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1338:1338:1338))
        (PORT d[0] (2419:2419:2419) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3834:3834:3834))
        (PORT d[1] (2457:2457:2457) (2748:2748:2748))
        (PORT d[2] (3041:3041:3041) (3424:3424:3424))
        (PORT d[3] (2080:2080:2080) (2330:2330:2330))
        (PORT d[4] (3846:3846:3846) (4380:4380:4380))
        (PORT d[5] (2258:2258:2258) (2525:2525:2525))
        (PORT d[6] (3553:3553:3553) (4041:4041:4041))
        (PORT d[7] (1915:1915:1915) (2123:2123:2123))
        (PORT d[8] (3578:3578:3578) (4059:4059:4059))
        (PORT d[9] (2943:2943:2943) (3303:3303:3303))
        (PORT d[10] (2120:2120:2120) (2356:2356:2356))
        (PORT d[11] (2028:2028:2028) (2262:2262:2262))
        (PORT d[12] (2043:2043:2043) (2286:2286:2286))
        (PORT clk (1310:1310:1310) (1297:1297:1297))
        (PORT ena (2892:2892:2892) (3251:3251:3251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1297:1297:1297))
        (PORT d[0] (2892:2892:2892) (3251:3251:3251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3010:3010:3010) (3442:3442:3442))
        (PORT datab (640:640:640) (738:738:738))
        (PORT datac (1960:1960:1960) (2213:2213:2213))
        (PORT datad (907:907:907) (1018:1018:1018))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT datab (1887:1887:1887) (2152:2152:2152))
        (PORT datac (87:87:87) (106:106:106))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (308:308:308))
        (PORT datab (1887:1887:1887) (2152:2152:2152))
        (PORT datac (88:88:88) (108:108:108))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (330:330:330) (701:701:701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2303:2303:2303))
        (PORT clk (1328:1328:1328) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3920:3920:3920) (4452:4452:4452))
        (PORT d[1] (3081:3081:3081) (3470:3470:3470))
        (PORT d[2] (3076:3076:3076) (3472:3472:3472))
        (PORT d[3] (3614:3614:3614) (4123:4123:4123))
        (PORT d[4] (2462:2462:2462) (2774:2774:2774))
        (PORT d[5] (3156:3156:3156) (3578:3578:3578))
        (PORT d[6] (3398:3398:3398) (3862:3862:3862))
        (PORT d[7] (2863:2863:2863) (3230:3230:3230))
        (PORT d[8] (2384:2384:2384) (2675:2675:2675))
        (PORT d[9] (2088:2088:2088) (2338:2338:2338))
        (PORT d[10] (3760:3760:3760) (4260:4260:4260))
        (PORT d[11] (3607:3607:3607) (4098:4098:4098))
        (PORT d[12] (2890:2890:2890) (3271:3271:3271))
        (PORT clk (1326:1326:1326) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2524:2524:2524))
        (PORT clk (1326:1326:1326) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1310:1310:1310))
        (PORT d[0] (2528:2528:2528) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3778:3778:3778) (4296:4296:4296))
        (PORT d[1] (3098:3098:3098) (3504:3504:3504))
        (PORT d[2] (2938:2938:2938) (3326:3326:3326))
        (PORT d[3] (3615:3615:3615) (4124:4124:4124))
        (PORT d[4] (2452:2452:2452) (2758:2758:2758))
        (PORT d[5] (3157:3157:3157) (3579:3579:3579))
        (PORT d[6] (3399:3399:3399) (3863:3863:3863))
        (PORT d[7] (2864:2864:2864) (3231:3231:3231))
        (PORT d[8] (2385:2385:2385) (2676:2676:2676))
        (PORT d[9] (2089:2089:2089) (2339:2339:2339))
        (PORT d[10] (3761:3761:3761) (4261:4261:4261))
        (PORT d[11] (3608:3608:3608) (4099:4099:4099))
        (PORT d[12] (2891:2891:2891) (3272:3272:3272))
        (PORT clk (1285:1285:1285) (1269:1269:1269))
        (PORT ena (1977:1977:1977) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1269:1269:1269))
        (PORT d[0] (1977:1977:1977) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2641:2641:2641))
        (PORT clk (1369:1369:1369) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4264:4264:4264) (4856:4856:4856))
        (PORT d[1] (3493:3493:3493) (3957:3957:3957))
        (PORT d[2] (3090:3090:3090) (3500:3500:3500))
        (PORT d[3] (4112:4112:4112) (4689:4689:4689))
        (PORT d[4] (2834:2834:2834) (3194:3194:3194))
        (PORT d[5] (2981:2981:2981) (3379:3379:3379))
        (PORT d[6] (3400:3400:3400) (3870:3870:3870))
        (PORT d[7] (2689:2689:2689) (3023:3023:3023))
        (PORT d[8] (2883:2883:2883) (3238:3238:3238))
        (PORT d[9] (2086:2086:2086) (2339:2339:2339))
        (PORT d[10] (3949:3949:3949) (4471:4471:4471))
        (PORT d[11] (3923:3923:3923) (4459:4459:4459))
        (PORT d[12] (2733:2733:2733) (3093:3093:3093))
        (PORT clk (1367:1367:1367) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2566:2566:2566))
        (PORT clk (1367:1367:1367) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1353:1353:1353))
        (PORT d[0] (2590:2590:2590) (2845:2845:2845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4842:4842:4842))
        (PORT d[1] (3490:3490:3490) (3963:3963:3963))
        (PORT d[2] (3101:3101:3101) (3514:3514:3514))
        (PORT d[3] (4113:4113:4113) (4690:4690:4690))
        (PORT d[4] (2828:2828:2828) (3179:3179:3179))
        (PORT d[5] (2982:2982:2982) (3380:3380:3380))
        (PORT d[6] (3401:3401:3401) (3871:3871:3871))
        (PORT d[7] (2690:2690:2690) (3024:3024:3024))
        (PORT d[8] (2884:2884:2884) (3239:3239:3239))
        (PORT d[9] (2087:2087:2087) (2340:2340:2340))
        (PORT d[10] (3950:3950:3950) (4472:4472:4472))
        (PORT d[11] (3924:3924:3924) (4460:4460:4460))
        (PORT d[12] (2734:2734:2734) (3094:3094:3094))
        (PORT clk (1326:1326:1326) (1312:1312:1312))
        (PORT ena (2133:2133:2133) (2355:2355:2355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1312:1312:1312))
        (PORT d[0] (2133:2133:2133) (2355:2355:2355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (862:862:862))
        (PORT datab (2697:2697:2697) (3091:3091:3091))
        (PORT datac (2371:2371:2371) (2718:2718:2718))
        (PORT datad (339:339:339) (389:389:389))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2314:2314:2314))
        (PORT clk (1315:1315:1315) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (4287:4287:4287))
        (PORT d[1] (2928:2928:2928) (3306:3306:3306))
        (PORT d[2] (2946:2946:2946) (3338:3338:3338))
        (PORT d[3] (3624:3624:3624) (4136:4136:4136))
        (PORT d[4] (2257:2257:2257) (2532:2532:2532))
        (PORT d[5] (3197:3197:3197) (3627:3627:3627))
        (PORT d[6] (3544:3544:3544) (4015:4015:4015))
        (PORT d[7] (2858:2858:2858) (3221:3221:3221))
        (PORT d[8] (2380:2380:2380) (2669:2669:2669))
        (PORT d[9] (2246:2246:2246) (2508:2508:2508))
        (PORT d[10] (3586:3586:3586) (4060:4060:4060))
        (PORT d[11] (3601:3601:3601) (4089:4089:4089))
        (PORT d[12] (2896:2896:2896) (3278:3278:3278))
        (PORT clk (1313:1313:1313) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2905:2905:2905))
        (PORT clk (1313:1313:1313) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1297:1297:1297))
        (PORT d[0] (2853:2853:2853) (3184:3184:3184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (4288:4288:4288))
        (PORT d[1] (2919:2919:2919) (3293:3293:3293))
        (PORT d[2] (2937:2937:2937) (3324:3324:3324))
        (PORT d[3] (3625:3625:3625) (4137:4137:4137))
        (PORT d[4] (2276:2276:2276) (2562:2562:2562))
        (PORT d[5] (3198:3198:3198) (3628:3628:3628))
        (PORT d[6] (3545:3545:3545) (4016:4016:4016))
        (PORT d[7] (2859:2859:2859) (3222:3222:3222))
        (PORT d[8] (2381:2381:2381) (2670:2670:2670))
        (PORT d[9] (2247:2247:2247) (2509:2509:2509))
        (PORT d[10] (3587:3587:3587) (4061:4061:4061))
        (PORT d[11] (3602:3602:3602) (4090:4090:4090))
        (PORT d[12] (2897:2897:2897) (3279:3279:3279))
        (PORT clk (1272:1272:1272) (1256:1256:1256))
        (PORT ena (1964:1964:1964) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1256:1256:1256))
        (PORT d[0] (1964:1964:1964) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2951:2951:2951))
        (PORT clk (1386:1386:1386) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (3010:3010:3010))
        (PORT d[1] (2919:2919:2919) (3298:3298:3298))
        (PORT d[2] (2545:2545:2545) (2866:2866:2866))
        (PORT d[3] (4459:4459:4459) (5079:5079:5079))
        (PORT d[4] (3207:3207:3207) (3628:3628:3628))
        (PORT d[5] (3198:3198:3198) (3641:3641:3641))
        (PORT d[6] (3882:3882:3882) (4405:4405:4405))
        (PORT d[7] (3201:3201:3201) (3619:3619:3619))
        (PORT d[8] (3126:3126:3126) (3516:3516:3516))
        (PORT d[9] (3310:3310:3310) (3758:3758:3758))
        (PORT d[10] (4482:4482:4482) (5091:5091:5091))
        (PORT d[11] (4289:4289:4289) (4875:4875:4875))
        (PORT d[12] (2535:2535:2535) (2864:2864:2864))
        (PORT clk (1384:1384:1384) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3878:3878:3878) (4358:4358:4358))
        (PORT clk (1384:1384:1384) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1370:1370:1370))
        (PORT d[0] (4145:4145:4145) (4644:4644:4644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (3012:3012:3012))
        (PORT d[1] (2902:2902:2902) (3269:3269:3269))
        (PORT d[2] (2411:2411:2411) (2717:2717:2717))
        (PORT d[3] (4460:4460:4460) (5080:5080:5080))
        (PORT d[4] (3357:3357:3357) (3799:3799:3799))
        (PORT d[5] (3199:3199:3199) (3642:3642:3642))
        (PORT d[6] (3883:3883:3883) (4406:4406:4406))
        (PORT d[7] (3202:3202:3202) (3620:3620:3620))
        (PORT d[8] (3127:3127:3127) (3517:3517:3517))
        (PORT d[9] (3311:3311:3311) (3759:3759:3759))
        (PORT d[10] (4483:4483:4483) (5092:5092:5092))
        (PORT d[11] (4290:4290:4290) (4876:4876:4876))
        (PORT d[12] (2536:2536:2536) (2865:2865:2865))
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (PORT ena (2474:2474:2474) (2733:2733:2733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (PORT d[0] (2474:2474:2474) (2733:2733:2733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2393:2393:2393) (2749:2749:2749))
        (PORT datab (2686:2686:2686) (3078:3078:3078))
        (PORT datac (680:680:680) (770:770:770))
        (PORT datad (496:496:496) (566:566:566))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT datab (100:100:100) (124:124:124))
        (PORT datac (2244:2244:2244) (2560:2560:2560))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2736:2736:2736))
        (PORT clk (1401:1401:1401) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (3236:3236:3236))
        (PORT d[1] (2713:2713:2713) (3058:3058:3058))
        (PORT d[2] (2821:2821:2821) (3184:3184:3184))
        (PORT d[3] (4632:4632:4632) (5279:5279:5279))
        (PORT d[4] (3047:3047:3047) (3451:3451:3451))
        (PORT d[5] (3393:3393:3393) (3865:3865:3865))
        (PORT d[6] (3922:3922:3922) (4458:4458:4458))
        (PORT d[7] (3180:3180:3180) (3584:3584:3584))
        (PORT d[8] (3118:3118:3118) (3519:3519:3519))
        (PORT d[9] (3139:3139:3139) (3571:3571:3571))
        (PORT d[10] (4667:4667:4667) (5305:5305:5305))
        (PORT d[11] (4445:4445:4445) (5043:5043:5043))
        (PORT d[12] (2519:2519:2519) (2842:2842:2842))
        (PORT clk (1399:1399:1399) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1901:1901:1901))
        (PORT clk (1399:1399:1399) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1385:1385:1385))
        (PORT d[0] (1975:1975:1975) (2152:2152:2152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (3255:3255:3255))
        (PORT d[1] (2730:2730:2730) (3088:3088:3088))
        (PORT d[2] (2781:2781:2781) (3134:3134:3134))
        (PORT d[3] (4633:4633:4633) (5280:5280:5280))
        (PORT d[4] (3030:3030:3030) (3431:3431:3431))
        (PORT d[5] (3394:3394:3394) (3866:3866:3866))
        (PORT d[6] (3923:3923:3923) (4459:4459:4459))
        (PORT d[7] (3181:3181:3181) (3585:3585:3585))
        (PORT d[8] (3119:3119:3119) (3520:3520:3520))
        (PORT d[9] (3140:3140:3140) (3572:3572:3572))
        (PORT d[10] (4668:4668:4668) (5306:5306:5306))
        (PORT d[11] (4446:4446:4446) (5044:5044:5044))
        (PORT d[12] (2520:2520:2520) (2843:2843:2843))
        (PORT clk (1358:1358:1358) (1344:1344:1344))
        (PORT ena (1843:1843:1843) (2015:2015:2015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1344:1344:1344))
        (PORT d[0] (1843:1843:1843) (2015:2015:2015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2937:2937:2937))
        (PORT clk (1386:1386:1386) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (3246:3246:3246))
        (PORT d[1] (2918:2918:2918) (3297:3297:3297))
        (PORT d[2] (2993:2993:2993) (3373:3373:3373))
        (PORT d[3] (4447:4447:4447) (5064:5064:5064))
        (PORT d[4] (3233:3233:3233) (3663:3663:3663))
        (PORT d[5] (3209:3209:3209) (3658:3658:3658))
        (PORT d[6] (3733:3733:3733) (4241:4241:4241))
        (PORT d[7] (3004:3004:3004) (3386:3386:3386))
        (PORT d[8] (3281:3281:3281) (3696:3696:3696))
        (PORT d[9] (3320:3320:3320) (3779:3779:3779))
        (PORT d[10] (4493:4493:4493) (5106:5106:5106))
        (PORT d[11] (4263:4263:4263) (4840:4840:4840))
        (PORT d[12] (2724:2724:2724) (3082:3082:3082))
        (PORT clk (1384:1384:1384) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2133:2133:2133))
        (PORT clk (1384:1384:1384) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1370:1370:1370))
        (PORT d[0] (2221:2221:2221) (2438:2438:2438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (3234:3234:3234))
        (PORT d[1] (2912:2912:2912) (3280:3280:3280))
        (PORT d[2] (3005:3005:3005) (3387:3387:3387))
        (PORT d[3] (4448:4448:4448) (5065:5065:5065))
        (PORT d[4] (3196:3196:3196) (3611:3611:3611))
        (PORT d[5] (3210:3210:3210) (3659:3659:3659))
        (PORT d[6] (3734:3734:3734) (4242:4242:4242))
        (PORT d[7] (3005:3005:3005) (3387:3387:3387))
        (PORT d[8] (3282:3282:3282) (3697:3697:3697))
        (PORT d[9] (3321:3321:3321) (3780:3780:3780))
        (PORT d[10] (4494:4494:4494) (5107:5107:5107))
        (PORT d[11] (4264:4264:4264) (4841:4841:4841))
        (PORT d[12] (2725:2725:2725) (3083:3083:3083))
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (PORT ena (2468:2468:2468) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (PORT d[0] (2468:2468:2468) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2391:2391:2391) (2746:2746:2746))
        (PORT datab (2696:2696:2696) (3090:3090:3090))
        (PORT datac (511:511:511) (578:578:578))
        (PORT datad (434:434:434) (493:493:493))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2704:2704:2704))
        (PORT clk (1385:1385:1385) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (3232:3232:3232))
        (PORT d[1] (2900:2900:2900) (3273:3273:3273))
        (PORT d[2] (2725:2725:2725) (3080:3080:3080))
        (PORT d[3] (4441:4441:4441) (5057:5057:5057))
        (PORT d[4] (3226:3226:3226) (3658:3658:3658))
        (PORT d[5] (3179:3179:3179) (3619:3619:3619))
        (PORT d[6] (3735:3735:3735) (4247:4247:4247))
        (PORT d[7] (3009:3009:3009) (3394:3394:3394))
        (PORT d[8] (2319:2319:2319) (2603:2603:2603))
        (PORT d[9] (3306:3306:3306) (3748:3748:3748))
        (PORT d[10] (4475:4475:4475) (5084:5084:5084))
        (PORT d[11] (4105:4105:4105) (4664:4664:4664))
        (PORT d[12] (2723:2723:2723) (3081:3081:3081))
        (PORT clk (1383:1383:1383) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (2081:2081:2081))
        (PORT clk (1383:1383:1383) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1369:1369:1369))
        (PORT d[0] (2153:2153:2153) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (3233:3233:3233))
        (PORT d[1] (2901:2901:2901) (3274:3274:3274))
        (PORT d[2] (2704:2704:2704) (3054:3054:3054))
        (PORT d[3] (4442:4442:4442) (5058:5058:5058))
        (PORT d[4] (3224:3224:3224) (3652:3652:3652))
        (PORT d[5] (3180:3180:3180) (3620:3620:3620))
        (PORT d[6] (3736:3736:3736) (4248:4248:4248))
        (PORT d[7] (3010:3010:3010) (3395:3395:3395))
        (PORT d[8] (2320:2320:2320) (2604:2604:2604))
        (PORT d[9] (3307:3307:3307) (3749:3749:3749))
        (PORT d[10] (4476:4476:4476) (5085:5085:5085))
        (PORT d[11] (4106:4106:4106) (4665:4665:4665))
        (PORT d[12] (2724:2724:2724) (3082:3082:3082))
        (PORT clk (1342:1342:1342) (1328:1328:1328))
        (PORT ena (2476:2476:2476) (2740:2740:2740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1328:1328:1328))
        (PORT d[0] (2476:2476:2476) (2740:2740:2740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2916:2916:2916))
        (PORT clk (1386:1386:1386) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (3401:3401:3401))
        (PORT d[1] (2513:2513:2513) (2832:2832:2832))
        (PORT d[2] (2833:2833:2833) (3198:3198:3198))
        (PORT d[3] (4450:4450:4450) (5068:5068:5068))
        (PORT d[4] (3196:3196:3196) (3617:3617:3617))
        (PORT d[5] (3194:3194:3194) (3632:3632:3632))
        (PORT d[6] (3898:3898:3898) (4424:4424:4424))
        (PORT d[7] (3197:3197:3197) (3609:3609:3609))
        (PORT d[8] (3128:3128:3128) (3531:3531:3531))
        (PORT d[9] (3312:3312:3312) (3769:3769:3769))
        (PORT d[10] (4475:4475:4475) (5080:5080:5080))
        (PORT d[11] (4286:4286:4286) (4869:4869:4869))
        (PORT d[12] (2529:2529:2529) (2858:2858:2858))
        (PORT clk (1384:1384:1384) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3687:3687:3687))
        (PORT clk (1384:1384:1384) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1370:1370:1370))
        (PORT d[0] (3577:3577:3577) (3991:3991:3991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (3215:3215:3215))
        (PORT d[1] (2510:2510:2510) (2833:2833:2833))
        (PORT d[2] (2845:2845:2845) (3212:3212:3212))
        (PORT d[3] (4451:4451:4451) (5069:5069:5069))
        (PORT d[4] (3051:3051:3051) (3460:3460:3460))
        (PORT d[5] (3195:3195:3195) (3633:3633:3633))
        (PORT d[6] (3899:3899:3899) (4425:4425:4425))
        (PORT d[7] (3198:3198:3198) (3610:3610:3610))
        (PORT d[8] (3129:3129:3129) (3532:3532:3532))
        (PORT d[9] (3313:3313:3313) (3770:3770:3770))
        (PORT d[10] (4476:4476:4476) (5081:5081:5081))
        (PORT d[11] (4287:4287:4287) (4870:4870:4870))
        (PORT d[12] (2530:2530:2530) (2859:2859:2859))
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (PORT ena (2495:2495:2495) (2760:2760:2760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (PORT d[0] (2495:2495:2495) (2760:2760:2760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (514:514:514))
        (PORT datab (2695:2695:2695) (3088:3088:3088))
        (PORT datac (2372:2372:2372) (2719:2719:2719))
        (PORT datad (489:489:489) (554:554:554))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (129:129:129))
        (PORT datab (100:100:100) (125:125:125))
        (PORT datac (2243:2243:2243) (2559:2559:2559))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2831:2831:2831))
        (PORT clk (1375:1375:1375) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4404:4404:4404) (5007:5007:5007))
        (PORT d[1] (3646:3646:3646) (4130:4130:4130))
        (PORT d[2] (2906:2906:2906) (3274:3274:3274))
        (PORT d[3] (4111:4111:4111) (4684:4684:4684))
        (PORT d[4] (2843:2843:2843) (3206:3206:3206))
        (PORT d[5] (2966:2966:2966) (3366:3366:3366))
        (PORT d[6] (3560:3560:3560) (4048:4048:4048))
        (PORT d[7] (3021:3021:3021) (3400:3400:3400))
        (PORT d[8] (2725:2725:2725) (3064:3064:3064))
        (PORT d[9] (2254:2254:2254) (2523:2523:2523))
        (PORT d[10] (4138:4138:4138) (4693:4693:4693))
        (PORT d[11] (3943:3943:3943) (4486:4486:4486))
        (PORT d[12] (2728:2728:2728) (3084:3084:3084))
        (PORT clk (1373:1373:1373) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2324:2324:2324))
        (PORT clk (1373:1373:1373) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1360:1360:1360))
        (PORT d[0] (2543:2543:2543) (2799:2799:2799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4264:4264:4264) (4851:4851:4851))
        (PORT d[1] (2545:2545:2545) (2868:2868:2868))
        (PORT d[2] (3058:3058:3058) (3446:3446:3446))
        (PORT d[3] (4112:4112:4112) (4685:4685:4685))
        (PORT d[4] (3377:3377:3377) (3821:3821:3821))
        (PORT d[5] (2967:2967:2967) (3367:3367:3367))
        (PORT d[6] (3561:3561:3561) (4049:4049:4049))
        (PORT d[7] (3022:3022:3022) (3401:3401:3401))
        (PORT d[8] (2726:2726:2726) (3065:3065:3065))
        (PORT d[9] (2255:2255:2255) (2524:2524:2524))
        (PORT d[10] (4139:4139:4139) (4694:4694:4694))
        (PORT d[11] (3944:3944:3944) (4487:4487:4487))
        (PORT d[12] (2729:2729:2729) (3085:3085:3085))
        (PORT clk (1332:1332:1332) (1319:1319:1319))
        (PORT ena (2134:2134:2134) (2352:2352:2352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1319:1319:1319))
        (PORT d[0] (2134:2134:2134) (2352:2352:2352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2875:2875:2875))
        (PORT clk (1406:1406:1406) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3334:3334:3334) (3788:3788:3788))
        (PORT d[1] (2954:2954:2954) (3356:3356:3356))
        (PORT d[2] (2520:2520:2520) (2843:2843:2843))
        (PORT d[3] (4434:4434:4434) (5072:5072:5072))
        (PORT d[4] (3095:3095:3095) (3527:3527:3527))
        (PORT d[5] (3120:3120:3120) (3559:3559:3559))
        (PORT d[6] (3638:3638:3638) (4137:4137:4137))
        (PORT d[7] (3604:3604:3604) (4106:4106:4106))
        (PORT d[8] (3550:3550:3550) (4002:4002:4002))
        (PORT d[9] (3736:3736:3736) (4235:4235:4235))
        (PORT d[10] (4122:4122:4122) (4667:4667:4667))
        (PORT d[11] (4716:4716:4716) (5355:5355:5355))
        (PORT d[12] (3454:3454:3454) (3941:3941:3941))
        (PORT clk (1404:1404:1404) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3676:3676:3676))
        (PORT clk (1404:1404:1404) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1389:1389:1389))
        (PORT d[0] (3549:3549:3549) (3955:3955:3955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3775:3775:3775))
        (PORT d[1] (2955:2955:2955) (3357:3357:3357))
        (PORT d[2] (2521:2521:2521) (2844:2844:2844))
        (PORT d[3] (4435:4435:4435) (5073:5073:5073))
        (PORT d[4] (3106:3106:3106) (3541:3541:3541))
        (PORT d[5] (3121:3121:3121) (3560:3560:3560))
        (PORT d[6] (3639:3639:3639) (4138:4138:4138))
        (PORT d[7] (3605:3605:3605) (4107:4107:4107))
        (PORT d[8] (3551:3551:3551) (4003:4003:4003))
        (PORT d[9] (3737:3737:3737) (4236:4236:4236))
        (PORT d[10] (4123:4123:4123) (4668:4668:4668))
        (PORT d[11] (4717:4717:4717) (5356:5356:5356))
        (PORT d[12] (3455:3455:3455) (3942:3942:3942))
        (PORT clk (1363:1363:1363) (1348:1348:1348))
        (PORT ena (2087:2087:2087) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1348:1348:1348))
        (PORT d[0] (2087:2087:2087) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2597:2597:2597) (2987:2987:2987))
        (PORT datab (811:811:811) (929:929:929))
        (PORT datac (491:491:491) (569:569:569))
        (PORT datad (3124:3124:3124) (3574:3574:3574))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2547:2547:2547))
        (PORT clk (1331:1331:1331) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (4349:4349:4349))
        (PORT d[1] (3300:3300:3300) (3733:3733:3733))
        (PORT d[2] (2853:2853:2853) (3212:3212:3212))
        (PORT d[3] (3771:3771:3771) (4308:4308:4308))
        (PORT d[4] (2623:2623:2623) (2950:2950:2950))
        (PORT d[5] (3284:3284:3284) (3724:3724:3724))
        (PORT d[6] (3646:3646:3646) (4133:4133:4133))
        (PORT d[7] (3457:3457:3457) (3926:3926:3926))
        (PORT d[8] (2432:2432:2432) (2737:2737:2737))
        (PORT d[9] (2604:2604:2604) (2943:2943:2943))
        (PORT d[10] (3594:3594:3594) (4072:4072:4072))
        (PORT d[11] (4035:4035:4035) (4590:4590:4590))
        (PORT d[12] (3222:3222:3222) (3654:3654:3654))
        (PORT clk (1329:1329:1329) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2505:2505:2505))
        (PORT clk (1329:1329:1329) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1312:1312:1312))
        (PORT d[0] (2491:2491:2491) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3840:3840:3840) (4362:4362:4362))
        (PORT d[1] (3156:3156:3156) (3572:3572:3572))
        (PORT d[2] (2857:2857:2857) (3211:3211:3211))
        (PORT d[3] (3772:3772:3772) (4309:4309:4309))
        (PORT d[4] (2628:2628:2628) (2949:2949:2949))
        (PORT d[5] (3285:3285:3285) (3725:3725:3725))
        (PORT d[6] (3647:3647:3647) (4134:4134:4134))
        (PORT d[7] (3458:3458:3458) (3927:3927:3927))
        (PORT d[8] (2433:2433:2433) (2738:2738:2738))
        (PORT d[9] (2605:2605:2605) (2944:2944:2944))
        (PORT d[10] (3595:3595:3595) (4073:4073:4073))
        (PORT d[11] (4036:4036:4036) (4591:4591:4591))
        (PORT d[12] (3223:3223:3223) (3655:3655:3655))
        (PORT clk (1288:1288:1288) (1271:1271:1271))
        (PORT ena (2101:2101:2101) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1271:1271:1271))
        (PORT d[0] (2101:2101:2101) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2611:2611:2611))
        (PORT clk (1363:1363:1363) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (4243:4243:4243))
        (PORT d[1] (3343:3343:3343) (3787:3787:3787))
        (PORT d[2] (2688:2688:2688) (3033:3033:3033))
        (PORT d[3] (3774:3774:3774) (4312:4312:4312))
        (PORT d[4] (2787:2787:2787) (3137:3137:3137))
        (PORT d[5] (3277:3277:3277) (3716:3716:3716))
        (PORT d[6] (3683:3683:3683) (4177:4177:4177))
        (PORT d[7] (3259:3259:3259) (3706:3706:3706))
        (PORT d[8] (2299:2299:2299) (2578:2578:2578))
        (PORT d[9] (2801:2801:2801) (3162:3162:3162))
        (PORT d[10] (3804:3804:3804) (4324:4324:4324))
        (PORT d[11] (4215:4215:4215) (4792:4792:4792))
        (PORT d[12] (3087:3087:3087) (3521:3521:3521))
        (PORT clk (1361:1361:1361) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (4311:4311:4311))
        (PORT clk (1361:1361:1361) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1346:1346:1346))
        (PORT d[0] (3989:3989:3989) (4462:4462:4462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (4231:4231:4231))
        (PORT d[1] (3503:3503:3503) (3966:3966:3966))
        (PORT d[2] (2841:2841:2841) (3208:3208:3208))
        (PORT d[3] (3775:3775:3775) (4313:4313:4313))
        (PORT d[4] (2656:2656:2656) (2997:2997:2997))
        (PORT d[5] (3278:3278:3278) (3717:3717:3717))
        (PORT d[6] (3684:3684:3684) (4178:4178:4178))
        (PORT d[7] (3260:3260:3260) (3707:3707:3707))
        (PORT d[8] (2300:2300:2300) (2579:2579:2579))
        (PORT d[9] (2802:2802:2802) (3163:3163:3163))
        (PORT d[10] (3805:3805:3805) (4325:4325:4325))
        (PORT d[11] (4216:4216:4216) (4793:4793:4793))
        (PORT d[12] (3088:3088:3088) (3522:3522:3522))
        (PORT clk (1320:1320:1320) (1305:1305:1305))
        (PORT ena (2291:2291:2291) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1305:1305:1305))
        (PORT d[0] (2291:2291:2291) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3101:3101:3101) (3569:3569:3569))
        (PORT datab (684:684:684) (800:800:800))
        (PORT datac (2597:2597:2597) (2982:2982:2982))
        (PORT datad (505:505:505) (590:590:590))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2738:2738:2738))
        (PORT clk (1390:1390:1390) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (4065:4065:4065))
        (PORT d[1] (2983:2983:2983) (3380:3380:3380))
        (PORT d[2] (3030:3030:3030) (3447:3447:3447))
        (PORT d[3] (3696:3696:3696) (4191:4191:4191))
        (PORT d[4] (3201:3201:3201) (3619:3619:3619))
        (PORT d[5] (3731:3731:3731) (4223:4223:4223))
        (PORT d[6] (3453:3453:3453) (3923:3923:3923))
        (PORT d[7] (3749:3749:3749) (4266:4266:4266))
        (PORT d[8] (3930:3930:3930) (4446:4446:4446))
        (PORT d[9] (2856:2856:2856) (3243:3243:3243))
        (PORT d[10] (3405:3405:3405) (3872:3872:3872))
        (PORT d[11] (3743:3743:3743) (4263:4263:4263))
        (PORT d[12] (3518:3518:3518) (4004:4004:4004))
        (PORT clk (1388:1388:1388) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3466:3466:3466))
        (PORT clk (1388:1388:1388) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1372:1372:1372))
        (PORT d[0] (3338:3338:3338) (3745:3745:3745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3611:3611:3611) (4079:4079:4079))
        (PORT d[1] (3118:3118:3118) (3531:3531:3531))
        (PORT d[2] (3031:3031:3031) (3448:3448:3448))
        (PORT d[3] (3697:3697:3697) (4192:4192:4192))
        (PORT d[4] (3110:3110:3110) (3518:3518:3518))
        (PORT d[5] (3732:3732:3732) (4224:4224:4224))
        (PORT d[6] (3454:3454:3454) (3924:3924:3924))
        (PORT d[7] (3750:3750:3750) (4267:4267:4267))
        (PORT d[8] (3931:3931:3931) (4447:4447:4447))
        (PORT d[9] (2857:2857:2857) (3244:3244:3244))
        (PORT d[10] (3406:3406:3406) (3873:3873:3873))
        (PORT d[11] (3744:3744:3744) (4264:4264:4264))
        (PORT d[12] (3519:3519:3519) (4005:4005:4005))
        (PORT clk (1347:1347:1347) (1331:1331:1331))
        (PORT ena (1922:1922:1922) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1331:1331:1331))
        (PORT d[0] (1922:1922:1922) (2112:2112:2112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2736:2736:2736))
        (PORT clk (1383:1383:1383) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3613:3613:3613) (4086:4086:4086))
        (PORT d[1] (2965:2965:2965) (3353:3353:3353))
        (PORT d[2] (2878:2878:2878) (3258:3258:3258))
        (PORT d[3] (3656:3656:3656) (4140:4140:4140))
        (PORT d[4] (2518:2518:2518) (2843:2843:2843))
        (PORT d[5] (3270:3270:3270) (3715:3715:3715))
        (PORT d[6] (3572:3572:3572) (4038:4038:4038))
        (PORT d[7] (3596:3596:3596) (4101:4101:4101))
        (PORT d[8] (2655:2655:2655) (2992:2992:2992))
        (PORT d[9] (2888:2888:2888) (3282:3282:3282))
        (PORT d[10] (3234:3234:3234) (3676:3676:3676))
        (PORT d[11] (3560:3560:3560) (4048:4048:4048))
        (PORT d[12] (3486:3486:3486) (3962:3962:3962))
        (PORT clk (1381:1381:1381) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2528:2528:2528))
        (PORT clk (1381:1381:1381) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1365:1365:1365))
        (PORT d[0] (2533:2533:2533) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3614:3614:3614) (4086:4086:4086))
        (PORT d[1] (2976:2976:2976) (3370:3370:3370))
        (PORT d[2] (2885:2885:2885) (3276:3276:3276))
        (PORT d[3] (3657:3657:3657) (4141:4141:4141))
        (PORT d[4] (3269:3269:3269) (3690:3690:3690))
        (PORT d[5] (3271:3271:3271) (3716:3716:3716))
        (PORT d[6] (3573:3573:3573) (4039:4039:4039))
        (PORT d[7] (3597:3597:3597) (4102:4102:4102))
        (PORT d[8] (2656:2656:2656) (2993:2993:2993))
        (PORT d[9] (2889:2889:2889) (3283:3283:3283))
        (PORT d[10] (3235:3235:3235) (3677:3677:3677))
        (PORT d[11] (3561:3561:3561) (4049:4049:4049))
        (PORT d[12] (3487:3487:3487) (3963:3963:3963))
        (PORT clk (1340:1340:1340) (1324:1324:1324))
        (PORT ena (1960:1960:1960) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1324:1324:1324))
        (PORT d[0] (1960:1960:1960) (2156:2156:2156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2596:2596:2596) (2986:2986:2986))
        (PORT datab (671:671:671) (756:756:756))
        (PORT datac (786:786:786) (883:883:883))
        (PORT datad (3123:3123:3123) (3572:3572:3572))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~152)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (366:366:366))
        (PORT datac (2304:2304:2304) (2641:2641:2641))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2941:2941:2941))
        (PORT clk (1362:1362:1362) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3729:3729:3729))
        (PORT d[1] (3298:3298:3298) (3728:3728:3728))
        (PORT d[2] (2902:2902:2902) (3288:3288:3288))
        (PORT d[3] (3357:3357:3357) (3812:3812:3812))
        (PORT d[4] (2682:2682:2682) (3030:3030:3030))
        (PORT d[5] (3371:3371:3371) (3811:3811:3811))
        (PORT d[6] (3151:3151:3151) (3582:3582:3582))
        (PORT d[7] (3411:3411:3411) (3889:3889:3889))
        (PORT d[8] (2970:2970:2970) (3351:3351:3351))
        (PORT d[9] (2488:2488:2488) (2804:2804:2804))
        (PORT d[10] (3226:3226:3226) (3665:3665:3665))
        (PORT d[11] (3364:3364:3364) (3822:3822:3822))
        (PORT d[12] (3154:3154:3154) (3591:3591:3591))
        (PORT clk (1360:1360:1360) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2547:2547:2547))
        (PORT clk (1360:1360:1360) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1346:1346:1346))
        (PORT d[0] (2562:2562:2562) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3729:3729:3729))
        (PORT d[1] (3298:3298:3298) (3732:3732:3732))
        (PORT d[2] (2900:2900:2900) (3292:3292:3292))
        (PORT d[3] (3358:3358:3358) (3813:3813:3813))
        (PORT d[4] (2530:2530:2530) (2857:2857:2857))
        (PORT d[5] (3372:3372:3372) (3812:3812:3812))
        (PORT d[6] (3152:3152:3152) (3583:3583:3583))
        (PORT d[7] (3412:3412:3412) (3890:3890:3890))
        (PORT d[8] (2971:2971:2971) (3352:3352:3352))
        (PORT d[9] (2489:2489:2489) (2805:2805:2805))
        (PORT d[10] (3227:3227:3227) (3666:3666:3666))
        (PORT d[11] (3365:3365:3365) (3823:3823:3823))
        (PORT d[12] (3155:3155:3155) (3592:3592:3592))
        (PORT clk (1319:1319:1319) (1305:1305:1305))
        (PORT ena (1933:1933:1933) (2123:2123:2123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1305:1305:1305))
        (PORT d[0] (1933:1933:1933) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2595:2595:2595))
        (PORT clk (1392:1392:1392) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3896:3896:3896) (4429:4429:4429))
        (PORT d[1] (3500:3500:3500) (3958:3958:3958))
        (PORT d[2] (2980:2980:2980) (3353:3353:3353))
        (PORT d[3] (4116:4116:4116) (4722:4722:4722))
        (PORT d[4] (2802:2802:2802) (3154:3154:3154))
        (PORT d[5] (3437:3437:3437) (3890:3890:3890))
        (PORT d[6] (3350:3350:3350) (3811:3811:3811))
        (PORT d[7] (2908:2908:2908) (3275:3275:3275))
        (PORT d[8] (2301:2301:2301) (2583:2583:2583))
        (PORT d[9] (3728:3728:3728) (4228:4228:4228))
        (PORT d[10] (3960:3960:3960) (4487:4487:4487))
        (PORT d[11] (4380:4380:4380) (4979:4979:4979))
        (PORT d[12] (3100:3100:3100) (3532:3532:3532))
        (PORT clk (1390:1390:1390) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3923:3923:3923))
        (PORT clk (1390:1390:1390) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1377:1377:1377))
        (PORT d[0] (3773:3773:3773) (4202:4202:4202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (4458:4458:4458))
        (PORT d[1] (3690:3690:3690) (4172:4172:4172))
        (PORT d[2] (3037:3037:3037) (3438:3438:3438))
        (PORT d[3] (4117:4117:4117) (4723:4723:4723))
        (PORT d[4] (2946:2946:2946) (3316:3316:3316))
        (PORT d[5] (3438:3438:3438) (3891:3891:3891))
        (PORT d[6] (3351:3351:3351) (3812:3812:3812))
        (PORT d[7] (2909:2909:2909) (3276:3276:3276))
        (PORT d[8] (2302:2302:2302) (2584:2584:2584))
        (PORT d[9] (3729:3729:3729) (4229:4229:4229))
        (PORT d[10] (3961:3961:3961) (4488:4488:4488))
        (PORT d[11] (4381:4381:4381) (4980:4980:4980))
        (PORT d[12] (3101:3101:3101) (3533:3533:3533))
        (PORT clk (1349:1349:1349) (1336:1336:1336))
        (PORT ena (1922:1922:1922) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1336:1336:1336))
        (PORT d[0] (1922:1922:1922) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2599:2599:2599) (2990:2990:2990))
        (PORT datab (984:984:984) (1144:1144:1144))
        (PORT datac (493:493:493) (575:575:575))
        (PORT datad (3127:3127:3127) (3577:3577:3577))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (130:130:130))
        (PORT datab (101:101:101) (125:125:125))
        (PORT datac (2310:2310:2310) (2649:2649:2649))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2577:2577:2577))
        (PORT clk (1346:1346:1346) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4081:4081:4081) (4641:4641:4641))
        (PORT d[1] (3278:3278:3278) (3703:3703:3703))
        (PORT d[2] (3242:3242:3242) (3663:3663:3663))
        (PORT d[3] (3930:3930:3930) (4482:4482:4482))
        (PORT d[4] (2648:2648:2648) (2988:2988:2988))
        (PORT d[5] (3326:3326:3326) (3770:3770:3770))
        (PORT d[6] (3366:3366:3366) (3825:3825:3825))
        (PORT d[7] (2852:2852:2852) (3222:3222:3222))
        (PORT d[8] (2451:2451:2451) (2739:2739:2739))
        (PORT d[9] (2078:2078:2078) (2332:2332:2332))
        (PORT d[10] (3783:3783:3783) (4287:4287:4287))
        (PORT d[11] (3748:3748:3748) (4261:4261:4261))
        (PORT d[12] (2731:2731:2731) (3092:3092:3092))
        (PORT clk (1344:1344:1344) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2252:2252:2252))
        (PORT clk (1344:1344:1344) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1328:1328:1328))
        (PORT d[0] (2320:2320:2320) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4072:4072:4072) (4626:4626:4626))
        (PORT d[1] (3296:3296:3296) (3737:3737:3737))
        (PORT d[2] (3239:3239:3239) (3668:3668:3668))
        (PORT d[3] (3931:3931:3931) (4483:4483:4483))
        (PORT d[4] (2643:2643:2643) (2973:2973:2973))
        (PORT d[5] (3327:3327:3327) (3771:3771:3771))
        (PORT d[6] (3367:3367:3367) (3826:3826:3826))
        (PORT d[7] (2853:2853:2853) (3223:3223:3223))
        (PORT d[8] (2452:2452:2452) (2740:2740:2740))
        (PORT d[9] (2079:2079:2079) (2333:2333:2333))
        (PORT d[10] (3784:3784:3784) (4288:4288:4288))
        (PORT d[11] (3749:3749:3749) (4262:4262:4262))
        (PORT d[12] (2732:2732:2732) (3093:3093:3093))
        (PORT clk (1303:1303:1303) (1287:1287:1287))
        (PORT ena (1962:1962:1962) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1287:1287:1287))
        (PORT d[0] (1962:1962:1962) (2163:2163:2163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2585:2585:2585))
        (PORT clk (1322:1322:1322) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (4281:4281:4281))
        (PORT d[1] (2728:2728:2728) (3078:3078:3078))
        (PORT d[2] (2935:2935:2935) (3321:3321:3321))
        (PORT d[3] (3610:3610:3610) (4122:4122:4122))
        (PORT d[4] (2429:2429:2429) (2723:2723:2723))
        (PORT d[5] (3177:3177:3177) (3604:3604:3604))
        (PORT d[6] (3534:3534:3534) (4004:4004:4004))
        (PORT d[7] (2869:2869:2869) (3237:3237:3237))
        (PORT d[8] (2316:2316:2316) (2590:2590:2590))
        (PORT d[9] (2252:2252:2252) (2520:2520:2520))
        (PORT d[10] (3601:3601:3601) (4079:4079:4079))
        (PORT d[11] (3601:3601:3601) (4088:4088:4088))
        (PORT d[12] (2896:2896:2896) (3277:3277:3277))
        (PORT clk (1320:1320:1320) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3524:3524:3524) (3949:3949:3949))
        (PORT clk (1320:1320:1320) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1304:1304:1304))
        (PORT d[0] (3795:3795:3795) (4228:4228:4228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (4280:4280:4280))
        (PORT d[1] (3083:3083:3083) (3486:3486:3486))
        (PORT d[2] (2946:2946:2946) (3338:3338:3338))
        (PORT d[3] (3611:3611:3611) (4123:4123:4123))
        (PORT d[4] (2436:2436:2436) (2739:2739:2739))
        (PORT d[5] (3178:3178:3178) (3605:3605:3605))
        (PORT d[6] (3535:3535:3535) (4005:4005:4005))
        (PORT d[7] (2870:2870:2870) (3238:3238:3238))
        (PORT d[8] (2317:2317:2317) (2591:2591:2591))
        (PORT d[9] (2253:2253:2253) (2521:2521:2521))
        (PORT d[10] (3602:3602:3602) (4080:4080:4080))
        (PORT d[11] (3602:3602:3602) (4089:4089:4089))
        (PORT d[12] (2897:2897:2897) (3278:3278:3278))
        (PORT clk (1279:1279:1279) (1263:1263:1263))
        (PORT ena (1989:1989:1989) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1263:1263:1263))
        (PORT d[0] (1989:1989:1989) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (1081:1081:1081))
        (PORT datab (1132:1132:1132) (1297:1297:1297))
        (PORT datac (2587:2587:2587) (2971:2971:2971))
        (PORT datad (3085:3085:3085) (3543:3543:3543))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2503:2503:2503))
        (PORT clk (1336:1336:1336) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3929:3929:3929) (4463:4463:4463))
        (PORT d[1] (3100:3100:3100) (3495:3495:3495))
        (PORT d[2] (3206:3206:3206) (3627:3627:3627))
        (PORT d[3] (3780:3780:3780) (4307:4307:4307))
        (PORT d[4] (2461:2461:2461) (2772:2772:2772))
        (PORT d[5] (3193:3193:3193) (3627:3627:3627))
        (PORT d[6] (3390:3390:3390) (3851:3851:3851))
        (PORT d[7] (2838:2838:2838) (3200:3200:3200))
        (PORT d[8] (2395:2395:2395) (2686:2686:2686))
        (PORT d[9] (2087:2087:2087) (2337:2337:2337))
        (PORT d[10] (3785:3785:3785) (4294:4294:4294))
        (PORT d[11] (3584:3584:3584) (4071:4071:4071))
        (PORT d[12] (2879:2879:2879) (3259:3259:3259))
        (PORT clk (1334:1334:1334) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2860:2860:2860))
        (PORT clk (1334:1334:1334) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1317:1317:1317))
        (PORT d[0] (2674:2674:2674) (2972:2972:2972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3786:3786:3786) (4304:4304:4304))
        (PORT d[1] (3097:3097:3097) (3501:3501:3501))
        (PORT d[2] (2933:2933:2933) (3325:3325:3325))
        (PORT d[3] (3781:3781:3781) (4308:4308:4308))
        (PORT d[4] (2462:2462:2462) (2769:2769:2769))
        (PORT d[5] (3194:3194:3194) (3628:3628:3628))
        (PORT d[6] (3391:3391:3391) (3852:3852:3852))
        (PORT d[7] (2839:2839:2839) (3201:3201:3201))
        (PORT d[8] (2396:2396:2396) (2687:2687:2687))
        (PORT d[9] (2088:2088:2088) (2338:2338:2338))
        (PORT d[10] (3786:3786:3786) (4295:4295:4295))
        (PORT d[11] (3585:3585:3585) (4072:4072:4072))
        (PORT d[12] (2880:2880:2880) (3260:3260:3260))
        (PORT clk (1293:1293:1293) (1276:1276:1276))
        (PORT ena (1948:1948:1948) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1276:1276:1276))
        (PORT d[0] (1948:1948:1948) (2135:2135:2135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2951:2951:2951))
        (PORT clk (1384:1384:1384) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3896:3896:3896) (4420:4420:4420))
        (PORT d[1] (3526:3526:3526) (3992:3992:3992))
        (PORT d[2] (3038:3038:3038) (3444:3444:3444))
        (PORT d[3] (4101:4101:4101) (4696:4696:4696))
        (PORT d[4] (2781:2781:2781) (3134:3134:3134))
        (PORT d[5] (3270:3270:3270) (3703:3703:3703))
        (PORT d[6] (3329:3329:3329) (3785:3785:3785))
        (PORT d[7] (3248:3248:3248) (3696:3696:3696))
        (PORT d[8] (2250:2250:2250) (2533:2533:2533))
        (PORT d[9] (2477:2477:2477) (2802:2802:2802))
        (PORT d[10] (3977:3977:3977) (4521:4521:4521))
        (PORT d[11] (4381:4381:4381) (4974:4974:4974))
        (PORT d[12] (3104:3104:3104) (3541:3541:3541))
        (PORT clk (1382:1382:1382) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3384:3384:3384))
        (PORT clk (1382:1382:1382) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1368:1368:1368))
        (PORT d[0] (3312:3312:3312) (3691:3691:3691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3729:3729:3729) (4241:4241:4241))
        (PORT d[1] (3677:3677:3677) (4162:4162:4162))
        (PORT d[2] (3029:3029:3029) (3432:3432:3432))
        (PORT d[3] (4102:4102:4102) (4697:4697:4697))
        (PORT d[4] (2783:2783:2783) (3133:3133:3133))
        (PORT d[5] (3271:3271:3271) (3704:3704:3704))
        (PORT d[6] (3330:3330:3330) (3786:3786:3786))
        (PORT d[7] (3249:3249:3249) (3697:3697:3697))
        (PORT d[8] (2251:2251:2251) (2534:2534:2534))
        (PORT d[9] (2478:2478:2478) (2803:2803:2803))
        (PORT d[10] (3978:3978:3978) (4522:4522:4522))
        (PORT d[11] (4382:4382:4382) (4975:4975:4975))
        (PORT d[12] (3105:3105:3105) (3542:3542:3542))
        (PORT clk (1341:1341:1341) (1327:1327:1327))
        (PORT ena (1751:1751:1751) (1929:1929:1929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1327:1327:1327))
        (PORT d[0] (1751:1751:1751) (1929:1929:1929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3104:3104:3104) (3572:3572:3572))
        (PORT datab (998:998:998) (1148:1148:1148))
        (PORT datac (2589:2589:2589) (2973:2973:2973))
        (PORT datad (330:330:330) (381:381:381))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2363:2363:2363))
        (PORT clk (1359:1359:1359) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3546:3546:3546) (4033:4033:4033))
        (PORT d[1] (3333:3333:3333) (3767:3767:3767))
        (PORT d[2] (2820:2820:2820) (3176:3176:3176))
        (PORT d[3] (3929:3929:3929) (4500:4500:4500))
        (PORT d[4] (2786:2786:2786) (3136:3136:3136))
        (PORT d[5] (3458:3458:3458) (3916:3916:3916))
        (PORT d[6] (3682:3682:3682) (4176:4176:4176))
        (PORT d[7] (3278:3278:3278) (3730:3730:3730))
        (PORT d[8] (2486:2486:2486) (2789:2789:2789))
        (PORT d[9] (2783:2783:2783) (3139:3139:3139))
        (PORT d[10] (3785:3785:3785) (4298:4298:4298))
        (PORT d[11] (4218:4218:4218) (4800:4800:4800))
        (PORT d[12] (3096:3096:3096) (3531:3531:3531))
        (PORT clk (1357:1357:1357) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (4199:4199:4199))
        (PORT clk (1357:1357:1357) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1340:1340:1340))
        (PORT d[0] (4008:4008:4008) (4478:4478:4478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (4034:4034:4034))
        (PORT d[1] (3336:3336:3336) (3778:3778:3778))
        (PORT d[2] (2992:2992:2992) (3365:3365:3365))
        (PORT d[3] (3930:3930:3930) (4501:4501:4501))
        (PORT d[4] (2646:2646:2646) (2981:2981:2981))
        (PORT d[5] (3459:3459:3459) (3917:3917:3917))
        (PORT d[6] (3683:3683:3683) (4177:4177:4177))
        (PORT d[7] (3279:3279:3279) (3731:3731:3731))
        (PORT d[8] (2487:2487:2487) (2790:2790:2790))
        (PORT d[9] (2784:2784:2784) (3140:3140:3140))
        (PORT d[10] (3786:3786:3786) (4299:4299:4299))
        (PORT d[11] (4219:4219:4219) (4801:4801:4801))
        (PORT d[12] (3097:3097:3097) (3532:3532:3532))
        (PORT clk (1316:1316:1316) (1299:1299:1299))
        (PORT ena (2285:2285:2285) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1299:1299:1299))
        (PORT d[0] (2285:2285:2285) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2354:2354:2354))
        (PORT clk (1338:1338:1338) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (4052:4052:4052))
        (PORT d[1] (3164:3164:3164) (3582:3582:3582))
        (PORT d[2] (2973:2973:2973) (3344:3344:3344))
        (PORT d[3] (3762:3762:3762) (4288:4288:4288))
        (PORT d[4] (2483:2483:2483) (2799:2799:2799))
        (PORT d[5] (3303:3303:3303) (3749:3749:3749))
        (PORT d[6] (3510:3510:3510) (3977:3977:3977))
        (PORT d[7] (3439:3439:3439) (3905:3905:3905))
        (PORT d[8] (2467:2467:2467) (2768:2768:2768))
        (PORT d[9] (2616:2616:2616) (2957:2957:2957))
        (PORT d[10] (3608:3608:3608) (4088:4088:4088))
        (PORT d[11] (3903:3903:3903) (4435:4435:4435))
        (PORT d[12] (3229:3229:3229) (3666:3666:3666))
        (PORT clk (1336:1336:1336) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2647:2647:2647))
        (PORT clk (1336:1336:1336) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1320:1320:1320))
        (PORT d[0] (2642:2642:2642) (2926:2926:2926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (4053:4053:4053))
        (PORT d[1] (3322:3322:3322) (3761:3761:3761))
        (PORT d[2] (2970:2970:2970) (3338:3338:3338))
        (PORT d[3] (3763:3763:3763) (4289:4289:4289))
        (PORT d[4] (2505:2505:2505) (2828:2828:2828))
        (PORT d[5] (3304:3304:3304) (3750:3750:3750))
        (PORT d[6] (3511:3511:3511) (3978:3978:3978))
        (PORT d[7] (3440:3440:3440) (3906:3906:3906))
        (PORT d[8] (2468:2468:2468) (2769:2769:2769))
        (PORT d[9] (2617:2617:2617) (2958:2958:2958))
        (PORT d[10] (3609:3609:3609) (4089:4089:4089))
        (PORT d[11] (3904:3904:3904) (4436:4436:4436))
        (PORT d[12] (3230:3230:3230) (3667:3667:3667))
        (PORT clk (1295:1295:1295) (1279:1279:1279))
        (PORT ena (2133:2133:2133) (2360:2360:2360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1279:1279:1279))
        (PORT d[0] (2133:2133:2133) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (580:580:580))
        (PORT datab (681:681:681) (793:793:793))
        (PORT datac (2589:2589:2589) (2974:2974:2974))
        (PORT datad (3084:3084:3084) (3542:3542:3542))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (129:129:129))
        (PORT datac (2121:2121:2121) (2419:2419:2419))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2940:2940:2940))
        (PORT clk (1382:1382:1382) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3907:3907:3907) (4434:4434:4434))
        (PORT d[1] (3526:3526:3526) (3993:3993:3993))
        (PORT d[2] (2823:2823:2823) (3182:3182:3182))
        (PORT d[3] (3946:3946:3946) (4503:4503:4503))
        (PORT d[4] (2795:2795:2795) (3147:3147:3147))
        (PORT d[5] (3418:3418:3418) (3865:3865:3865))
        (PORT d[6] (3362:3362:3362) (3828:3828:3828))
        (PORT d[7] (3260:3260:3260) (3709:3709:3709))
        (PORT d[8] (2288:2288:2288) (2569:2569:2569))
        (PORT d[9] (2477:2477:2477) (2799:2799:2799))
        (PORT d[10] (3978:3978:3978) (4522:4522:4522))
        (PORT d[11] (4382:4382:4382) (4975:4975:4975))
        (PORT d[12] (3100:3100:3100) (3532:3532:3532))
        (PORT clk (1380:1380:1380) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2875:2875:2875))
        (PORT clk (1380:1380:1380) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1363:1363:1363))
        (PORT d[0] (2863:2863:2863) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3898:3898:3898) (4422:4422:4422))
        (PORT d[1] (3678:3678:3678) (4159:4159:4159))
        (PORT d[2] (3036:3036:3036) (3438:3438:3438))
        (PORT d[3] (3947:3947:3947) (4504:4504:4504))
        (PORT d[4] (2785:2785:2785) (3135:3135:3135))
        (PORT d[5] (3419:3419:3419) (3866:3866:3866))
        (PORT d[6] (3363:3363:3363) (3829:3829:3829))
        (PORT d[7] (3261:3261:3261) (3710:3710:3710))
        (PORT d[8] (2289:2289:2289) (2570:2570:2570))
        (PORT d[9] (2478:2478:2478) (2800:2800:2800))
        (PORT d[10] (3979:3979:3979) (4523:4523:4523))
        (PORT d[11] (4383:4383:4383) (4976:4976:4976))
        (PORT d[12] (3101:3101:3101) (3533:3533:3533))
        (PORT clk (1339:1339:1339) (1322:1322:1322))
        (PORT ena (1934:1934:1934) (2134:2134:2134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1322:1322:1322))
        (PORT d[0] (1934:1934:1934) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2599:2599:2599))
        (PORT clk (1401:1401:1401) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4648:4648:4648))
        (PORT d[1] (2949:2949:2949) (3351:3351:3351))
        (PORT d[2] (2655:2655:2655) (2994:2994:2994))
        (PORT d[3] (4276:4276:4276) (4900:4900:4900))
        (PORT d[4] (3256:3256:3256) (3703:3703:3703))
        (PORT d[5] (3087:3087:3087) (3519:3519:3519))
        (PORT d[6] (3522:3522:3522) (4012:4012:4012))
        (PORT d[7] (2916:2916:2916) (3292:3292:3292))
        (PORT d[8] (3545:3545:3545) (3993:3993:3993))
        (PORT d[9] (3589:3589:3589) (4069:4069:4069))
        (PORT d[10] (4140:4140:4140) (4701:4701:4701))
        (PORT d[11] (4546:4546:4546) (5161:5161:5161))
        (PORT d[12] (3277:3277:3277) (3736:3736:3736))
        (PORT clk (1399:1399:1399) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3304:3304:3304) (3716:3716:3716))
        (PORT clk (1399:1399:1399) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1385:1385:1385))
        (PORT d[0] (3575:3575:3575) (3995:3995:3995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4090:4090:4090) (4663:4663:4663))
        (PORT d[1] (2939:2939:2939) (3338:3338:3338))
        (PORT d[2] (2656:2656:2656) (2995:2995:2995))
        (PORT d[3] (4277:4277:4277) (4901:4901:4901))
        (PORT d[4] (3253:3253:3253) (3700:3700:3700))
        (PORT d[5] (3088:3088:3088) (3520:3520:3520))
        (PORT d[6] (3523:3523:3523) (4013:4013:4013))
        (PORT d[7] (2917:2917:2917) (3293:3293:3293))
        (PORT d[8] (3546:3546:3546) (3994:3994:3994))
        (PORT d[9] (3590:3590:3590) (4070:4070:4070))
        (PORT d[10] (4141:4141:4141) (4702:4702:4702))
        (PORT d[11] (4547:4547:4547) (5162:5162:5162))
        (PORT d[12] (3278:3278:3278) (3737:3737:3737))
        (PORT clk (1358:1358:1358) (1344:1344:1344))
        (PORT ena (1743:1743:1743) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1344:1344:1344))
        (PORT d[0] (1743:1743:1743) (1908:1908:1908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3105:3105:3105) (3574:3574:3574))
        (PORT datab (483:483:483) (557:557:557))
        (PORT datac (2587:2587:2587) (2971:2971:2971))
        (PORT datad (642:642:642) (730:730:730))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (129:129:129))
        (PORT datab (100:100:100) (124:124:124))
        (PORT datac (2122:2122:2122) (2421:2421:2421))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (300:300:300) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (2178:2178:2178))
        (PORT clk (1400:1400:1400) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3921:3921:3921))
        (PORT d[1] (3768:3768:3768) (4261:4261:4261))
        (PORT d[2] (3607:3607:3607) (4074:4074:4074))
        (PORT d[3] (2698:2698:2698) (3014:3014:3014))
        (PORT d[4] (3270:3270:3270) (3697:3697:3697))
        (PORT d[5] (2221:2221:2221) (2499:2499:2499))
        (PORT d[6] (2474:2474:2474) (2781:2781:2781))
        (PORT d[7] (2236:2236:2236) (2499:2499:2499))
        (PORT d[8] (4539:4539:4539) (5143:5143:5143))
        (PORT d[9] (3764:3764:3764) (4261:4261:4261))
        (PORT d[10] (3409:3409:3409) (3840:3840:3840))
        (PORT d[11] (3118:3118:3118) (3524:3524:3524))
        (PORT d[12] (3566:3566:3566) (4044:4044:4044))
        (PORT clk (1398:1398:1398) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (598:598:598) (617:617:617))
        (PORT clk (1398:1398:1398) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1384:1384:1384))
        (PORT d[0] (869:869:869) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (4080:4080:4080))
        (PORT d[1] (3599:3599:3599) (4058:4058:4058))
        (PORT d[2] (3608:3608:3608) (4075:4075:4075))
        (PORT d[3] (2699:2699:2699) (3015:3015:3015))
        (PORT d[4] (3257:3257:3257) (3685:3685:3685))
        (PORT d[5] (2222:2222:2222) (2500:2500:2500))
        (PORT d[6] (2475:2475:2475) (2782:2782:2782))
        (PORT d[7] (2237:2237:2237) (2500:2500:2500))
        (PORT d[8] (4540:4540:4540) (5144:5144:5144))
        (PORT d[9] (3765:3765:3765) (4262:4262:4262))
        (PORT d[10] (3410:3410:3410) (3841:3841:3841))
        (PORT d[11] (3119:3119:3119) (3525:3525:3525))
        (PORT d[12] (3567:3567:3567) (4045:4045:4045))
        (PORT clk (1357:1357:1357) (1343:1343:1343))
        (PORT ena (1440:1440:1440) (1538:1538:1538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1343:1343:1343))
        (PORT d[0] (1440:1440:1440) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2245:2245:2245))
        (PORT clk (1391:1391:1391) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (4127:4127:4127))
        (PORT d[1] (3942:3942:3942) (4455:4455:4455))
        (PORT d[2] (3424:3424:3424) (3868:3868:3868))
        (PORT d[3] (2877:2877:2877) (3214:3214:3214))
        (PORT d[4] (5055:5055:5055) (5757:5757:5757))
        (PORT d[5] (2409:2409:2409) (2716:2716:2716))
        (PORT d[6] (1873:1873:1873) (2085:2085:2085))
        (PORT d[7] (2064:2064:2064) (2297:2297:2297))
        (PORT d[8] (4362:4362:4362) (4946:4946:4946))
        (PORT d[9] (3584:3584:3584) (4046:4046:4046))
        (PORT d[10] (3582:3582:3582) (4034:4034:4034))
        (PORT d[11] (2916:2916:2916) (3296:3296:3296))
        (PORT d[12] (2601:2601:2601) (2927:2927:2927))
        (PORT clk (1389:1389:1389) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (898:898:898) (955:955:955))
        (PORT clk (1389:1389:1389) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1377:1377:1377))
        (PORT d[0] (1169:1169:1169) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3614:3614:3614) (4099:4099:4099))
        (PORT d[1] (3752:3752:3752) (4225:4225:4225))
        (PORT d[2] (3425:3425:3425) (3869:3869:3869))
        (PORT d[3] (2878:2878:2878) (3215:3215:3215))
        (PORT d[4] (5066:5066:5066) (5774:5774:5774))
        (PORT d[5] (2410:2410:2410) (2717:2717:2717))
        (PORT d[6] (1874:1874:1874) (2086:2086:2086))
        (PORT d[7] (2065:2065:2065) (2298:2298:2298))
        (PORT d[8] (4363:4363:4363) (4947:4947:4947))
        (PORT d[9] (3585:3585:3585) (4047:4047:4047))
        (PORT d[10] (3583:3583:3583) (4035:4035:4035))
        (PORT d[11] (2917:2917:2917) (3297:3297:3297))
        (PORT d[12] (2602:2602:2602) (2928:2928:2928))
        (PORT clk (1348:1348:1348) (1336:1336:1336))
        (PORT ena (1269:1269:1269) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1336:1336:1336))
        (PORT d[0] (1269:1269:1269) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (926:926:926))
        (PORT datab (714:714:714) (841:841:841))
        (PORT datac (2342:2342:2342) (2662:2662:2662))
        (PORT datad (649:649:649) (748:748:748))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2246:2246:2246))
        (PORT clk (1396:1396:1396) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (4274:4274:4274))
        (PORT d[1] (3931:3931:3931) (4440:4440:4440))
        (PORT d[2] (3396:3396:3396) (3824:3824:3824))
        (PORT d[3] (2866:2866:2866) (3201:3201:3201))
        (PORT d[4] (5064:5064:5064) (5767:5767:5767))
        (PORT d[5] (2379:2379:2379) (2677:2677:2677))
        (PORT d[6] (1856:1856:1856) (2060:2060:2060))
        (PORT d[7] (2275:2275:2275) (2545:2545:2545))
        (PORT d[8] (4368:4368:4368) (4954:4954:4954))
        (PORT d[9] (3601:3601:3601) (4078:4078:4078))
        (PORT d[10] (3563:3563:3563) (4009:4009:4009))
        (PORT d[11] (3121:3121:3121) (3535:3535:3535))
        (PORT d[12] (3740:3740:3740) (4246:4246:4246))
        (PORT clk (1394:1394:1394) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (763:763:763) (804:804:804))
        (PORT clk (1394:1394:1394) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1382:1382:1382))
        (PORT d[0] (1034:1034:1034) (1083:1083:1083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (4274:4274:4274))
        (PORT d[1] (3784:3784:3784) (4272:4272:4272))
        (PORT d[2] (3594:3594:3594) (4063:4063:4063))
        (PORT d[3] (2867:2867:2867) (3202:3202:3202))
        (PORT d[4] (5075:5075:5075) (5781:5781:5781))
        (PORT d[5] (2380:2380:2380) (2678:2678:2678))
        (PORT d[6] (1857:1857:1857) (2061:2061:2061))
        (PORT d[7] (2276:2276:2276) (2546:2546:2546))
        (PORT d[8] (4369:4369:4369) (4955:4955:4955))
        (PORT d[9] (3602:3602:3602) (4079:4079:4079))
        (PORT d[10] (3564:3564:3564) (4010:4010:4010))
        (PORT d[11] (3122:3122:3122) (3536:3536:3536))
        (PORT d[12] (3741:3741:3741) (4247:4247:4247))
        (PORT clk (1353:1353:1353) (1341:1341:1341))
        (PORT ena (1423:1423:1423) (1519:1519:1519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1341:1341:1341))
        (PORT d[0] (1423:1423:1423) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2241:2241:2241))
        (PORT clk (1376:1376:1376) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3796:3796:3796) (4306:4306:4306))
        (PORT d[1] (3930:3930:3930) (4421:4421:4421))
        (PORT d[2] (3239:3239:3239) (3652:3652:3652))
        (PORT d[3] (3046:3046:3046) (3400:3400:3400))
        (PORT d[4] (4882:4882:4882) (5562:5562:5562))
        (PORT d[5] (2551:2551:2551) (2868:2868:2868))
        (PORT d[6] (1851:1851:1851) (2056:2056:2056))
        (PORT d[7] (2043:2043:2043) (2272:2272:2272))
        (PORT d[8] (4193:4193:4193) (4755:4755:4755))
        (PORT d[9] (3433:3433:3433) (3886:3886:3886))
        (PORT d[10] (3733:3733:3733) (4195:4195:4195))
        (PORT d[11] (3285:3285:3285) (3717:3717:3717))
        (PORT d[12] (2809:2809:2809) (3176:3176:3176))
        (PORT clk (1374:1374:1374) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (2186:2186:2186))
        (PORT clk (1374:1374:1374) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1361:1361:1361))
        (PORT d[0] (2262:2262:2262) (2465:2465:2465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3784:3784:3784) (4295:4295:4295))
        (PORT d[1] (3941:3941:3941) (4438:4438:4438))
        (PORT d[2] (3240:3240:3240) (3653:3653:3653))
        (PORT d[3] (3047:3047:3047) (3401:3401:3401))
        (PORT d[4] (4861:4861:4861) (5533:5533:5533))
        (PORT d[5] (2552:2552:2552) (2869:2869:2869))
        (PORT d[6] (1852:1852:1852) (2057:2057:2057))
        (PORT d[7] (2044:2044:2044) (2273:2273:2273))
        (PORT d[8] (4194:4194:4194) (4756:4756:4756))
        (PORT d[9] (3434:3434:3434) (3887:3887:3887))
        (PORT d[10] (3734:3734:3734) (4196:4196:4196))
        (PORT d[11] (3286:3286:3286) (3718:3718:3718))
        (PORT d[12] (2810:2810:2810) (3177:3177:3177))
        (PORT clk (1333:1333:1333) (1320:1320:1320))
        (PORT ena (3640:3640:3640) (4096:4096:4096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1320:1320:1320))
        (PORT d[0] (3640:3640:3640) (4096:4096:4096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (773:773:773))
        (PORT datab (710:710:710) (836:836:836))
        (PORT datac (2340:2340:2340) (2660:2660:2660))
        (PORT datad (486:486:486) (556:556:556))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (129:129:129))
        (PORT datac (906:906:906) (1033:1033:1033))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (2039:2039:2039))
        (PORT clk (1393:1393:1393) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3626:3626:3626) (4104:4104:4104))
        (PORT d[1] (3772:3772:3772) (4257:4257:4257))
        (PORT d[2] (3748:3748:3748) (4232:4232:4232))
        (PORT d[3] (2715:2715:2715) (3034:3034:3034))
        (PORT d[4] (5075:5075:5075) (5783:5783:5783))
        (PORT d[5] (2209:2209:2209) (2477:2477:2477))
        (PORT d[6] (2469:2469:2469) (2771:2771:2771))
        (PORT d[7] (2262:2262:2262) (2528:2528:2528))
        (PORT d[8] (4380:4380:4380) (4972:4972:4972))
        (PORT d[9] (3591:3591:3591) (4054:4054:4054))
        (PORT d[10] (3562:3562:3562) (4012:4012:4012))
        (PORT d[11] (3130:3130:3130) (3548:3548:3548))
        (PORT d[12] (3719:3719:3719) (4211:4211:4211))
        (PORT clk (1391:1391:1391) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (783:783:783) (834:834:834))
        (PORT clk (1391:1391:1391) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1377:1377:1377))
        (PORT d[0] (1054:1054:1054) (1113:1113:1113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (4260:4260:4260))
        (PORT d[1] (3783:3783:3783) (4274:4274:4274))
        (PORT d[2] (3588:3588:3588) (4051:4051:4051))
        (PORT d[3] (2716:2716:2716) (3035:3035:3035))
        (PORT d[4] (5225:5225:5225) (5950:5950:5950))
        (PORT d[5] (2210:2210:2210) (2478:2478:2478))
        (PORT d[6] (2470:2470:2470) (2772:2772:2772))
        (PORT d[7] (2263:2263:2263) (2529:2529:2529))
        (PORT d[8] (4381:4381:4381) (4973:4973:4973))
        (PORT d[9] (3592:3592:3592) (4055:4055:4055))
        (PORT d[10] (3563:3563:3563) (4013:4013:4013))
        (PORT d[11] (3131:3131:3131) (3549:3549:3549))
        (PORT d[12] (3720:3720:3720) (4212:4212:4212))
        (PORT clk (1350:1350:1350) (1336:1336:1336))
        (PORT ena (1454:1454:1454) (1557:1557:1557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1336:1336:1336))
        (PORT d[0] (1454:1454:1454) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2239:2239:2239))
        (PORT clk (1382:1382:1382) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (4460:4460:4460))
        (PORT d[1] (4067:4067:4067) (4568:4568:4568))
        (PORT d[2] (3565:3565:3565) (4026:4026:4026))
        (PORT d[3] (3033:3033:3033) (3388:3388:3388))
        (PORT d[4] (4886:4886:4886) (5556:5556:5556))
        (PORT d[5] (2392:2392:2392) (2687:2687:2687))
        (PORT d[6] (1852:1852:1852) (2062:2062:2062))
        (PORT d[7] (2060:2060:2060) (2296:2296:2296))
        (PORT d[8] (4205:4205:4205) (4773:4773:4773))
        (PORT d[9] (3427:3427:3427) (3871:3871:3871))
        (PORT d[10] (3734:3734:3734) (4200:4200:4200))
        (PORT d[11] (3292:3292:3292) (3735:3735:3735))
        (PORT d[12] (2778:2778:2778) (3133:3133:3133))
        (PORT clk (1380:1380:1380) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1532:1532:1532))
        (PORT clk (1380:1380:1380) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1368:1368:1368))
        (PORT d[0] (1683:1683:1683) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (4460:4460:4460))
        (PORT d[1] (3935:3935:3935) (4429:4429:4429))
        (PORT d[2] (3405:3405:3405) (3845:3845:3845))
        (PORT d[3] (3034:3034:3034) (3389:3389:3389))
        (PORT d[4] (5040:5040:5040) (5740:5740:5740))
        (PORT d[5] (2393:2393:2393) (2688:2688:2688))
        (PORT d[6] (1853:1853:1853) (2063:2063:2063))
        (PORT d[7] (2061:2061:2061) (2297:2297:2297))
        (PORT d[8] (4206:4206:4206) (4774:4774:4774))
        (PORT d[9] (3428:3428:3428) (3872:3872:3872))
        (PORT d[10] (3735:3735:3735) (4201:4201:4201))
        (PORT d[11] (3293:3293:3293) (3736:3736:3736))
        (PORT d[12] (2779:2779:2779) (3134:3134:3134))
        (PORT clk (1339:1339:1339) (1327:1327:1327))
        (PORT ena (3641:3641:3641) (4096:4096:4096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1327:1327:1327))
        (PORT d[0] (3641:3641:3641) (4096:4096:4096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (787:787:787))
        (PORT datab (718:718:718) (845:845:845))
        (PORT datac (2344:2344:2344) (2665:2665:2665))
        (PORT datad (486:486:486) (555:555:555))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (2017:2017:2017))
        (PORT clk (1403:1403:1403) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (4088:4088:4088))
        (PORT d[1] (3911:3911:3911) (4405:4405:4405))
        (PORT d[2] (3597:3597:3597) (4062:4062:4062))
        (PORT d[3] (2709:2709:2709) (3027:3027:3027))
        (PORT d[4] (3122:3122:3122) (3534:3534:3534))
        (PORT d[5] (2230:2230:2230) (2510:2510:2510))
        (PORT d[6] (2008:2008:2008) (2224:2224:2224))
        (PORT d[7] (2257:2257:2257) (2524:2524:2524))
        (PORT d[8] (4538:4538:4538) (5142:5142:5142))
        (PORT d[9] (3754:3754:3754) (4242:4242:4242))
        (PORT d[10] (3398:3398:3398) (3824:3824:3824))
        (PORT d[11] (3130:3130:3130) (3541:3541:3541))
        (PORT d[12] (3719:3719:3719) (4210:4210:4210))
        (PORT clk (1401:1401:1401) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (739:739:739) (773:773:773))
        (PORT clk (1401:1401:1401) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1390:1390:1390))
        (PORT d[0] (1010:1010:1010) (1052:1052:1052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (4257:4257:4257))
        (PORT d[1] (3777:3777:3777) (4264:4264:4264))
        (PORT d[2] (3608:3608:3608) (4074:4074:4074))
        (PORT d[3] (2710:2710:2710) (3028:3028:3028))
        (PORT d[4] (3126:3126:3126) (3534:3534:3534))
        (PORT d[5] (2231:2231:2231) (2511:2511:2511))
        (PORT d[6] (2009:2009:2009) (2225:2225:2225))
        (PORT d[7] (2258:2258:2258) (2525:2525:2525))
        (PORT d[8] (4539:4539:4539) (5143:5143:5143))
        (PORT d[9] (3755:3755:3755) (4243:4243:4243))
        (PORT d[10] (3399:3399:3399) (3825:3825:3825))
        (PORT d[11] (3131:3131:3131) (3542:3542:3542))
        (PORT d[12] (3720:3720:3720) (4211:4211:4211))
        (PORT clk (1360:1360:1360) (1349:1349:1349))
        (PORT ena (1439:1439:1439) (1538:1538:1538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1349:1349:1349))
        (PORT d[0] (1439:1439:1439) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2238:2238:2238))
        (PORT clk (1386:1386:1386) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (4296:4296:4296))
        (PORT d[1] (3921:3921:3921) (4414:4414:4414))
        (PORT d[2] (3414:3414:3414) (3856:3856:3856))
        (PORT d[3] (2883:2883:2883) (3220:3220:3220))
        (PORT d[4] (4887:4887:4887) (5557:5557:5557))
        (PORT d[5] (2398:2398:2398) (2699:2699:2699))
        (PORT d[6] (1839:1839:1839) (2041:2041:2041))
        (PORT d[7] (2070:2070:2070) (2307:2307:2307))
        (PORT d[8] (4349:4349:4349) (4931:4931:4931))
        (PORT d[9] (3594:3594:3594) (4069:4069:4069))
        (PORT d[10] (3571:3571:3571) (4018:4018:4018))
        (PORT d[11] (2901:2901:2901) (3281:3281:3281))
        (PORT d[12] (2764:2764:2764) (3116:3116:3116))
        (PORT clk (1384:1384:1384) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1093:1093:1093))
        (PORT clk (1384:1384:1384) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1373:1373:1373))
        (PORT d[0] (1289:1289:1289) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (4462:4462:4462))
        (PORT d[1] (3922:3922:3922) (4417:4417:4417))
        (PORT d[2] (3425:3425:3425) (3868:3868:3868))
        (PORT d[3] (2884:2884:2884) (3221:3221:3221))
        (PORT d[4] (5018:5018:5018) (5700:5700:5700))
        (PORT d[5] (2399:2399:2399) (2700:2700:2700))
        (PORT d[6] (1840:1840:1840) (2042:2042:2042))
        (PORT d[7] (2071:2071:2071) (2308:2308:2308))
        (PORT d[8] (4350:4350:4350) (4932:4932:4932))
        (PORT d[9] (3595:3595:3595) (4070:4070:4070))
        (PORT d[10] (3572:3572:3572) (4019:4019:4019))
        (PORT d[11] (2902:2902:2902) (3282:3282:3282))
        (PORT d[12] (2765:2765:2765) (3117:3117:3117))
        (PORT clk (1343:1343:1343) (1332:1332:1332))
        (PORT ena (1264:1264:1264) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1332:1332:1332))
        (PORT d[0] (1264:1264:1264) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (912:912:912))
        (PORT datab (2361:2361:2361) (2689:2689:2689))
        (PORT datac (700:700:700) (820:820:820))
        (PORT datad (633:633:633) (727:727:727))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (128:128:128))
        (PORT datab (100:100:100) (124:124:124))
        (PORT datac (906:906:906) (1033:1033:1033))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (2214:2214:2214))
        (PORT clk (1358:1358:1358) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2920:2920:2920))
        (PORT d[1] (2516:2516:2516) (2838:2838:2838))
        (PORT d[2] (3100:3100:3100) (3493:3493:3493))
        (PORT d[3] (2675:2675:2675) (3017:3017:3017))
        (PORT d[4] (2865:2865:2865) (3229:3229:3229))
        (PORT d[5] (2874:2874:2874) (3241:3241:3241))
        (PORT d[6] (2711:2711:2711) (3052:3052:3052))
        (PORT d[7] (2590:2590:2590) (2909:2909:2909))
        (PORT d[8] (2843:2843:2843) (3207:3207:3207))
        (PORT d[9] (2885:2885:2885) (3257:3257:3257))
        (PORT d[10] (2465:2465:2465) (2783:2783:2783))
        (PORT d[11] (2170:2170:2170) (2437:2437:2437))
        (PORT d[12] (2465:2465:2465) (2775:2775:2775))
        (PORT clk (1356:1356:1356) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2870:2870:2870))
        (PORT clk (1356:1356:1356) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1343:1343:1343))
        (PORT d[0] (2850:2850:2850) (3149:3149:3149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2762:2762:2762))
        (PORT d[1] (2517:2517:2517) (2839:2839:2839))
        (PORT d[2] (2951:2951:2951) (3319:3319:3319))
        (PORT d[3] (2676:2676:2676) (3018:3018:3018))
        (PORT d[4] (3029:3029:3029) (3421:3421:3421))
        (PORT d[5] (2875:2875:2875) (3242:3242:3242))
        (PORT d[6] (2712:2712:2712) (3053:3053:3053))
        (PORT d[7] (2591:2591:2591) (2910:2910:2910))
        (PORT d[8] (2844:2844:2844) (3208:3208:3208))
        (PORT d[9] (2886:2886:2886) (3258:3258:3258))
        (PORT d[10] (2466:2466:2466) (2784:2784:2784))
        (PORT d[11] (2171:2171:2171) (2438:2438:2438))
        (PORT d[12] (2466:2466:2466) (2776:2776:2776))
        (PORT clk (1315:1315:1315) (1302:1302:1302))
        (PORT ena (2699:2699:2699) (3049:3049:3049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1302:1302:1302))
        (PORT d[0] (2699:2699:2699) (3049:3049:3049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (2056:2056:2056))
        (PORT clk (1370:1370:1370) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (3112:3112:3112))
        (PORT d[1] (2338:2338:2338) (2636:2636:2636))
        (PORT d[2] (2782:2782:2782) (3128:3128:3128))
        (PORT d[3] (2361:2361:2361) (2658:2658:2658))
        (PORT d[4] (3286:3286:3286) (3709:3709:3709))
        (PORT d[5] (2715:2715:2715) (3067:3067:3067))
        (PORT d[6] (3379:3379:3379) (3836:3836:3836))
        (PORT d[7] (2189:2189:2189) (2437:2437:2437))
        (PORT d[8] (2683:2683:2683) (3020:3020:3020))
        (PORT d[9] (3045:3045:3045) (3429:3429:3429))
        (PORT d[10] (2628:2628:2628) (2966:2966:2966))
        (PORT d[11] (2339:2339:2339) (2619:2619:2619))
        (PORT d[12] (2082:2082:2082) (2336:2336:2336))
        (PORT clk (1368:1368:1368) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1782:1782:1782) (1964:1964:1964))
        (PORT clk (1368:1368:1368) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1353:1353:1353))
        (PORT d[0] (2049:2049:2049) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2942:2942:2942))
        (PORT d[1] (2320:2320:2320) (2612:2612:2612))
        (PORT d[2] (2803:2803:2803) (3153:3153:3153))
        (PORT d[3] (2362:2362:2362) (2659:2659:2659))
        (PORT d[4] (3296:3296:3296) (3720:3720:3720))
        (PORT d[5] (2716:2716:2716) (3068:3068:3068))
        (PORT d[6] (3380:3380:3380) (3837:3837:3837))
        (PORT d[7] (2190:2190:2190) (2438:2438:2438))
        (PORT d[8] (2684:2684:2684) (3021:3021:3021))
        (PORT d[9] (3046:3046:3046) (3430:3430:3430))
        (PORT d[10] (2629:2629:2629) (2967:2967:2967))
        (PORT d[11] (2340:2340:2340) (2620:2620:2620))
        (PORT d[12] (2083:2083:2083) (2337:2337:2337))
        (PORT clk (1327:1327:1327) (1312:1312:1312))
        (PORT ena (2854:2854:2854) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1312:1312:1312))
        (PORT d[0] (2854:2854:2854) (3221:3221:3221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2890:2890:2890) (3309:3309:3309))
        (PORT datab (659:659:659) (759:759:759))
        (PORT datac (1964:1964:1964) (2236:2236:2236))
        (PORT datad (805:805:805) (913:913:913))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2372:2372:2372))
        (PORT clk (1328:1328:1328) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2735:2735:2735))
        (PORT d[1] (2982:2982:2982) (3366:3366:3366))
        (PORT d[2] (3131:3131:3131) (3527:3527:3527))
        (PORT d[3] (2236:2236:2236) (2519:2519:2519))
        (PORT d[4] (3360:3360:3360) (3807:3807:3807))
        (PORT d[5] (3197:3197:3197) (3597:3597:3597))
        (PORT d[6] (2742:2742:2742) (3099:3099:3099))
        (PORT d[7] (2411:2411:2411) (2708:2708:2708))
        (PORT d[8] (3150:3150:3150) (3545:3545:3545))
        (PORT d[9] (2913:2913:2913) (3288:3288:3288))
        (PORT d[10] (2805:2805:2805) (3168:3168:3168))
        (PORT d[11] (2220:2220:2220) (2491:2491:2491))
        (PORT d[12] (2248:2248:2248) (2522:2522:2522))
        (PORT clk (1326:1326:1326) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3940:3940:3940) (4448:4448:4448))
        (PORT clk (1326:1326:1326) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1313:1313:1313))
        (PORT d[0] (4206:4206:4206) (4732:4732:4732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2752:2752:2752))
        (PORT d[1] (2834:2834:2834) (3204:3204:3204))
        (PORT d[2] (3142:3142:3142) (3542:3542:3542))
        (PORT d[3] (2237:2237:2237) (2520:2520:2520))
        (PORT d[4] (3351:3351:3351) (3795:3795:3795))
        (PORT d[5] (3198:3198:3198) (3598:3598:3598))
        (PORT d[6] (2743:2743:2743) (3100:3100:3100))
        (PORT d[7] (2412:2412:2412) (2709:2709:2709))
        (PORT d[8] (3151:3151:3151) (3546:3546:3546))
        (PORT d[9] (2914:2914:2914) (3289:3289:3289))
        (PORT d[10] (2806:2806:2806) (3169:3169:3169))
        (PORT d[11] (2221:2221:2221) (2492:2492:2492))
        (PORT d[12] (2249:2249:2249) (2523:2523:2523))
        (PORT clk (1285:1285:1285) (1272:1272:1272))
        (PORT ena (2711:2711:2711) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1272:1272:1272))
        (PORT d[0] (2711:2711:2711) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2337:2337:2337))
        (PORT clk (1349:1349:1349) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2717:2717:2717))
        (PORT d[1] (2696:2696:2696) (3040:3040:3040))
        (PORT d[2] (2956:2956:2956) (3333:3333:3333))
        (PORT d[3] (2689:2689:2689) (3030:3030:3030))
        (PORT d[4] (3139:3139:3139) (3547:3547:3547))
        (PORT d[5] (3046:3046:3046) (3436:3436:3436))
        (PORT d[6] (2706:2706:2706) (3054:3054:3054))
        (PORT d[7] (2568:2568:2568) (2876:2876:2876))
        (PORT d[8] (2990:2990:2990) (3368:3368:3368))
        (PORT d[9] (3019:3019:3019) (3410:3410:3410))
        (PORT d[10] (2635:2635:2635) (2978:2978:2978))
        (PORT d[11] (2189:2189:2189) (2453:2453:2453))
        (PORT d[12] (2295:2295:2295) (2586:2586:2586))
        (PORT clk (1347:1347:1347) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (2022:2022:2022))
        (PORT clk (1347:1347:1347) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1333:1333:1333))
        (PORT d[0] (2108:2108:2108) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2946:2946:2946))
        (PORT d[1] (2704:2704:2704) (3056:3056:3056))
        (PORT d[2] (2968:2968:2968) (3347:3347:3347))
        (PORT d[3] (2690:2690:2690) (3031:3031:3031))
        (PORT d[4] (3146:3146:3146) (3563:3563:3563))
        (PORT d[5] (3047:3047:3047) (3437:3437:3437))
        (PORT d[6] (2707:2707:2707) (3055:3055:3055))
        (PORT d[7] (2569:2569:2569) (2877:2877:2877))
        (PORT d[8] (2991:2991:2991) (3369:3369:3369))
        (PORT d[9] (3020:3020:3020) (3411:3411:3411))
        (PORT d[10] (2636:2636:2636) (2979:2979:2979))
        (PORT d[11] (2190:2190:2190) (2454:2454:2454))
        (PORT d[12] (2296:2296:2296) (2587:2587:2587))
        (PORT clk (1306:1306:1306) (1292:1292:1292))
        (PORT ena (2672:2672:2672) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1292:1292:1292))
        (PORT d[0] (2672:2672:2672) (3009:3009:3009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2887:2887:2887) (3306:3306:3306))
        (PORT datab (478:478:478) (545:545:545))
        (PORT datac (1960:1960:1960) (2232:2232:2232))
        (PORT datad (499:499:499) (588:588:588))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (128:128:128))
        (PORT datac (1849:1849:1849) (2113:2113:2113))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2626:2626:2626))
        (PORT clk (1372:1372:1372) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4244:4244:4244) (4806:4806:4806))
        (PORT d[1] (3670:3670:3670) (4159:4159:4159))
        (PORT d[2] (3579:3579:3579) (4049:4049:4049))
        (PORT d[3] (2262:2262:2262) (2538:2538:2538))
        (PORT d[4] (3334:3334:3334) (3762:3762:3762))
        (PORT d[5] (2561:2561:2561) (2886:2886:2886))
        (PORT d[6] (2820:2820:2820) (3185:3185:3185))
        (PORT d[7] (4068:4068:4068) (4567:4567:4567))
        (PORT d[8] (4461:4461:4461) (5073:5073:5073))
        (PORT d[9] (3600:3600:3600) (4057:4057:4057))
        (PORT d[10] (2271:2271:2271) (2554:2554:2554))
        (PORT d[11] (3062:3062:3062) (3468:3468:3468))
        (PORT d[12] (4153:4153:4153) (4711:4711:4711))
        (PORT clk (1370:1370:1370) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1377:1377:1377))
        (PORT clk (1370:1370:1370) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1357:1357:1357))
        (PORT d[0] (1535:1535:1535) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4083:4083:4083) (4621:4621:4621))
        (PORT d[1] (3685:3685:3685) (4171:4171:4171))
        (PORT d[2] (3584:3584:3584) (4047:4047:4047))
        (PORT d[3] (2263:2263:2263) (2539:2539:2539))
        (PORT d[4] (3321:3321:3321) (3750:3750:3750))
        (PORT d[5] (2562:2562:2562) (2887:2887:2887))
        (PORT d[6] (2821:2821:2821) (3186:3186:3186))
        (PORT d[7] (4069:4069:4069) (4568:4568:4568))
        (PORT d[8] (4462:4462:4462) (5074:5074:5074))
        (PORT d[9] (3601:3601:3601) (4058:4058:4058))
        (PORT d[10] (2272:2272:2272) (2555:2555:2555))
        (PORT d[11] (3063:3063:3063) (3469:3469:3469))
        (PORT d[12] (4154:4154:4154) (4712:4712:4712))
        (PORT clk (1329:1329:1329) (1316:1316:1316))
        (PORT ena (1512:1512:1512) (1633:1633:1633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1316:1316:1316))
        (PORT d[0] (1512:1512:1512) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2788:2788:2788))
        (PORT clk (1367:1367:1367) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4238:4238:4238) (4797:4797:4797))
        (PORT d[1] (3863:3863:3863) (4386:4386:4386))
        (PORT d[2] (3588:3588:3588) (4064:4064:4064))
        (PORT d[3] (2281:2281:2281) (2569:2569:2569))
        (PORT d[4] (3309:3309:3309) (3737:3737:3737))
        (PORT d[5] (2272:2272:2272) (2561:2561:2561))
        (PORT d[6] (1911:1911:1911) (2116:2116:2116))
        (PORT d[7] (4068:4068:4068) (4567:4567:4567))
        (PORT d[8] (4460:4460:4460) (5072:5072:5072))
        (PORT d[9] (3446:3446:3446) (3885:3885:3885))
        (PORT d[10] (2421:2421:2421) (2719:2719:2719))
        (PORT d[11] (3200:3200:3200) (3619:3619:3619))
        (PORT d[12] (2434:2434:2434) (2740:2740:2740))
        (PORT clk (1365:1365:1365) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1335:1335:1335))
        (PORT clk (1365:1365:1365) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1353:1353:1353))
        (PORT d[0] (1499:1499:1499) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4083:4083:4083) (4622:4622:4622))
        (PORT d[1] (3863:3863:3863) (4390:4390:4390))
        (PORT d[2] (3589:3589:3589) (4065:4065:4065))
        (PORT d[3] (2282:2282:2282) (2570:2570:2570))
        (PORT d[4] (2421:2421:2421) (2718:2718:2718))
        (PORT d[5] (2273:2273:2273) (2562:2562:2562))
        (PORT d[6] (1912:1912:1912) (2117:2117:2117))
        (PORT d[7] (4069:4069:4069) (4568:4568:4568))
        (PORT d[8] (4461:4461:4461) (5073:5073:5073))
        (PORT d[9] (3447:3447:3447) (3886:3886:3886))
        (PORT d[10] (2422:2422:2422) (2720:2720:2720))
        (PORT d[11] (3201:3201:3201) (3620:3620:3620))
        (PORT d[12] (2435:2435:2435) (2741:2741:2741))
        (PORT clk (1324:1324:1324) (1312:1312:1312))
        (PORT ena (1524:1524:1524) (1645:1645:1645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1312:1312:1312))
        (PORT d[0] (1524:1524:1524) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1244:1244:1244))
        (PORT datab (484:484:484) (553:553:553))
        (PORT datac (1091:1091:1091) (1254:1254:1254))
        (PORT datad (329:329:329) (382:382:382))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2636:2636:2636))
        (PORT clk (1364:1364:1364) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (3114:3114:3114))
        (PORT d[1] (2526:2526:2526) (2850:2850:2850))
        (PORT d[2] (2942:2942:2942) (3317:3317:3317))
        (PORT d[3] (2520:2520:2520) (2839:2839:2839))
        (PORT d[4] (3033:3033:3033) (3415:3415:3415))
        (PORT d[5] (2878:2878:2878) (3247:3247:3247))
        (PORT d[6] (2716:2716:2716) (3057:3057:3057))
        (PORT d[7] (2044:2044:2044) (2288:2288:2288))
        (PORT d[8] (2831:2831:2831) (3192:3192:3192))
        (PORT d[9] (2886:2886:2886) (3257:3257:3257))
        (PORT d[10] (2622:2622:2622) (2961:2961:2961))
        (PORT d[11] (2183:2183:2183) (2451:2451:2451))
        (PORT d[12] (2466:2466:2466) (2776:2776:2776))
        (PORT clk (1362:1362:1362) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3105:3105:3105) (3485:3485:3485))
        (PORT clk (1362:1362:1362) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1349:1349:1349))
        (PORT d[0] (3396:3396:3396) (3789:3789:3789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2763:2763:2763))
        (PORT d[1] (2527:2527:2527) (2851:2851:2851))
        (PORT d[2] (2975:2975:2975) (3353:3353:3353))
        (PORT d[3] (2521:2521:2521) (2840:2840:2840))
        (PORT d[4] (3031:3031:3031) (3418:3418:3418))
        (PORT d[5] (2879:2879:2879) (3248:3248:3248))
        (PORT d[6] (2717:2717:2717) (3058:3058:3058))
        (PORT d[7] (2045:2045:2045) (2289:2289:2289))
        (PORT d[8] (2832:2832:2832) (3193:3193:3193))
        (PORT d[9] (2887:2887:2887) (3258:3258:3258))
        (PORT d[10] (2623:2623:2623) (2962:2962:2962))
        (PORT d[11] (2184:2184:2184) (2452:2452:2452))
        (PORT d[12] (2467:2467:2467) (2777:2777:2777))
        (PORT clk (1321:1321:1321) (1308:1308:1308))
        (PORT ena (2691:2691:2691) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1308:1308:1308))
        (PORT d[0] (2691:2691:2691) (3037:3037:3037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2528:2528:2528))
        (PORT clk (1308:1308:1308) (1293:1293:1293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (3580:3580:3580))
        (PORT d[1] (2235:2235:2235) (2509:2509:2509))
        (PORT d[2] (3376:3376:3376) (3807:3807:3807))
        (PORT d[3] (2272:2272:2272) (2551:2551:2551))
        (PORT d[4] (2621:2621:2621) (2948:2948:2948))
        (PORT d[5] (2055:2055:2055) (2304:2304:2304))
        (PORT d[6] (3910:3910:3910) (4453:4453:4453))
        (PORT d[7] (2126:2126:2126) (2366:2366:2366))
        (PORT d[8] (4118:4118:4118) (4695:4695:4695))
        (PORT d[9] (3119:3119:3119) (3516:3516:3516))
        (PORT d[10] (2615:2615:2615) (2955:2955:2955))
        (PORT d[11] (3525:3525:3525) (3987:3987:3987))
        (PORT d[12] (2953:2953:2953) (3337:3337:3337))
        (PORT clk (1306:1306:1306) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2668:2668:2668))
        (PORT clk (1306:1306:1306) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1293:1293:1293))
        (PORT d[0] (2677:2677:2677) (2921:2921:2921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3582:3582:3582))
        (PORT d[1] (2367:2367:2367) (2654:2654:2654))
        (PORT d[2] (3222:3222:3222) (3643:3643:3643))
        (PORT d[3] (2273:2273:2273) (2552:2552:2552))
        (PORT d[4] (2770:2770:2770) (3114:3114:3114))
        (PORT d[5] (2056:2056:2056) (2305:2305:2305))
        (PORT d[6] (3911:3911:3911) (4454:4454:4454))
        (PORT d[7] (2127:2127:2127) (2367:2367:2367))
        (PORT d[8] (4119:4119:4119) (4696:4696:4696))
        (PORT d[9] (3120:3120:3120) (3517:3517:3517))
        (PORT d[10] (2616:2616:2616) (2956:2956:2956))
        (PORT d[11] (3526:3526:3526) (3988:3988:3988))
        (PORT d[12] (2954:2954:2954) (3338:3338:3338))
        (PORT clk (1265:1265:1265) (1252:1252:1252))
        (PORT ena (3084:3084:3084) (3481:3481:3481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1252:1252:1252))
        (PORT d[0] (3084:3084:3084) (3481:3481:3481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2885:2885:2885) (3303:3303:3303))
        (PORT datab (1976:1976:1976) (2249:2249:2249))
        (PORT datac (638:638:638) (733:733:733))
        (PORT datad (856:856:856) (973:973:973))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (131:131:131))
        (PORT datab (1136:1136:1136) (1290:1290:1290))
        (PORT datac (1856:1856:1856) (2120:2120:2120))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (310:310:310) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2340:2340:2340))
        (PORT clk (1393:1393:1393) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2781:2781:2781))
        (PORT d[1] (2329:2329:2329) (2622:2622:2622))
        (PORT d[2] (4122:4122:4122) (4644:4644:4644))
        (PORT d[3] (4790:4790:4790) (5443:5443:5443))
        (PORT d[4] (2697:2697:2697) (3058:3058:3058))
        (PORT d[5] (3544:3544:3544) (4028:4028:4028))
        (PORT d[6] (4248:4248:4248) (4823:4823:4823))
        (PORT d[7] (3532:3532:3532) (3989:3989:3989))
        (PORT d[8] (2601:2601:2601) (2915:2915:2915))
        (PORT d[9] (2958:2958:2958) (3362:3362:3362))
        (PORT d[10] (2284:2284:2284) (2568:2568:2568))
        (PORT d[11] (4641:4641:4641) (5266:5266:5266))
        (PORT d[12] (2511:2511:2511) (2831:2831:2831))
        (PORT clk (1391:1391:1391) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (3174:3174:3174))
        (PORT clk (1391:1391:1391) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1378:1378:1378))
        (PORT d[0] (3108:3108:3108) (3453:3453:3453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2782:2782:2782))
        (PORT d[1] (2333:2333:2333) (2621:2621:2621))
        (PORT d[2] (4123:4123:4123) (4645:4645:4645))
        (PORT d[3] (4791:4791:4791) (5444:5444:5444))
        (PORT d[4] (2816:2816:2816) (3183:3183:3183))
        (PORT d[5] (3545:3545:3545) (4029:4029:4029))
        (PORT d[6] (4249:4249:4249) (4824:4824:4824))
        (PORT d[7] (3533:3533:3533) (3990:3990:3990))
        (PORT d[8] (2602:2602:2602) (2916:2916:2916))
        (PORT d[9] (2959:2959:2959) (3363:3363:3363))
        (PORT d[10] (2285:2285:2285) (2569:2569:2569))
        (PORT d[11] (4642:4642:4642) (5267:5267:5267))
        (PORT d[12] (2512:2512:2512) (2832:2832:2832))
        (PORT clk (1350:1350:1350) (1337:1337:1337))
        (PORT ena (1661:1661:1661) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1337:1337:1337))
        (PORT d[0] (1661:1661:1661) (1816:1816:1816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2192:2192:2192))
        (PORT clk (1418:1418:1418) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3703:3703:3703))
        (PORT d[1] (3594:3594:3594) (4057:4057:4057))
        (PORT d[2] (3725:3725:3725) (4191:4191:4191))
        (PORT d[3] (2373:2373:2373) (2654:2654:2654))
        (PORT d[4] (3635:3635:3635) (4112:4112:4112))
        (PORT d[5] (3876:3876:3876) (4397:4397:4397))
        (PORT d[6] (4280:4280:4280) (4861:4861:4861))
        (PORT d[7] (2239:2239:2239) (2500:2500:2500))
        (PORT d[8] (2224:2224:2224) (2492:2492:2492))
        (PORT d[9] (2501:2501:2501) (2811:2811:2811))
        (PORT d[10] (3209:3209:3209) (3613:3613:3613))
        (PORT d[11] (3126:3126:3126) (3531:3531:3531))
        (PORT d[12] (3401:3401:3401) (3862:3862:3862))
        (PORT clk (1416:1416:1416) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (577:577:577) (598:598:598))
        (PORT clk (1416:1416:1416) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1403:1403:1403))
        (PORT d[0] (848:848:848) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3720:3720:3720))
        (PORT d[1] (3432:3432:3432) (3870:3870:3870))
        (PORT d[2] (3726:3726:3726) (4192:4192:4192))
        (PORT d[3] (2374:2374:2374) (2655:2655:2655))
        (PORT d[4] (3487:3487:3487) (3952:3952:3952))
        (PORT d[5] (3877:3877:3877) (4398:4398:4398))
        (PORT d[6] (4281:4281:4281) (4862:4862:4862))
        (PORT d[7] (2240:2240:2240) (2501:2501:2501))
        (PORT d[8] (2225:2225:2225) (2493:2493:2493))
        (PORT d[9] (2502:2502:2502) (2812:2812:2812))
        (PORT d[10] (3210:3210:3210) (3614:3614:3614))
        (PORT d[11] (3127:3127:3127) (3532:3532:3532))
        (PORT d[12] (3402:3402:3402) (3863:3863:3863))
        (PORT clk (1375:1375:1375) (1362:1362:1362))
        (PORT ena (1442:1442:1442) (1541:1541:1541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1362:1362:1362))
        (PORT d[0] (1442:1442:1442) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (863:863:863))
        (PORT datab (972:972:972) (1114:1114:1114))
        (PORT datac (967:967:967) (1109:1109:1109))
        (PORT datad (812:812:812) (925:925:925))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2346:2346:2346))
        (PORT clk (1391:1391:1391) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (3145:3145:3145))
        (PORT d[1] (3102:3102:3102) (3516:3516:3516))
        (PORT d[2] (3955:3955:3955) (4454:4454:4454))
        (PORT d[3] (3071:3071:3071) (3479:3479:3479))
        (PORT d[4] (2670:2670:2670) (3021:3021:3021))
        (PORT d[5] (3711:3711:3711) (4226:4226:4226))
        (PORT d[6] (4261:4261:4261) (4841:4841:4841))
        (PORT d[7] (2489:2489:2489) (2804:2804:2804))
        (PORT d[8] (2783:2783:2783) (3138:3138:3138))
        (PORT d[9] (2928:2928:2928) (3322:3322:3322))
        (PORT d[10] (2428:2428:2428) (2725:2725:2725))
        (PORT d[11] (4642:4642:4642) (5267:5267:5267))
        (PORT d[12] (2480:2480:2480) (2797:2797:2797))
        (PORT clk (1389:1389:1389) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2122:2122:2122))
        (PORT clk (1389:1389:1389) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1376:1376:1376))
        (PORT d[0] (2199:2199:2199) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2964:2964:2964))
        (PORT d[1] (2481:2481:2481) (2791:2791:2791))
        (PORT d[2] (3967:3967:3967) (4468:4468:4468))
        (PORT d[3] (3072:3072:3072) (3480:3480:3480))
        (PORT d[4] (2671:2671:2671) (3022:3022:3022))
        (PORT d[5] (3712:3712:3712) (4227:4227:4227))
        (PORT d[6] (4262:4262:4262) (4842:4842:4842))
        (PORT d[7] (2490:2490:2490) (2805:2805:2805))
        (PORT d[8] (2784:2784:2784) (3139:3139:3139))
        (PORT d[9] (2929:2929:2929) (3323:3323:3323))
        (PORT d[10] (2429:2429:2429) (2726:2726:2726))
        (PORT d[11] (4643:4643:4643) (5268:5268:5268))
        (PORT d[12] (2481:2481:2481) (2798:2798:2798))
        (PORT clk (1348:1348:1348) (1335:1335:1335))
        (PORT ena (1500:1500:1500) (1626:1626:1626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1335:1335:1335))
        (PORT d[0] (1500:1500:1500) (1626:1626:1626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2341:2341:2341))
        (PORT clk (1396:1396:1396) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (3159:3159:3159))
        (PORT d[1] (2931:2931:2931) (3317:3317:3317))
        (PORT d[2] (2474:2474:2474) (2773:2773:2773))
        (PORT d[3] (4778:4778:4778) (5429:5429:5429))
        (PORT d[4] (2857:2857:2857) (3239:3239:3239))
        (PORT d[5] (3553:3553:3553) (4047:4047:4047))
        (PORT d[6] (4241:4241:4241) (4815:4815:4815))
        (PORT d[7] (3542:3542:3542) (4002:4002:4002))
        (PORT d[8] (2790:2790:2790) (3147:3147:3147))
        (PORT d[9] (2971:2971:2971) (3378:3378:3378))
        (PORT d[10] (4817:4817:4817) (5466:5466:5466))
        (PORT d[11] (4645:4645:4645) (5272:5272:5272))
        (PORT d[12] (2522:2522:2522) (2846:2846:2846))
        (PORT clk (1394:1394:1394) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (4133:4133:4133))
        (PORT clk (1394:1394:1394) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1381:1381:1381))
        (PORT d[0] (3956:3956:3956) (4412:4412:4412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (3027:3027:3027))
        (PORT d[1] (3083:3083:3083) (3500:3500:3500))
        (PORT d[2] (4128:4128:4128) (4641:4641:4641))
        (PORT d[3] (4779:4779:4779) (5430:5430:5430))
        (PORT d[4] (2688:2688:2688) (3046:3046:3046))
        (PORT d[5] (3554:3554:3554) (4048:4048:4048))
        (PORT d[6] (4242:4242:4242) (4816:4816:4816))
        (PORT d[7] (3543:3543:3543) (4003:4003:4003))
        (PORT d[8] (2791:2791:2791) (3148:3148:3148))
        (PORT d[9] (2972:2972:2972) (3379:3379:3379))
        (PORT d[10] (4818:4818:4818) (5467:5467:5467))
        (PORT d[11] (4646:4646:4646) (5273:5273:5273))
        (PORT d[12] (2523:2523:2523) (2847:2847:2847))
        (PORT clk (1353:1353:1353) (1340:1340:1340))
        (PORT ena (1515:1515:1515) (1646:1646:1646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1340:1340:1340))
        (PORT d[0] (1515:1515:1515) (1646:1646:1646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (781:781:781))
        (PORT datab (972:972:972) (1115:1115:1115))
        (PORT datac (967:967:967) (1109:1109:1109))
        (PORT datad (675:675:675) (761:761:761))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (128:128:128))
        (PORT datab (99:99:99) (124:124:124))
        (PORT datac (936:936:936) (1076:1076:1076))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2492:2492:2492))
        (PORT clk (1369:1369:1369) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4084:4084:4084) (4627:4627:4627))
        (PORT d[1] (3696:3696:3696) (4195:4195:4195))
        (PORT d[2] (3744:3744:3744) (4230:4230:4230))
        (PORT d[3] (2426:2426:2426) (2721:2721:2721))
        (PORT d[4] (3335:3335:3335) (3763:3763:3763))
        (PORT d[5] (2395:2395:2395) (2699:2699:2699))
        (PORT d[6] (2807:2807:2807) (3168:3168:3168))
        (PORT d[7] (4074:4074:4074) (4577:4577:4577))
        (PORT d[8] (4627:4627:4627) (5259:5259:5259))
        (PORT d[9] (3594:3594:3594) (4047:4047:4047))
        (PORT d[10] (2995:2995:2995) (3395:3395:3395))
        (PORT d[11] (3046:3046:3046) (3443:3443:3443))
        (PORT d[12] (4132:4132:4132) (4684:4684:4684))
        (PORT clk (1367:1367:1367) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1329:1329:1329))
        (PORT clk (1367:1367:1367) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1353:1353:1353))
        (PORT d[0] (1493:1493:1493) (1608:1608:1608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3896:3896:3896) (4402:4402:4402))
        (PORT d[1] (3686:3686:3686) (4183:4183:4183))
        (PORT d[2] (3748:3748:3748) (4229:4229:4229))
        (PORT d[3] (2427:2427:2427) (2722:2722:2722))
        (PORT d[4] (3322:3322:3322) (3751:3751:3751))
        (PORT d[5] (2396:2396:2396) (2700:2700:2700))
        (PORT d[6] (2808:2808:2808) (3169:3169:3169))
        (PORT d[7] (4075:4075:4075) (4578:4578:4578))
        (PORT d[8] (4628:4628:4628) (5260:5260:5260))
        (PORT d[9] (3595:3595:3595) (4048:4048:4048))
        (PORT d[10] (2996:2996:2996) (3396:3396:3396))
        (PORT d[11] (3047:3047:3047) (3444:3444:3444))
        (PORT d[12] (4133:4133:4133) (4685:4685:4685))
        (PORT clk (1326:1326:1326) (1312:1312:1312))
        (PORT ena (1488:1488:1488) (1595:1595:1595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1312:1312:1312))
        (PORT d[0] (1488:1488:1488) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2659:2659:2659))
        (PORT clk (1380:1380:1380) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4045:4045:4045) (4573:4573:4573))
        (PORT d[1] (3695:3695:3695) (4194:4194:4194))
        (PORT d[2] (3758:3758:3758) (4249:4249:4249))
        (PORT d[3] (2269:2269:2269) (2547:2547:2547))
        (PORT d[4] (2426:2426:2426) (2729:2729:2729))
        (PORT d[5] (2412:2412:2412) (2720:2720:2720))
        (PORT d[6] (2636:2636:2636) (2961:2961:2961))
        (PORT d[7] (4063:4063:4063) (4565:4565:4565))
        (PORT d[8] (4639:4639:4639) (5272:5272:5272))
        (PORT d[9] (3607:3607:3607) (4064:4064:4064))
        (PORT d[10] (2282:2282:2282) (2567:2567:2567))
        (PORT d[11] (3067:3067:3067) (3473:3473:3473))
        (PORT d[12] (3987:3987:3987) (4528:4528:4528))
        (PORT clk (1378:1378:1378) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1175:1175:1175))
        (PORT clk (1378:1378:1378) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1365:1365:1365))
        (PORT d[0] (1359:1359:1359) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (4411:4411:4411))
        (PORT d[1] (3685:3685:3685) (4182:4182:4182))
        (PORT d[2] (3763:3763:3763) (4246:4246:4246))
        (PORT d[3] (2270:2270:2270) (2548:2548:2548))
        (PORT d[4] (2417:2417:2417) (2719:2719:2719))
        (PORT d[5] (2413:2413:2413) (2721:2721:2721))
        (PORT d[6] (2637:2637:2637) (2962:2962:2962))
        (PORT d[7] (4064:4064:4064) (4566:4566:4566))
        (PORT d[8] (4640:4640:4640) (5273:5273:5273))
        (PORT d[9] (3608:3608:3608) (4065:4065:4065))
        (PORT d[10] (2283:2283:2283) (2568:2568:2568))
        (PORT d[11] (3068:3068:3068) (3474:3474:3474))
        (PORT d[12] (3988:3988:3988) (4529:4529:4529))
        (PORT clk (1337:1337:1337) (1324:1324:1324))
        (PORT ena (1511:1511:1511) (1630:1630:1630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1324:1324:1324))
        (PORT d[0] (1511:1511:1511) (1630:1630:1630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (770:770:770))
        (PORT datab (671:671:671) (781:781:781))
        (PORT datac (965:965:965) (1107:1107:1107))
        (PORT datad (953:953:953) (1084:1084:1084))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2695:2695:2695))
        (PORT clk (1388:1388:1388) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (4462:4462:4462))
        (PORT d[1] (3512:3512:3512) (3986:3986:3986))
        (PORT d[2] (3913:3913:3913) (4414:4414:4414))
        (PORT d[3] (2297:2297:2297) (2581:2581:2581))
        (PORT d[4] (3509:3509:3509) (3957:3957:3957))
        (PORT d[5] (2262:2262:2262) (2544:2544:2544))
        (PORT d[6] (2254:2254:2254) (2527:2527:2527))
        (PORT d[7] (3905:3905:3905) (4393:4393:4393))
        (PORT d[8] (2294:2294:2294) (2561:2561:2561))
        (PORT d[9] (3754:3754:3754) (4226:4226:4226))
        (PORT d[10] (2839:2839:2839) (3220:3220:3220))
        (PORT d[11] (4733:4733:4733) (5380:5380:5380))
        (PORT d[12] (3966:3966:3966) (4505:4505:4505))
        (PORT clk (1386:1386:1386) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1172:1172:1172))
        (PORT clk (1386:1386:1386) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1374:1374:1374))
        (PORT d[0] (1365:1365:1365) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3725:3725:3725) (4208:4208:4208))
        (PORT d[1] (3503:3503:3503) (3974:3974:3974))
        (PORT d[2] (3916:3916:3916) (4413:4413:4413))
        (PORT d[3] (2298:2298:2298) (2582:2582:2582))
        (PORT d[4] (3496:3496:3496) (3948:3948:3948))
        (PORT d[5] (2263:2263:2263) (2545:2545:2545))
        (PORT d[6] (2255:2255:2255) (2528:2528:2528))
        (PORT d[7] (3906:3906:3906) (4394:4394:4394))
        (PORT d[8] (2295:2295:2295) (2562:2562:2562))
        (PORT d[9] (3755:3755:3755) (4227:4227:4227))
        (PORT d[10] (2840:2840:2840) (3221:3221:3221))
        (PORT d[11] (4734:4734:4734) (5381:5381:5381))
        (PORT d[12] (3967:3967:3967) (4506:4506:4506))
        (PORT clk (1345:1345:1345) (1333:1333:1333))
        (PORT ena (1636:1636:1636) (1761:1761:1761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1333:1333:1333))
        (PORT d[0] (1636:1636:1636) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2694:2694:2694))
        (PORT clk (1375:1375:1375) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4084:4084:4084) (4632:4632:4632))
        (PORT d[1] (3686:3686:3686) (4185:4185:4185))
        (PORT d[2] (3775:3775:3775) (4280:4280:4280))
        (PORT d[3] (2269:2269:2269) (2546:2546:2546))
        (PORT d[4] (3520:3520:3520) (3981:3981:3981))
        (PORT d[5] (3947:3947:3947) (4499:4499:4499))
        (PORT d[6] (2650:2650:2650) (2993:2993:2993))
        (PORT d[7] (2305:2305:2305) (2570:2570:2570))
        (PORT d[8] (4633:4633:4633) (5261:5261:5261))
        (PORT d[9] (3606:3606:3606) (4069:4069:4069))
        (PORT d[10] (2264:2264:2264) (2544:2544:2544))
        (PORT d[11] (4859:4859:4859) (5508:5508:5508))
        (PORT d[12] (3986:3986:3986) (4527:4527:4527))
        (PORT clk (1373:1373:1373) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1143:1143:1143))
        (PORT clk (1373:1373:1373) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1360:1360:1360))
        (PORT d[0] (1334:1334:1334) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (4457:4457:4457))
        (PORT d[1] (3686:3686:3686) (4188:4188:4188))
        (PORT d[2] (3753:3753:3753) (4235:4235:4235))
        (PORT d[3] (2270:2270:2270) (2547:2547:2547))
        (PORT d[4] (3517:3517:3517) (3985:3985:3985))
        (PORT d[5] (3948:3948:3948) (4500:4500:4500))
        (PORT d[6] (2651:2651:2651) (2994:2994:2994))
        (PORT d[7] (2306:2306:2306) (2571:2571:2571))
        (PORT d[8] (4634:4634:4634) (5262:5262:5262))
        (PORT d[9] (3607:3607:3607) (4070:4070:4070))
        (PORT d[10] (2265:2265:2265) (2545:2545:2545))
        (PORT d[11] (4860:4860:4860) (5509:5509:5509))
        (PORT d[12] (3987:3987:3987) (4528:4528:4528))
        (PORT clk (1332:1332:1332) (1319:1319:1319))
        (PORT ena (1490:1490:1490) (1604:1604:1604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1319:1319:1319))
        (PORT d[0] (1490:1490:1490) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (598:598:598))
        (PORT datab (658:658:658) (766:766:766))
        (PORT datac (964:964:964) (1106:1106:1106))
        (PORT datad (951:951:951) (1082:1082:1082))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (101:101:101) (125:125:125))
        (PORT datac (934:934:934) (1073:1073:1073))
        (PORT datad (84:84:84) (100:100:100))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (268:268:268) (641:641:641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2690:2690:2690))
        (PORT clk (1382:1382:1382) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (4038:4038:4038))
        (PORT d[1] (4041:4041:4041) (4574:4574:4574))
        (PORT d[2] (4102:4102:4102) (4677:4677:4677))
        (PORT d[3] (4530:4530:4530) (5123:5123:5123))
        (PORT d[4] (4043:4043:4043) (4589:4589:4589))
        (PORT d[5] (2631:2631:2631) (2976:2976:2976))
        (PORT d[6] (3826:3826:3826) (4334:4334:4334))
        (PORT d[7] (3670:3670:3670) (4172:4172:4172))
        (PORT d[8] (3841:3841:3841) (4364:4364:4364))
        (PORT d[9] (2863:2863:2863) (3242:3242:3242))
        (PORT d[10] (3755:3755:3755) (4267:4267:4267))
        (PORT d[11] (4587:4587:4587) (5220:5220:5220))
        (PORT d[12] (3079:3079:3079) (3491:3491:3491))
        (PORT clk (1380:1380:1380) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2234:2234:2234))
        (PORT clk (1380:1380:1380) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1366:1366:1366))
        (PORT d[0] (2241:2241:2241) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3884:3884:3884))
        (PORT d[1] (4037:4037:4037) (4580:4580:4580))
        (PORT d[2] (4093:4093:4093) (4665:4665:4665))
        (PORT d[3] (4531:4531:4531) (5124:5124:5124))
        (PORT d[4] (3894:3894:3894) (4421:4421:4421))
        (PORT d[5] (2632:2632:2632) (2977:2977:2977))
        (PORT d[6] (3827:3827:3827) (4335:4335:4335))
        (PORT d[7] (3671:3671:3671) (4173:4173:4173))
        (PORT d[8] (3842:3842:3842) (4365:4365:4365))
        (PORT d[9] (2864:2864:2864) (3243:3243:3243))
        (PORT d[10] (3756:3756:3756) (4268:4268:4268))
        (PORT d[11] (4588:4588:4588) (5221:5221:5221))
        (PORT d[12] (3080:3080:3080) (3492:3492:3492))
        (PORT clk (1339:1339:1339) (1325:1325:1325))
        (PORT ena (2178:2178:2178) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1325:1325:1325))
        (PORT d[0] (2178:2178:2178) (2412:2412:2412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2629:2629:2629))
        (PORT clk (1344:1344:1344) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (4494:4494:4494))
        (PORT d[1] (4334:4334:4334) (4915:4915:4915))
        (PORT d[2] (3617:3617:3617) (4113:4113:4113))
        (PORT d[3] (2729:2729:2729) (3096:3096:3096))
        (PORT d[4] (3629:3629:3629) (4116:4116:4116))
        (PORT d[5] (3596:3596:3596) (4057:4057:4057))
        (PORT d[6] (3454:3454:3454) (3929:3929:3929))
        (PORT d[7] (3618:3618:3618) (4108:4108:4108))
        (PORT d[8] (3205:3205:3205) (3617:3617:3617))
        (PORT d[9] (3071:3071:3071) (3486:3486:3486))
        (PORT d[10] (2722:2722:2722) (3088:3088:3088))
        (PORT d[11] (2708:2708:2708) (3057:3057:3057))
        (PORT d[12] (2732:2732:2732) (3089:3089:3089))
        (PORT clk (1342:1342:1342) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3774:3774:3774) (4259:4259:4259))
        (PORT clk (1342:1342:1342) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1327:1327:1327))
        (PORT d[0] (3914:3914:3914) (4392:4392:4392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3972:3972:3972) (4479:4479:4479))
        (PORT d[1] (4325:4325:4325) (4903:4903:4903))
        (PORT d[2] (3627:3627:3627) (4125:4125:4125))
        (PORT d[3] (2730:2730:2730) (3097:3097:3097))
        (PORT d[4] (3608:3608:3608) (4090:4090:4090))
        (PORT d[5] (3597:3597:3597) (4058:4058:4058))
        (PORT d[6] (3455:3455:3455) (3930:3930:3930))
        (PORT d[7] (3619:3619:3619) (4109:4109:4109))
        (PORT d[8] (3206:3206:3206) (3618:3618:3618))
        (PORT d[9] (3072:3072:3072) (3487:3487:3487))
        (PORT d[10] (2723:2723:2723) (3089:3089:3089))
        (PORT d[11] (2709:2709:2709) (3058:3058:3058))
        (PORT d[12] (2733:2733:2733) (3090:3090:3090))
        (PORT clk (1301:1301:1301) (1286:1286:1286))
        (PORT ena (1981:1981:1981) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1286:1286:1286))
        (PORT d[0] (1981:1981:1981) (2190:2190:2190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2547:2547:2547) (2912:2912:2912))
        (PORT datab (602:602:602) (683:683:683))
        (PORT datac (2757:2757:2757) (3166:3166:3166))
        (PORT datad (765:765:765) (866:866:866))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2544:2544:2544))
        (PORT clk (1390:1390:1390) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (4018:4018:4018))
        (PORT d[1] (4000:4000:4000) (4532:4532:4532))
        (PORT d[2] (4228:4228:4228) (4807:4807:4807))
        (PORT d[3] (4523:4523:4523) (5116:5116:5116))
        (PORT d[4] (3912:3912:3912) (4444:4444:4444))
        (PORT d[5] (4378:4378:4378) (4951:4951:4951))
        (PORT d[6] (2632:2632:2632) (2973:2973:2973))
        (PORT d[7] (3521:3521:3521) (4018:4018:4018))
        (PORT d[8] (3837:3837:3837) (4358:4358:4358))
        (PORT d[9] (3014:3014:3014) (3422:3422:3422))
        (PORT d[10] (3581:3581:3581) (4066:4066:4066))
        (PORT d[11] (4592:4592:4592) (5229:5229:5229))
        (PORT d[12] (3082:3082:3082) (3497:3497:3497))
        (PORT clk (1388:1388:1388) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2470:2470:2470))
        (PORT clk (1388:1388:1388) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1374:1374:1374))
        (PORT d[0] (2481:2481:2481) (2749:2749:2749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3876:3876:3876))
        (PORT d[1] (4007:4007:4007) (4531:4531:4531))
        (PORT d[2] (4239:4239:4239) (4821:4821:4821))
        (PORT d[3] (4524:4524:4524) (5117:5117:5117))
        (PORT d[4] (3895:3895:3895) (4415:4415:4415))
        (PORT d[5] (4379:4379:4379) (4952:4952:4952))
        (PORT d[6] (2633:2633:2633) (2974:2974:2974))
        (PORT d[7] (3522:3522:3522) (4019:4019:4019))
        (PORT d[8] (3838:3838:3838) (4359:4359:4359))
        (PORT d[9] (3015:3015:3015) (3423:3423:3423))
        (PORT d[10] (3582:3582:3582) (4067:4067:4067))
        (PORT d[11] (4593:4593:4593) (5230:5230:5230))
        (PORT d[12] (3083:3083:3083) (3498:3498:3498))
        (PORT clk (1347:1347:1347) (1333:1333:1333))
        (PORT ena (2195:2195:2195) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1333:1333:1333))
        (PORT d[0] (2195:2195:2195) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2866:2866:2866))
        (PORT clk (1367:1367:1367) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (4072:4072:4072))
        (PORT d[1] (4197:4197:4197) (4751:4751:4751))
        (PORT d[2] (3888:3888:3888) (4426:4426:4426))
        (PORT d[3] (2674:2674:2674) (3031:3031:3031))
        (PORT d[4] (3870:3870:3870) (4392:4392:4392))
        (PORT d[5] (3065:3065:3065) (3453:3453:3453))
        (PORT d[6] (3676:3676:3676) (4175:4175:4175))
        (PORT d[7] (3829:3829:3829) (4345:4345:4345))
        (PORT d[8] (3662:3662:3662) (4162:4162:4162))
        (PORT d[9] (3097:3097:3097) (3514:3514:3514))
        (PORT d[10] (3924:3924:3924) (4463:4463:4463))
        (PORT d[11] (2915:2915:2915) (3304:3304:3304))
        (PORT d[12] (2706:2706:2706) (3059:3059:3059))
        (PORT clk (1365:1365:1365) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (3974:3974:3974))
        (PORT clk (1365:1365:1365) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1350:1350:1350))
        (PORT d[0] (3808:3808:3808) (4253:4253:4253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (4093:4093:4093))
        (PORT d[1] (4206:4206:4206) (4769:4769:4769))
        (PORT d[2] (3900:3900:3900) (4445:4445:4445))
        (PORT d[3] (2675:2675:2675) (3032:3032:3032))
        (PORT d[4] (3713:3713:3713) (4210:4210:4210))
        (PORT d[5] (3066:3066:3066) (3454:3454:3454))
        (PORT d[6] (3677:3677:3677) (4176:4176:4176))
        (PORT d[7] (3830:3830:3830) (4346:4346:4346))
        (PORT d[8] (3663:3663:3663) (4163:4163:4163))
        (PORT d[9] (3098:3098:3098) (3515:3515:3515))
        (PORT d[10] (3925:3925:3925) (4464:4464:4464))
        (PORT d[11] (2916:2916:2916) (3305:3305:3305))
        (PORT d[12] (2707:2707:2707) (3060:3060:3060))
        (PORT clk (1324:1324:1324) (1309:1309:1309))
        (PORT ena (2923:2923:2923) (3268:3268:3268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1309:1309:1309))
        (PORT d[0] (2923:2923:2923) (3268:3268:3268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2542:2542:2542) (2906:2906:2906))
        (PORT datab (722:722:722) (822:822:822))
        (PORT datac (2761:2761:2761) (3171:3171:3171))
        (PORT datad (441:441:441) (503:503:503))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (127:127:127))
        (PORT datab (2301:2301:2301) (2636:2636:2636))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2998:2998:2998))
        (PORT clk (1301:1301:1301) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2825:2825:2825) (3169:3169:3169))
        (PORT d[1] (2699:2699:2699) (3044:3044:3044))
        (PORT d[2] (3288:3288:3288) (3737:3737:3737))
        (PORT d[3] (3027:3027:3027) (3423:3423:3423))
        (PORT d[4] (3304:3304:3304) (3759:3759:3759))
        (PORT d[5] (2540:2540:2540) (2869:2869:2869))
        (PORT d[6] (3088:3088:3088) (3504:3504:3504))
        (PORT d[7] (2881:2881:2881) (3245:3245:3245))
        (PORT d[8] (3080:3080:3080) (3473:3473:3473))
        (PORT d[9] (2963:2963:2963) (3349:3349:3349))
        (PORT d[10] (2906:2906:2906) (3291:3291:3291))
        (PORT d[11] (3056:3056:3056) (3447:3447:3447))
        (PORT d[12] (2681:2681:2681) (3028:3028:3028))
        (PORT clk (1299:1299:1299) (1281:1281:1281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3627:3627:3627) (4028:4028:4028))
        (PORT clk (1299:1299:1299) (1281:1281:1281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1283:1283:1283))
        (PORT d[0] (3898:3898:3898) (4307:4307:4307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (3174:3174:3174))
        (PORT d[1] (2709:2709:2709) (3057:3057:3057))
        (PORT d[2] (3298:3298:3298) (3748:3748:3748))
        (PORT d[3] (3028:3028:3028) (3424:3424:3424))
        (PORT d[4] (3448:3448:3448) (3919:3919:3919))
        (PORT d[5] (2541:2541:2541) (2870:2870:2870))
        (PORT d[6] (3089:3089:3089) (3505:3505:3505))
        (PORT d[7] (2882:2882:2882) (3246:3246:3246))
        (PORT d[8] (3081:3081:3081) (3474:3474:3474))
        (PORT d[9] (2964:2964:2964) (3350:3350:3350))
        (PORT d[10] (2907:2907:2907) (3292:3292:3292))
        (PORT d[11] (3057:3057:3057) (3448:3448:3448))
        (PORT d[12] (2682:2682:2682) (3029:3029:3029))
        (PORT clk (1258:1258:1258) (1242:1242:1242))
        (PORT ena (2163:2163:2163) (2403:2403:2403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1242:1242:1242))
        (PORT d[0] (2163:2163:2163) (2403:2403:2403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2691:2691:2691))
        (PORT clk (1386:1386:1386) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3874:3874:3874))
        (PORT d[1] (4017:4017:4017) (4551:4551:4551))
        (PORT d[2] (4061:4061:4061) (4619:4619:4619))
        (PORT d[3] (4529:4529:4529) (5122:5122:5122))
        (PORT d[4] (3891:3891:3891) (4418:4418:4418))
        (PORT d[5] (4372:4372:4372) (4936:4936:4936))
        (PORT d[6] (2631:2631:2631) (2972:2972:2972))
        (PORT d[7] (3668:3668:3668) (4170:4170:4170))
        (PORT d[8] (3847:3847:3847) (4371:4371:4371))
        (PORT d[9] (2988:2988:2988) (3385:3385:3385))
        (PORT d[10] (3570:3570:3570) (4049:4049:4049))
        (PORT d[11] (4586:4586:4586) (5219:5219:5219))
        (PORT d[12] (3096:3096:3096) (3515:3515:3515))
        (PORT clk (1384:1384:1384) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2831:2831:2831))
        (PORT clk (1384:1384:1384) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1370:1370:1370))
        (PORT d[0] (2918:2918:2918) (3237:3237:3237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3875:3875:3875))
        (PORT d[1] (4018:4018:4018) (4552:4552:4552))
        (PORT d[2] (4072:4072:4072) (4634:4634:4634))
        (PORT d[3] (4530:4530:4530) (5123:5123:5123))
        (PORT d[4] (3902:3902:3902) (4430:4430:4430))
        (PORT d[5] (4373:4373:4373) (4937:4937:4937))
        (PORT d[6] (2632:2632:2632) (2973:2973:2973))
        (PORT d[7] (3669:3669:3669) (4171:4171:4171))
        (PORT d[8] (3848:3848:3848) (4372:4372:4372))
        (PORT d[9] (2989:2989:2989) (3386:3386:3386))
        (PORT d[10] (3571:3571:3571) (4050:4050:4050))
        (PORT d[11] (4587:4587:4587) (5220:5220:5220))
        (PORT d[12] (3097:3097:3097) (3516:3516:3516))
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (PORT ena (2187:2187:2187) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1329:1329:1329))
        (PORT d[0] (2187:2187:2187) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2548:2548:2548) (2912:2912:2912))
        (PORT datab (2775:2775:2775) (3187:3187:3187))
        (PORT datac (881:881:881) (967:967:967))
        (PORT datad (585:585:585) (661:661:661))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2699:2699:2699))
        (PORT clk (1372:1372:1372) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3732:3732:3732) (4224:4224:4224))
        (PORT d[1] (4206:4206:4206) (4764:4764:4764))
        (PORT d[2] (4083:4083:4083) (4654:4654:4654))
        (PORT d[3] (2962:2962:2962) (3362:3362:3362))
        (PORT d[4] (3711:3711:3711) (4207:4207:4207))
        (PORT d[5] (3073:3073:3073) (3473:3473:3473))
        (PORT d[6] (2505:2505:2505) (2831:2831:2831))
        (PORT d[7] (3829:3829:3829) (4344:4344:4344))
        (PORT d[8] (3662:3662:3662) (4160:4160:4160))
        (PORT d[9] (3115:3115:3115) (3536:3536:3536))
        (PORT d[10] (3752:3752:3752) (4263:4263:4263))
        (PORT d[11] (2930:2930:2930) (3310:3310:3310))
        (PORT d[12] (2728:2728:2728) (3087:3087:3087))
        (PORT clk (1370:1370:1370) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3931:3931:3931))
        (PORT clk (1370:1370:1370) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1356:1356:1356))
        (PORT d[0] (3801:3801:3801) (4210:4210:4210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (4085:4085:4085))
        (PORT d[1] (4362:4362:4362) (4941:4941:4941))
        (PORT d[2] (4073:4073:4073) (4639:4639:4639))
        (PORT d[3] (2963:2963:2963) (3363:3363:3363))
        (PORT d[4] (3722:3722:3722) (4220:4220:4220))
        (PORT d[5] (3074:3074:3074) (3474:3474:3474))
        (PORT d[6] (2506:2506:2506) (2832:2832:2832))
        (PORT d[7] (3830:3830:3830) (4345:4345:4345))
        (PORT d[8] (3663:3663:3663) (4161:4161:4161))
        (PORT d[9] (3116:3116:3116) (3537:3537:3537))
        (PORT d[10] (3753:3753:3753) (4264:4264:4264))
        (PORT d[11] (2931:2931:2931) (3311:3311:3311))
        (PORT d[12] (2729:2729:2729) (3088:3088:3088))
        (PORT clk (1329:1329:1329) (1315:1315:1315))
        (PORT ena (2161:2161:2161) (2394:2394:2394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1315:1315:1315))
        (PORT d[0] (2161:2161:2161) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2871:2871:2871))
        (PORT clk (1354:1354:1354) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3772:3772:3772) (4282:4282:4282))
        (PORT d[1] (2414:2414:2414) (2725:2725:2725))
        (PORT d[2] (3879:3879:3879) (4413:4413:4413))
        (PORT d[3] (2853:2853:2853) (3242:3242:3242))
        (PORT d[4] (3544:3544:3544) (4024:4024:4024))
        (PORT d[5] (2703:2703:2703) (3066:3066:3066))
        (PORT d[6] (3657:3657:3657) (4149:4149:4149))
        (PORT d[7] (3858:3858:3858) (4401:4401:4401))
        (PORT d[8] (3489:3489:3489) (3960:3960:3960))
        (PORT d[9] (2929:2929:2929) (3322:3322:3322))
        (PORT d[10] (3932:3932:3932) (4475:4475:4475))
        (PORT d[11] (2980:2980:2980) (3387:3387:3387))
        (PORT d[12] (2881:2881:2881) (3268:3268:3268))
        (PORT clk (1352:1352:1352) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (3352:3352:3352))
        (PORT clk (1352:1352:1352) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1337:1337:1337))
        (PORT d[0] (3267:3267:3267) (3631:3631:3631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (4070:4070:4070))
        (PORT d[1] (2415:2415:2415) (2728:2728:2728))
        (PORT d[2] (3890:3890:3890) (4432:4432:4432))
        (PORT d[3] (2854:2854:2854) (3243:3243:3243))
        (PORT d[4] (3528:3528:3528) (3992:3992:3992))
        (PORT d[5] (2704:2704:2704) (3067:3067:3067))
        (PORT d[6] (3658:3658:3658) (4150:4150:4150))
        (PORT d[7] (3859:3859:3859) (4402:4402:4402))
        (PORT d[8] (3490:3490:3490) (3961:3961:3961))
        (PORT d[9] (2930:2930:2930) (3323:3323:3323))
        (PORT d[10] (3933:3933:3933) (4476:4476:4476))
        (PORT d[11] (2981:2981:2981) (3388:3388:3388))
        (PORT d[12] (2882:2882:2882) (3269:3269:3269))
        (PORT clk (1311:1311:1311) (1296:1296:1296))
        (PORT ena (2896:2896:2896) (3236:3236:3236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1296:1296:1296))
        (PORT d[0] (2896:2896:2896) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2549:2549:2549) (2913:2913:2913))
        (PORT datab (453:453:453) (519:519:519))
        (PORT datac (2756:2756:2756) (3165:3165:3165))
        (PORT datad (279:279:279) (317:317:317))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (218:218:218))
        (PORT datab (2295:2295:2295) (2629:2629:2629))
        (PORT datac (88:88:88) (108:108:108))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (300:300:300) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (2046:2046:2046))
        (PORT clk (1412:1412:1412) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3885:3885:3885))
        (PORT d[1] (3599:3599:3599) (4060:4060:4060))
        (PORT d[2] (3767:3767:3767) (4260:4260:4260))
        (PORT d[3] (2541:2541:2541) (2841:2841:2841))
        (PORT d[4] (3281:3281:3281) (3713:3713:3713))
        (PORT d[5] (2053:2053:2053) (2297:2297:2297))
        (PORT d[6] (2431:2431:2431) (2736:2736:2736))
        (PORT d[7] (2237:2237:2237) (2499:2499:2499))
        (PORT d[8] (2241:2241:2241) (2511:2511:2511))
        (PORT d[9] (3746:3746:3746) (4220:4220:4220))
        (PORT d[10] (3229:3229:3229) (3636:3636:3636))
        (PORT d[11] (3128:3128:3128) (3536:3536:3536))
        (PORT d[12] (3581:3581:3581) (4074:4074:4074))
        (PORT clk (1410:1410:1410) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (579:579:579) (593:593:593))
        (PORT clk (1410:1410:1410) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1397:1397:1397))
        (PORT d[0] (850:850:850) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (4047:4047:4047))
        (PORT d[1] (3610:3610:3610) (4077:4077:4077))
        (PORT d[2] (3778:3778:3778) (4271:4271:4271))
        (PORT d[3] (2542:2542:2542) (2842:2842:2842))
        (PORT d[4] (3292:3292:3292) (3731:3731:3731))
        (PORT d[5] (2054:2054:2054) (2298:2298:2298))
        (PORT d[6] (2432:2432:2432) (2737:2737:2737))
        (PORT d[7] (2238:2238:2238) (2500:2500:2500))
        (PORT d[8] (2242:2242:2242) (2512:2512:2512))
        (PORT d[9] (3747:3747:3747) (4221:4221:4221))
        (PORT d[10] (3230:3230:3230) (3637:3637:3637))
        (PORT d[11] (3129:3129:3129) (3537:3537:3537))
        (PORT d[12] (3582:3582:3582) (4075:4075:4075))
        (PORT clk (1369:1369:1369) (1356:1356:1356))
        (PORT ena (1447:1447:1447) (1538:1538:1538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1356:1356:1356))
        (PORT d[0] (1447:1447:1447) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2046:2046:2046))
        (PORT clk (1415:1415:1415) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3720:3720:3720))
        (PORT d[1] (3737:3737:3737) (4208:4208:4208))
        (PORT d[2] (3777:3777:3777) (4271:4271:4271))
        (PORT d[3] (2530:2530:2530) (2828:2828:2828))
        (PORT d[4] (3282:3282:3282) (3714:3714:3714))
        (PORT d[5] (3883:3883:3883) (4404:4404:4404))
        (PORT d[6] (2460:2460:2460) (2766:2766:2766))
        (PORT d[7] (2248:2248:2248) (2511:2511:2511))
        (PORT d[8] (2375:2375:2375) (2656:2656:2656))
        (PORT d[9] (2520:2520:2520) (2833:2833:2833))
        (PORT d[10] (3239:3239:3239) (3653:3653:3653))
        (PORT d[11] (3128:3128:3128) (3535:3535:3535))
        (PORT d[12] (3573:3573:3573) (4066:4066:4066))
        (PORT clk (1413:1413:1413) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (590:590:590) (601:601:601))
        (PORT clk (1413:1413:1413) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1400:1400:1400))
        (PORT d[0] (861:861:861) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3692:3692:3692))
        (PORT d[1] (3603:3603:3603) (4067:4067:4067))
        (PORT d[2] (3778:3778:3778) (4272:4272:4272))
        (PORT d[3] (2531:2531:2531) (2829:2829:2829))
        (PORT d[4] (3293:3293:3293) (3733:3733:3733))
        (PORT d[5] (3884:3884:3884) (4405:4405:4405))
        (PORT d[6] (2461:2461:2461) (2767:2767:2767))
        (PORT d[7] (2249:2249:2249) (2512:2512:2512))
        (PORT d[8] (2376:2376:2376) (2657:2657:2657))
        (PORT d[9] (2521:2521:2521) (2834:2834:2834))
        (PORT d[10] (3240:3240:3240) (3654:3654:3654))
        (PORT d[11] (3129:3129:3129) (3536:3536:3536))
        (PORT d[12] (3574:3574:3574) (4067:4067:4067))
        (PORT clk (1372:1372:1372) (1359:1359:1359))
        (PORT ena (1435:1435:1435) (1533:1533:1533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1359:1359:1359))
        (PORT d[0] (1435:1435:1435) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (206:206:206))
        (PORT datab (153:153:153) (200:200:200))
        (PORT datac (466:466:466) (527:527:527))
        (PORT datad (326:326:326) (375:375:375))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (2066:2066:2066))
        (PORT clk (1417:1417:1417) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3733:3733:3733))
        (PORT d[1] (3605:3605:3605) (4073:4073:4073))
        (PORT d[2] (3715:3715:3715) (4179:4179:4179))
        (PORT d[3] (2379:2379:2379) (2661:2661:2661))
        (PORT d[4] (3475:3475:3475) (3931:3931:3931))
        (PORT d[5] (3870:3870:3870) (4386:4386:4386))
        (PORT d[6] (2458:2458:2458) (2760:2760:2760))
        (PORT d[7] (2265:2265:2265) (2531:2531:2531))
        (PORT d[8] (2223:2223:2223) (2488:2488:2488))
        (PORT d[9] (2530:2530:2530) (2850:2850:2850))
        (PORT d[10] (3232:3232:3232) (3645:3645:3645))
        (PORT d[11] (3122:3122:3122) (3529:3529:3529))
        (PORT d[12] (3402:3402:3402) (3863:3863:3863))
        (PORT clk (1415:1415:1415) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (699:699:699) (729:729:729))
        (PORT clk (1415:1415:1415) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1402:1402:1402))
        (PORT d[0] (990:990:990) (1034:1034:1034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3705:3705:3705))
        (PORT d[1] (3425:3425:3425) (3860:3860:3860))
        (PORT d[2] (3726:3726:3726) (4191:4191:4191))
        (PORT d[3] (2380:2380:2380) (2662:2662:2662))
        (PORT d[4] (3481:3481:3481) (3945:3945:3945))
        (PORT d[5] (3871:3871:3871) (4387:4387:4387))
        (PORT d[6] (2459:2459:2459) (2761:2761:2761))
        (PORT d[7] (2266:2266:2266) (2532:2532:2532))
        (PORT d[8] (2224:2224:2224) (2489:2489:2489))
        (PORT d[9] (2531:2531:2531) (2851:2851:2851))
        (PORT d[10] (3233:3233:3233) (3646:3646:3646))
        (PORT d[11] (3123:3123:3123) (3530:3530:3530))
        (PORT d[12] (3403:3403:3403) (3864:3864:3864))
        (PORT clk (1374:1374:1374) (1361:1361:1361))
        (PORT ena (1441:1441:1441) (1540:1540:1540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1361:1361:1361))
        (PORT d[0] (1441:1441:1441) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2244:2244:2244))
        (PORT clk (1420:1420:1420) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3100:3100:3100) (3510:3510:3510))
        (PORT d[1] (3577:3577:3577) (4041:4041:4041))
        (PORT d[2] (2196:2196:2196) (2444:2444:2444))
        (PORT d[3] (2239:2239:2239) (2501:2501:2501))
        (PORT d[4] (3488:3488:3488) (3952:3952:3952))
        (PORT d[5] (3712:3712:3712) (4219:4219:4219))
        (PORT d[6] (4261:4261:4261) (4837:4837:4837))
        (PORT d[7] (2266:2266:2266) (2533:2533:2533))
        (PORT d[8] (2373:2373:2373) (2651:2651:2651))
        (PORT d[9] (2483:2483:2483) (2800:2800:2800))
        (PORT d[10] (3065:3065:3065) (3458:3458:3458))
        (PORT d[11] (3108:3108:3108) (3512:3512:3512))
        (PORT d[12] (3390:3390:3390) (3854:3854:3854))
        (PORT clk (1418:1418:1418) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (740:740:740) (782:782:782))
        (PORT clk (1418:1418:1418) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1405:1405:1405))
        (PORT d[0] (1011:1011:1011) (1061:1061:1061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3483:3483:3483))
        (PORT d[1] (3435:3435:3435) (3875:3875:3875))
        (PORT d[2] (2058:2058:2058) (2300:2300:2300))
        (PORT d[3] (2240:2240:2240) (2502:2502:2502))
        (PORT d[4] (3501:3501:3501) (3967:3967:3967))
        (PORT d[5] (3713:3713:3713) (4220:4220:4220))
        (PORT d[6] (4262:4262:4262) (4838:4838:4838))
        (PORT d[7] (2267:2267:2267) (2534:2534:2534))
        (PORT d[8] (2374:2374:2374) (2652:2652:2652))
        (PORT d[9] (2484:2484:2484) (2801:2801:2801))
        (PORT d[10] (3066:3066:3066) (3459:3459:3459))
        (PORT d[11] (3109:3109:3109) (3513:3513:3513))
        (PORT d[12] (3391:3391:3391) (3855:3855:3855))
        (PORT clk (1377:1377:1377) (1364:1364:1364))
        (PORT ena (1101:1101:1101) (1144:1144:1144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1364:1364:1364))
        (PORT d[0] (1101:1101:1101) (1144:1144:1144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (570:570:570))
        (PORT datab (153:153:153) (200:200:200))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (491:491:491) (567:567:567))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2416:2416:2416))
        (PORT clk (1405:1405:1405) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3437:3437:3437))
        (PORT d[1] (3373:3373:3373) (3790:3790:3790))
        (PORT d[2] (2070:2070:2070) (2316:2316:2316))
        (PORT d[3] (2719:2719:2719) (3041:3041:3041))
        (PORT d[4] (3684:3684:3684) (4171:4171:4171))
        (PORT d[5] (3524:3524:3524) (4000:4000:4000))
        (PORT d[6] (2622:2622:2622) (2940:2940:2940))
        (PORT d[7] (2280:2280:2280) (2554:2554:2554))
        (PORT d[8] (2258:2258:2258) (2534:2534:2534))
        (PORT d[9] (2040:2040:2040) (2278:2278:2278))
        (PORT d[10] (2869:2869:2869) (3232:3232:3232))
        (PORT d[11] (3137:3137:3137) (3550:3550:3550))
        (PORT d[12] (3827:3827:3827) (4347:4347:4347))
        (PORT clk (1403:1403:1403) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1342:1342:1342))
        (PORT clk (1403:1403:1403) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1390:1390:1390))
        (PORT d[0] (1513:1513:1513) (1621:1621:1621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3438:3438:3438))
        (PORT d[1] (3240:3240:3240) (3649:3649:3649))
        (PORT d[2] (2091:2091:2091) (2346:2346:2346))
        (PORT d[3] (2720:2720:2720) (3042:3042:3042))
        (PORT d[4] (3689:3689:3689) (4170:4170:4170))
        (PORT d[5] (3525:3525:3525) (4001:4001:4001))
        (PORT d[6] (2623:2623:2623) (2941:2941:2941))
        (PORT d[7] (2281:2281:2281) (2555:2555:2555))
        (PORT d[8] (2259:2259:2259) (2535:2535:2535))
        (PORT d[9] (2041:2041:2041) (2279:2279:2279))
        (PORT d[10] (2870:2870:2870) (3233:3233:3233))
        (PORT d[11] (3138:3138:3138) (3551:3551:3551))
        (PORT d[12] (3828:3828:3828) (4348:4348:4348))
        (PORT clk (1362:1362:1362) (1349:1349:1349))
        (PORT ena (1085:1085:1085) (1129:1129:1129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1349:1349:1349))
        (PORT d[0] (1085:1085:1085) (1129:1129:1129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (2042:2042:2042))
        (PORT clk (1410:1410:1410) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3887:3887:3887))
        (PORT d[1] (3757:3757:3757) (4246:4246:4246))
        (PORT d[2] (3558:3558:3558) (4007:4007:4007))
        (PORT d[3] (2547:2547:2547) (2847:2847:2847))
        (PORT d[4] (2662:2662:2662) (3003:3003:3003))
        (PORT d[5] (2185:2185:2185) (2448:2448:2448))
        (PORT d[6] (2451:2451:2451) (2753:2753:2753))
        (PORT d[7] (2234:2234:2234) (2492:2492:2492))
        (PORT d[8] (4530:4530:4530) (5131:5131:5131))
        (PORT d[9] (3760:3760:3760) (4248:4248:4248))
        (PORT d[10] (3390:3390:3390) (3815:3815:3815))
        (PORT d[11] (3123:3123:3123) (3534:3534:3534))
        (PORT d[12] (3581:3581:3581) (4075:4075:4075))
        (PORT clk (1408:1408:1408) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (614:614:614) (638:638:638))
        (PORT clk (1408:1408:1408) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1395:1395:1395))
        (PORT d[0] (885:885:885) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3598:3598:3598) (4062:4062:4062))
        (PORT d[1] (3600:3600:3600) (4062:4062:4062))
        (PORT d[2] (3559:3559:3559) (4008:4008:4008))
        (PORT d[3] (2548:2548:2548) (2848:2848:2848))
        (PORT d[4] (2683:2683:2683) (3030:3030:3030))
        (PORT d[5] (2186:2186:2186) (2449:2449:2449))
        (PORT d[6] (2452:2452:2452) (2754:2754:2754))
        (PORT d[7] (2235:2235:2235) (2493:2493:2493))
        (PORT d[8] (4531:4531:4531) (5132:5132:5132))
        (PORT d[9] (3761:3761:3761) (4249:4249:4249))
        (PORT d[10] (3391:3391:3391) (3816:3816:3816))
        (PORT d[11] (3124:3124:3124) (3535:3535:3535))
        (PORT d[12] (3582:3582:3582) (4076:4076:4076))
        (PORT clk (1367:1367:1367) (1354:1354:1354))
        (PORT ena (1267:1267:1267) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1354:1354:1354))
        (PORT d[0] (1267:1267:1267) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (782:782:782))
        (PORT datab (152:152:152) (199:199:199))
        (PORT datac (139:139:139) (183:183:183))
        (PORT datad (486:486:486) (558:558:558))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2297:2297:2297))
        (PORT clk (1385:1385:1385) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2968:2968:2968))
        (PORT d[1] (2509:2509:2509) (2826:2826:2826))
        (PORT d[2] (3785:3785:3785) (4261:4261:4261))
        (PORT d[3] (3034:3034:3034) (3433:3433:3433))
        (PORT d[4] (2659:2659:2659) (3002:3002:3002))
        (PORT d[5] (3731:3731:3731) (4250:4250:4250))
        (PORT d[6] (4397:4397:4397) (4983:4983:4983))
        (PORT d[7] (2614:2614:2614) (2943:2943:2943))
        (PORT d[8] (2621:2621:2621) (2955:2955:2955))
        (PORT d[9] (2940:2940:2940) (3329:3329:3329))
        (PORT d[10] (2431:2431:2431) (2723:2723:2723))
        (PORT d[11] (4804:4804:4804) (5441:5441:5441))
        (PORT d[12] (2462:2462:2462) (2773:2773:2773))
        (PORT clk (1383:1383:1383) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1740:1740:1740))
        (PORT clk (1383:1383:1383) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1370:1370:1370))
        (PORT d[0] (1835:1835:1835) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2983:2983:2983))
        (PORT d[1] (2503:2503:2503) (2809:2809:2809))
        (PORT d[2] (3797:3797:3797) (4275:4275:4275))
        (PORT d[3] (3035:3035:3035) (3434:3434:3434))
        (PORT d[4] (2663:2663:2663) (3001:3001:3001))
        (PORT d[5] (3732:3732:3732) (4251:4251:4251))
        (PORT d[6] (4398:4398:4398) (4984:4984:4984))
        (PORT d[7] (2615:2615:2615) (2944:2944:2944))
        (PORT d[8] (2622:2622:2622) (2956:2956:2956))
        (PORT d[9] (2941:2941:2941) (3330:3330:3330))
        (PORT d[10] (2432:2432:2432) (2724:2724:2724))
        (PORT d[11] (4805:4805:4805) (5442:5442:5442))
        (PORT d[12] (2463:2463:2463) (2774:2774:2774))
        (PORT clk (1342:1342:1342) (1329:1329:1329))
        (PORT ena (3691:3691:3691) (4139:4139:4139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1329:1329:1329))
        (PORT d[0] (3691:3691:3691) (4139:4139:4139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2237:2237:2237))
        (PORT clk (1420:1420:1420) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3879:3879:3879))
        (PORT d[1] (3430:3430:3430) (3868:3868:3868))
        (PORT d[2] (2037:2037:2037) (2260:2260:2260))
        (PORT d[3] (2886:2886:2886) (3223:3223:3223))
        (PORT d[4] (3487:3487:3487) (3951:3951:3951))
        (PORT d[5] (3863:3863:3863) (4381:4381:4381))
        (PORT d[6] (4267:4267:4267) (4844:4844:4844))
        (PORT d[7] (2249:2249:2249) (2511:2511:2511))
        (PORT d[8] (2243:2243:2243) (2513:2513:2513))
        (PORT d[9] (2489:2489:2489) (2797:2797:2797))
        (PORT d[10] (3055:3055:3055) (3440:3440:3440))
        (PORT d[11] (3125:3125:3125) (3531:3531:3531))
        (PORT d[12] (3404:3404:3404) (3870:3870:3870))
        (PORT clk (1418:1418:1418) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1134:1134:1134) (1227:1227:1227))
        (PORT clk (1418:1418:1418) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1404:1404:1404))
        (PORT d[0] (1405:1405:1405) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3708:3708:3708))
        (PORT d[1] (3441:3441:3441) (3885:3885:3885))
        (PORT d[2] (2045:2045:2045) (2276:2276:2276))
        (PORT d[3] (2887:2887:2887) (3224:3224:3224))
        (PORT d[4] (3500:3500:3500) (3966:3966:3966))
        (PORT d[5] (3864:3864:3864) (4382:4382:4382))
        (PORT d[6] (4268:4268:4268) (4845:4845:4845))
        (PORT d[7] (2250:2250:2250) (2512:2512:2512))
        (PORT d[8] (2244:2244:2244) (2514:2514:2514))
        (PORT d[9] (2490:2490:2490) (2798:2798:2798))
        (PORT d[10] (3056:3056:3056) (3441:3441:3441))
        (PORT d[11] (3126:3126:3126) (3532:3532:3532))
        (PORT d[12] (3405:3405:3405) (3871:3871:3871))
        (PORT clk (1377:1377:1377) (1363:1363:1363))
        (PORT ena (1091:1091:1091) (1122:1122:1122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1363:1363:1363))
        (PORT d[0] (1091:1091:1091) (1122:1122:1122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1260:1260:1260))
        (PORT datab (153:153:153) (200:200:200))
        (PORT datac (136:136:136) (180:180:180))
        (PORT datad (492:492:492) (570:570:570))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~188)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (181:181:181))
        (PORT datac (87:87:87) (105:105:105))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (130:130:130))
        (PORT datab (100:100:100) (125:125:125))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
)
