add_file_target(FILE super_logic_cell.sim.v SCANNER_TYPE verilog)
add_file_target(FILE logic_cell.sim.v SCANNER_TYPE verilog)
add_file_target(FILE badder.sim.v SCANNER_TYPE verilog)
add_file_target(FILE le4_qdi.sim.v SCANNER_TYPE verilog)
add_file_target(FILE le4.sim.v SCANNER_TYPE verilog)
add_file_target(FILE mux.sim.v SCANNER_TYPE verilog)

v2x(NAME super_logic_cell SRCS super_logic_cell.sim.v)
v2x(NAME logic_cell SRCS logic_cell.sim.v)
v2x(NAME badder SRCS badder.sim.v)
v2x(NAME le4_qdi SRCS le4_qdi.sim.v)
v2x(NAME le4 SRCS le4.sim.v)
v2x(NAME mux SRCS mux.sim.v)

#add_to_cells_sim(in_reg_cell.sim.v ap3)
