Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jan 15 02:48:22 2018
| Host         : travis-job-rohitk-singh-litex-buildenv-328698309.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.106        0.000                      0                12294        0.024        0.000                      0                12294        0.264        0.000                       0                  3918  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    1.241        0.000                      0                  399        0.101        0.000                      0                  399        2.000        0.000                       0                   160  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.366        0.000                      0                  227        0.122        0.000                      0                  227        3.500        0.000                       0                   102  
sys_clk                       0.106        0.000                      0                11654        0.024        0.000                      0                11654        3.750        0.000                       0                  3551  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns
    Source Clock Delay      (SCD):    6.525ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.810     6.525    clk200_clk
    SLICE_X157Y166       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDPE (Prop_fdpe_C_Q)         0.456     6.981 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.171    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X157Y166       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=9, routed)           1.694     8.171    clk200_clk
    SLICE_X157Y166       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.353     8.525    
                         clock uncertainty           -0.053     8.472    
    SLICE_X157Y166       FDPE (Setup_fdpe_C_D)       -0.047     8.425    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.718ns (30.600%)  route 1.628ns (69.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.525ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.810     6.525    clk200_clk
    SLICE_X157Y166       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDPE (Prop_fdpe_C_Q)         0.419     6.944 r  FDPE_3/Q
                         net (fo=5, routed)           1.230     8.174    clk200_rst
    SLICE_X155Y165       LUT6 (Prop_lut6_I5_O)        0.299     8.473 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.871    netsoc_ic_reset_i_1_n_0
    SLICE_X154Y165       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X154Y165       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.315    11.414    
                         clock uncertainty           -0.053    11.361    
    SLICE_X154Y165       FDRE (Setup_fdre_C_D)       -0.031    11.330    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.718ns (35.992%)  route 1.277ns (64.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.738     6.453    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDSE (Prop_fdse_C_Q)         0.419     6.872 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.769    netsoc_reset_counter[1]
    SLICE_X155Y165       LUT4 (Prop_lut4_I0_O)        0.299     8.068 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.447    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.453    
                         clock uncertainty           -0.053    11.400    
    SLICE_X155Y165       FDSE (Setup_fdse_C_CE)      -0.205    11.195    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.718ns (35.992%)  route 1.277ns (64.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.738     6.453    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDSE (Prop_fdse_C_Q)         0.419     6.872 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.769    netsoc_reset_counter[1]
    SLICE_X155Y165       LUT4 (Prop_lut4_I0_O)        0.299     8.068 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.447    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.453    
                         clock uncertainty           -0.053    11.400    
    SLICE_X155Y165       FDSE (Setup_fdse_C_CE)      -0.205    11.195    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.718ns (35.992%)  route 1.277ns (64.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.738     6.453    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDSE (Prop_fdse_C_Q)         0.419     6.872 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.769    netsoc_reset_counter[1]
    SLICE_X155Y165       LUT4 (Prop_lut4_I0_O)        0.299     8.068 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.447    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.453    
                         clock uncertainty           -0.053    11.400    
    SLICE_X155Y165       FDSE (Setup_fdse_C_CE)      -0.205    11.195    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.718ns (35.992%)  route 1.277ns (64.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.738     6.453    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDSE (Prop_fdse_C_Q)         0.419     6.872 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.769    netsoc_reset_counter[1]
    SLICE_X155Y165       LUT4 (Prop_lut4_I0_O)        0.299     8.068 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.447    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.453    
                         clock uncertainty           -0.053    11.400    
    SLICE_X155Y165       FDSE (Setup_fdse_C_CE)      -0.205    11.195    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.419ns (35.107%)  route 0.774ns (64.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.525ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.810     6.525    clk200_clk
    SLICE_X157Y166       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDPE (Prop_fdpe_C_Q)         0.419     6.944 r  FDPE_3/Q
                         net (fo=5, routed)           0.774     7.718    clk200_rst
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.315    11.414    
                         clock uncertainty           -0.053    11.361    
    SLICE_X155Y165       FDSE (Setup_fdse_C_S)       -0.604    10.757    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.419ns (35.107%)  route 0.774ns (64.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.525ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.810     6.525    clk200_clk
    SLICE_X157Y166       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDPE (Prop_fdpe_C_Q)         0.419     6.944 r  FDPE_3/Q
                         net (fo=5, routed)           0.774     7.718    clk200_rst
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.315    11.414    
                         clock uncertainty           -0.053    11.361    
    SLICE_X155Y165       FDSE (Setup_fdse_C_S)       -0.604    10.757    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.419ns (35.107%)  route 0.774ns (64.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.525ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.810     6.525    clk200_clk
    SLICE_X157Y166       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDPE (Prop_fdpe_C_Q)         0.419     6.944 r  FDPE_3/Q
                         net (fo=5, routed)           0.774     7.718    clk200_rst
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.315    11.414    
                         clock uncertainty           -0.053    11.361    
    SLICE_X155Y165       FDSE (Setup_fdse_C_S)       -0.604    10.757    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.419ns (35.107%)  route 0.774ns (64.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.525ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.810     6.525    clk200_clk
    SLICE_X157Y166       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDPE (Prop_fdpe_C_Q)         0.419     6.944 r  FDPE_3/Q
                         net (fo=5, routed)           0.774     7.718    clk200_rst
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.315    11.414    
                         clock uncertainty           -0.053    11.361    
    SLICE_X155Y165       FDSE (Setup_fdse_C_S)       -0.604    10.757    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  3.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.640     1.945    clk200_clk
    SLICE_X157Y166       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDPE (Prop_fdpe_C_Q)         0.141     2.086 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.142    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X157Y166       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.910     2.499    clk200_clk
    SLICE_X157Y166       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.554     1.945    
    SLICE_X157Y166       FDPE (Hold_fdpe_C_D)         0.075     2.020    FDPE_3
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDSE (Prop_fdse_C_Q)         0.141     2.061 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.170     2.231    netsoc_reset_counter[0]
    SLICE_X155Y165       LUT4 (Prop_lut4_I1_O)        0.043     2.274 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.274    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.920    
    SLICE_X155Y165       FDSE (Hold_fdse_C_D)         0.107     2.027    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDSE (Prop_fdse_C_Q)         0.141     2.061 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.170     2.231    netsoc_reset_counter[0]
    SLICE_X155Y165       LUT3 (Prop_lut3_I1_O)        0.045     2.276 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.276    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.920    
    SLICE_X155Y165       FDSE (Hold_fdse_C_D)         0.092     2.012    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.185ns (37.805%)  route 0.304ns (62.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDSE (Prop_fdse_C_Q)         0.141     2.061 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.304     2.365    netsoc_reset_counter[0]
    SLICE_X155Y165       LUT2 (Prop_lut2_I0_O)        0.044     2.409 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.409    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.920    
    SLICE_X155Y165       FDSE (Hold_fdse_C_D)         0.107     2.027    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.226ns (48.234%)  route 0.243ns (51.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDSE (Prop_fdse_C_Q)         0.128     2.048 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.162    netsoc_reset_counter[3]
    SLICE_X155Y165       LUT6 (Prop_lut6_I3_O)        0.098     2.260 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.128     2.388    netsoc_ic_reset_i_1_n_0
    SLICE_X154Y165       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X154Y165       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.540     1.933    
    SLICE_X154Y165       FDRE (Hold_fdre_C_D)         0.059     1.992    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.932%)  route 0.304ns (62.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDSE (Prop_fdse_C_Q)         0.141     2.061 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.304     2.365    netsoc_reset_counter[0]
    SLICE_X155Y165       LUT1 (Prop_lut1_I0_O)        0.045     2.410 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.410    netsoc_reset_counter0[0]
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.920    
    SLICE_X155Y165       FDSE (Hold_fdse_C_D)         0.091     2.011    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.494%)  route 0.231ns (50.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDSE (Prop_fdse_C_Q)         0.128     2.048 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.162    netsoc_reset_counter[3]
    SLICE_X155Y165       LUT4 (Prop_lut4_I3_O)        0.098     2.260 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.376    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.920    
    SLICE_X155Y165       FDSE (Hold_fdse_C_CE)       -0.039     1.881    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.494%)  route 0.231ns (50.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDSE (Prop_fdse_C_Q)         0.128     2.048 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.162    netsoc_reset_counter[3]
    SLICE_X155Y165       LUT4 (Prop_lut4_I3_O)        0.098     2.260 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.376    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.920    
    SLICE_X155Y165       FDSE (Hold_fdse_C_CE)       -0.039     1.881    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.494%)  route 0.231ns (50.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDSE (Prop_fdse_C_Q)         0.128     2.048 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.162    netsoc_reset_counter[3]
    SLICE_X155Y165       LUT4 (Prop_lut4_I3_O)        0.098     2.260 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.376    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.920    
    SLICE_X155Y165       FDSE (Hold_fdse_C_CE)       -0.039     1.881    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.494%)  route 0.231ns (50.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDSE (Prop_fdse_C_Q)         0.128     2.048 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.162    netsoc_reset_counter[3]
    SLICE_X155Y165       LUT4 (Prop_lut4_I3_O)        0.098     2.260 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.376    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X155Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.920    
    SLICE_X155Y165       FDSE (Hold_fdse_C_CE)       -0.039     1.881    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.496    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X157Y166   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X157Y166   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X154Y165   netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X155Y165   netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X155Y165   netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X155Y165   netsoc_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X154Y165   netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X155Y165   netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X155Y165   netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X155Y165   netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X155Y165   netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y166   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y166   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y166   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y166   FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X154Y165   netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X154Y165   netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X155Y165   netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X155Y165   netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X155Y165   netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X155Y165   netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y166   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y166   FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y166   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y166   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X154Y165   netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.943     1.943    eth_rx_clk
    SLICE_X20Y91         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDPE (Prop_fdpe_C_Q)         0.518     2.461 r  FDPE_8/Q
                         net (fo=1, routed)           0.190     2.651    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X20Y91         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=160, routed)         1.816     3.816    eth_rx_clk
    SLICE_X20Y91         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.127     3.943    
                         clock uncertainty           -0.035     3.908    
    SLICE_X20Y91         FDPE (Setup_fdpe_C_D)       -0.016     3.892    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.892    
                         arrival time                          -2.651    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 1.368ns (21.509%)  route 4.992ns (78.491%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 9.816 - 8.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.945     1.945    eth_rx_clk
    SLICE_X12Y96         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDSE (Prop_fdse_C_Q)         0.518     2.463 r  ethmac_crc32_checker_crc_reg_reg[24]/Q
                         net (fo=5, routed)           1.195     3.658    ethmac_crc32_checker_crc_reg_reg_n_0_[24]
    SLICE_X16Y95         LUT3 (Prop_lut3_I2_O)        0.150     3.808 r  ethmac_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=13, routed)          0.891     4.699    ethmac_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.328     5.027 r  ethmac_crc32_checker_crc_reg[23]_i_1/O
                         net (fo=2, routed)           1.002     6.029    ethmac_crc32_checker_crc_next_reg[23]
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.153 f  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.404     6.557    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.681 f  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.655     7.336    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           0.845     8.305    ethmac_crc32_checker_source_source_payload_error
    SLICE_X23Y98         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.816     9.816    eth_rx_clk
    SLICE_X23Y98         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.088     9.904    
                         clock uncertainty           -0.035     9.869    
    SLICE_X23Y98         FDRE (Setup_fdre_C_D)       -0.047     9.822    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.368ns (21.997%)  route 4.851ns (78.003%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 9.815 - 8.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.945     1.945    eth_rx_clk
    SLICE_X12Y96         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDSE (Prop_fdse_C_Q)         0.518     2.463 r  ethmac_crc32_checker_crc_reg_reg[24]/Q
                         net (fo=5, routed)           1.195     3.658    ethmac_crc32_checker_crc_reg_reg_n_0_[24]
    SLICE_X16Y95         LUT3 (Prop_lut3_I2_O)        0.150     3.808 r  ethmac_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=13, routed)          0.891     4.699    ethmac_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.328     5.027 r  ethmac_crc32_checker_crc_reg[23]_i_1/O
                         net (fo=2, routed)           1.002     6.029    ethmac_crc32_checker_crc_next_reg[23]
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.153 f  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.404     6.557    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.681 f  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.655     7.336    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           0.704     8.165    ethmac_crc32_checker_source_source_payload_error
    SLICE_X23Y95         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.815     9.815    eth_rx_clk
    SLICE_X23Y95         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.088     9.903    
                         clock uncertainty           -0.035     9.868    
    SLICE_X23Y95         FDRE (Setup_fdre_C_D)       -0.062     9.806    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 1.368ns (21.972%)  route 4.858ns (78.028%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 9.816 - 8.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.945     1.945    eth_rx_clk
    SLICE_X12Y96         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDSE (Prop_fdse_C_Q)         0.518     2.463 r  ethmac_crc32_checker_crc_reg_reg[24]/Q
                         net (fo=5, routed)           1.195     3.658    ethmac_crc32_checker_crc_reg_reg_n_0_[24]
    SLICE_X16Y95         LUT3 (Prop_lut3_I2_O)        0.150     3.808 r  ethmac_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=13, routed)          0.891     4.699    ethmac_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.328     5.027 r  ethmac_crc32_checker_crc_reg[23]_i_1/O
                         net (fo=2, routed)           1.002     6.029    ethmac_crc32_checker_crc_next_reg[23]
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.153 f  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.404     6.557    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.681 f  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.655     7.336    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           0.711     8.171    ethmac_crc32_checker_source_source_payload_error
    SLICE_X22Y98         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.816     9.816    eth_rx_clk
    SLICE_X22Y98         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.088     9.904    
                         clock uncertainty           -0.035     9.869    
    SLICE_X22Y98         FDRE (Setup_fdre_C_D)       -0.016     9.853    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.853    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.368ns (22.030%)  route 4.842ns (77.970%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 9.815 - 8.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.945     1.945    eth_rx_clk
    SLICE_X12Y96         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDSE (Prop_fdse_C_Q)         0.518     2.463 r  ethmac_crc32_checker_crc_reg_reg[24]/Q
                         net (fo=5, routed)           1.195     3.658    ethmac_crc32_checker_crc_reg_reg_n_0_[24]
    SLICE_X16Y95         LUT3 (Prop_lut3_I2_O)        0.150     3.808 r  ethmac_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=13, routed)          0.891     4.699    ethmac_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.328     5.027 r  ethmac_crc32_checker_crc_reg[23]_i_1/O
                         net (fo=2, routed)           1.002     6.029    ethmac_crc32_checker_crc_next_reg[23]
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.153 f  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.404     6.557    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.681 f  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.655     7.336    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           0.695     8.155    ethmac_crc32_checker_source_source_payload_error
    SLICE_X22Y95         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.815     9.815    eth_rx_clk
    SLICE_X22Y95         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.088     9.903    
                         clock uncertainty           -0.035     9.868    
    SLICE_X22Y95         FDRE (Setup_fdre_C_D)       -0.028     9.840    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -8.155    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 1.517ns (25.502%)  route 4.432ns (74.498%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 9.818 - 8.000 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.942     1.942    eth_rx_clk
    SLICE_X22Y92         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_fdre_C_Q)         0.478     2.420 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     3.263    xilinxmultiregimpl5_regs1[0]
    SLICE_X22Y92         LUT6 (Prop_lut6_I1_O)        0.295     3.558 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.441     3.999    storage_12_reg_i_11_n_0
    SLICE_X21Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.123 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.469     4.592    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124     4.716 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.614     5.330    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X18Y94         LUT6 (Prop_lut6_I1_O)        0.124     5.454 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.488     5.942    p_255_in
    SLICE_X18Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.066 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.471     6.537    ethmac_crc32_checker_sink_sink_ready
    SLICE_X16Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.661 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.335     6.995    ethmac_crc32_checker_crc_ce0
    SLICE_X14Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.119 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.772     7.891    ethmac_crc32_checker_crc_ce
    SLICE_X14Y96         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.818     9.818    eth_rx_clk
    SLICE_X14Y96         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[17]/C
                         clock pessimism              0.088     9.906    
                         clock uncertainty           -0.035     9.871    
    SLICE_X14Y96         FDSE (Setup_fdse_C_CE)      -0.169     9.702    ethmac_crc32_checker_crc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 1.517ns (25.502%)  route 4.432ns (74.498%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 9.818 - 8.000 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.942     1.942    eth_rx_clk
    SLICE_X22Y92         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_fdre_C_Q)         0.478     2.420 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     3.263    xilinxmultiregimpl5_regs1[0]
    SLICE_X22Y92         LUT6 (Prop_lut6_I1_O)        0.295     3.558 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.441     3.999    storage_12_reg_i_11_n_0
    SLICE_X21Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.123 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.469     4.592    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124     4.716 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.614     5.330    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X18Y94         LUT6 (Prop_lut6_I1_O)        0.124     5.454 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.488     5.942    p_255_in
    SLICE_X18Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.066 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.471     6.537    ethmac_crc32_checker_sink_sink_ready
    SLICE_X16Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.661 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.335     6.995    ethmac_crc32_checker_crc_ce0
    SLICE_X14Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.119 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.772     7.891    ethmac_crc32_checker_crc_ce
    SLICE_X14Y96         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.818     9.818    eth_rx_clk
    SLICE_X14Y96         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[18]/C
                         clock pessimism              0.088     9.906    
                         clock uncertainty           -0.035     9.871    
    SLICE_X14Y96         FDSE (Setup_fdse_C_CE)      -0.169     9.702    ethmac_crc32_checker_crc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 1.517ns (25.502%)  route 4.432ns (74.498%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 9.818 - 8.000 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.942     1.942    eth_rx_clk
    SLICE_X22Y92         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_fdre_C_Q)         0.478     2.420 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     3.263    xilinxmultiregimpl5_regs1[0]
    SLICE_X22Y92         LUT6 (Prop_lut6_I1_O)        0.295     3.558 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.441     3.999    storage_12_reg_i_11_n_0
    SLICE_X21Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.123 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.469     4.592    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124     4.716 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.614     5.330    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X18Y94         LUT6 (Prop_lut6_I1_O)        0.124     5.454 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.488     5.942    p_255_in
    SLICE_X18Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.066 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.471     6.537    ethmac_crc32_checker_sink_sink_ready
    SLICE_X16Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.661 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.335     6.995    ethmac_crc32_checker_crc_ce0
    SLICE_X14Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.119 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.772     7.891    ethmac_crc32_checker_crc_ce
    SLICE_X14Y96         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.818     9.818    eth_rx_clk
    SLICE_X14Y96         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/C
                         clock pessimism              0.088     9.906    
                         clock uncertainty           -0.035     9.871    
    SLICE_X14Y96         FDSE (Setup_fdse_C_CE)      -0.169     9.702    ethmac_crc32_checker_crc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 1.517ns (25.502%)  route 4.432ns (74.498%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 9.818 - 8.000 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.942     1.942    eth_rx_clk
    SLICE_X22Y92         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_fdre_C_Q)         0.478     2.420 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     3.263    xilinxmultiregimpl5_regs1[0]
    SLICE_X22Y92         LUT6 (Prop_lut6_I1_O)        0.295     3.558 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.441     3.999    storage_12_reg_i_11_n_0
    SLICE_X21Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.123 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.469     4.592    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124     4.716 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.614     5.330    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X18Y94         LUT6 (Prop_lut6_I1_O)        0.124     5.454 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.488     5.942    p_255_in
    SLICE_X18Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.066 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.471     6.537    ethmac_crc32_checker_sink_sink_ready
    SLICE_X16Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.661 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.335     6.995    ethmac_crc32_checker_crc_ce0
    SLICE_X14Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.119 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.772     7.891    ethmac_crc32_checker_crc_ce
    SLICE_X14Y96         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.818     9.818    eth_rx_clk
    SLICE_X14Y96         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/C
                         clock pessimism              0.088     9.906    
                         clock uncertainty           -0.035     9.871    
    SLICE_X14Y96         FDSE (Setup_fdse_C_CE)      -0.169     9.702    ethmac_crc32_checker_crc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 1.517ns (25.598%)  route 4.409ns (74.402%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 9.818 - 8.000 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.942     1.942    eth_rx_clk
    SLICE_X22Y92         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_fdre_C_Q)         0.478     2.420 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     3.263    xilinxmultiregimpl5_regs1[0]
    SLICE_X22Y92         LUT6 (Prop_lut6_I1_O)        0.295     3.558 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.441     3.999    storage_12_reg_i_11_n_0
    SLICE_X21Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.123 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.469     4.592    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124     4.716 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.614     5.330    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X18Y94         LUT6 (Prop_lut6_I1_O)        0.124     5.454 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.488     5.942    p_255_in
    SLICE_X18Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.066 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.471     6.537    ethmac_crc32_checker_sink_sink_ready
    SLICE_X16Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.661 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.335     6.995    ethmac_crc32_checker_crc_ce0
    SLICE_X14Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.119 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.749     7.869    ethmac_crc32_checker_crc_ce
    SLICE_X12Y96         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.818     9.818    eth_rx_clk
    SLICE_X12Y96         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[24]/C
                         clock pessimism              0.088     9.906    
                         clock uncertainty           -0.035     9.871    
    SLICE_X12Y96         FDSE (Setup_fdse_C_CE)      -0.169     9.702    ethmac_crc32_checker_crc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  1.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X19Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y96         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.118    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X18Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.969     0.969    storage_10_reg_0_7_0_5/WCLK
    SLICE_X18Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X18Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.016    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X19Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y96         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.118    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X18Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.969     0.969    storage_10_reg_0_7_0_5/WCLK
    SLICE_X18Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X18Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.016    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X19Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y96         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.118    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X18Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.969     0.969    storage_10_reg_0_7_0_5/WCLK
    SLICE_X18Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X18Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.016    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X19Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y96         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.118    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X18Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.969     0.969    storage_10_reg_0_7_0_5/WCLK
    SLICE_X18Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X18Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.016    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X19Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y96         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.118    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X18Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.969     0.969    storage_10_reg_0_7_0_5/WCLK
    SLICE_X18Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X18Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.016    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X19Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y96         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.118    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X18Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.969     0.969    storage_10_reg_0_7_0_5/WCLK
    SLICE_X18Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X18Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.016    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X19Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y96         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.118    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X18Y96         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.969     0.969    storage_10_reg_0_7_0_5/WCLK
    SLICE_X18Y96         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X18Y96         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.016    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X19Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y96         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.118    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X18Y96         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.969     0.969    storage_10_reg_0_7_0_5/WCLK
    SLICE_X18Y96         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X18Y96         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.016    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.691     0.691    eth_rx_clk
    SLICE_X21Y93         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDRE (Prop_fdre_C_Q)         0.141     0.832 r  xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.888    xilinxmultiregimpl5_regs0[3]
    SLICE_X21Y93         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.968     0.968    eth_rx_clk
    SLICE_X21Y93         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.276     0.691    
    SLICE_X21Y93         FDRE (Hold_fdre_C_D)         0.075     0.766    xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.691     0.691    eth_rx_clk
    SLICE_X21Y93         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDRE (Prop_fdre_C_Q)         0.141     0.832 r  xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.888    xilinxmultiregimpl5_regs0[5]
    SLICE_X21Y93         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.968     0.968    eth_rx_clk
    SLICE_X21Y93         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.276     0.691    
    SLICE_X21Y93         FDRE (Hold_fdre_C_D)         0.071     0.762    xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y19    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X20Y91    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X20Y91    FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X16Y93    clockdomainsrenamer1_state_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y97    storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y97    storage_10_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y97    storage_10_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y97    storage_10_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y97    storage_10_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y97    storage_10_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y97    storage_10_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y97    storage_10_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y96    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y96    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y96    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y96    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y96    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y96    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y96    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y96    storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 1.814ns (25.846%)  route 5.205ns (74.154%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 9.848 - 8.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.931     1.931    eth_tx_clk
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.419     2.350 r  xilinxmultiregimpl2_regs1_reg[0]/Q
                         net (fo=1, routed)           0.824     3.174    xilinxmultiregimpl2_regs1[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.299     3.473 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.522     3.995    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     4.119 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.294     4.412    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     4.536 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.457     4.993    ethmac_padding_inserter_source_valid
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.117 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.612     5.729    ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.150     5.879 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.548     6.427    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.326     6.753 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.627     7.380    ethmac_tx_converter_converter_mux0
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.124     7.504 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.728     8.232    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y77          LUT3 (Prop_lut3_I1_O)        0.124     8.356 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.594     8.950    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.848     9.848    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.951    
                         clock uncertainty           -0.069     9.882    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.316    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 1.814ns (26.107%)  route 5.134ns (73.893%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 9.848 - 8.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.931     1.931    eth_tx_clk
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.419     2.350 r  xilinxmultiregimpl2_regs1_reg[0]/Q
                         net (fo=1, routed)           0.824     3.174    xilinxmultiregimpl2_regs1[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.299     3.473 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.522     3.995    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     4.119 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.294     4.412    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     4.536 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.457     4.993    ethmac_padding_inserter_source_valid
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.117 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.612     5.729    ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.150     5.879 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.548     6.427    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.326     6.753 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.627     7.380    ethmac_tx_converter_converter_mux0
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.124     7.504 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.560     8.064    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.124     8.188 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.692     8.880    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.848     9.848    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.951    
                         clock uncertainty           -0.069     9.882    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.316    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.814ns (26.353%)  route 5.070ns (73.647%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 9.848 - 8.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.931     1.931    eth_tx_clk
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.419     2.350 r  xilinxmultiregimpl2_regs1_reg[0]/Q
                         net (fo=1, routed)           0.824     3.174    xilinxmultiregimpl2_regs1[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.299     3.473 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.522     3.995    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     4.119 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.294     4.412    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     4.536 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.457     4.993    ethmac_padding_inserter_source_valid
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.117 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.612     5.729    ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.150     5.879 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.548     6.427    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.326     6.753 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.627     7.380    ethmac_tx_converter_converter_mux0
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.124     7.504 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.732     8.236    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.360 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.455     8.815    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.848     9.848    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.951    
                         clock uncertainty           -0.069     9.882    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.316    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 1.814ns (26.979%)  route 4.910ns (73.021%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 9.848 - 8.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.931     1.931    eth_tx_clk
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.419     2.350 r  xilinxmultiregimpl2_regs1_reg[0]/Q
                         net (fo=1, routed)           0.824     3.174    xilinxmultiregimpl2_regs1[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.299     3.473 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.522     3.995    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     4.119 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.294     4.412    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     4.536 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.457     4.993    ethmac_padding_inserter_source_valid
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.117 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.612     5.729    ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.150     5.879 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.548     6.427    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.326     6.753 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.627     7.380    ethmac_tx_converter_converter_mux0
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.124     7.504 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.472     7.976    ethmac_tx_converter_converter_mux__0
    SLICE_X7Y77          LUT4 (Prop_lut4_I0_O)        0.124     8.100 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.555     8.655    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.848     9.848    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.951    
                         clock uncertainty           -0.069     9.882    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.316    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.814ns (27.046%)  route 4.893ns (72.954%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 9.848 - 8.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.931     1.931    eth_tx_clk
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.419     2.350 r  xilinxmultiregimpl2_regs1_reg[0]/Q
                         net (fo=1, routed)           0.824     3.174    xilinxmultiregimpl2_regs1[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.299     3.473 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.522     3.995    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     4.119 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.294     4.412    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     4.536 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.457     4.993    ethmac_padding_inserter_source_valid
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.117 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.612     5.729    ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.150     5.879 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.548     6.427    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.326     6.753 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.627     7.380    ethmac_tx_converter_converter_mux0
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.124     7.504 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.336     7.841    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.124     7.965 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.674     8.638    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.848     9.848    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.951    
                         clock uncertainty           -0.069     9.882    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.316    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.814ns (27.060%)  route 4.890ns (72.940%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 9.848 - 8.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.931     1.931    eth_tx_clk
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.419     2.350 r  xilinxmultiregimpl2_regs1_reg[0]/Q
                         net (fo=1, routed)           0.824     3.174    xilinxmultiregimpl2_regs1[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.299     3.473 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.522     3.995    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     4.119 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.294     4.412    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     4.536 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.457     4.993    ethmac_padding_inserter_source_valid
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.117 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.612     5.729    ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.150     5.879 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.548     6.427    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.326     6.753 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.378     7.131    ethmac_tx_converter_converter_mux0
    SLICE_X7Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.255 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.566     7.821    storage_11_reg_i_46_n_0
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     7.945 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.690     8.635    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.848     9.848    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.951    
                         clock uncertainty           -0.069     9.882    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.316    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 1.808ns (26.926%)  route 4.907ns (73.074%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 9.804 - 8.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.931     1.931    eth_tx_clk
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.419     2.350 r  xilinxmultiregimpl2_regs1_reg[0]/Q
                         net (fo=1, routed)           0.824     3.174    xilinxmultiregimpl2_regs1[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.299     3.473 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.522     3.995    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     4.119 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.294     4.412    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     4.536 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.457     4.993    ethmac_padding_inserter_source_valid
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.117 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.612     5.729    ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.150     5.879 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.548     6.427    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.326     6.753 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.378     7.131    ethmac_tx_converter_converter_mux0
    SLICE_X7Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.255 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.562     7.817    storage_11_reg_i_46_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I1_O)        0.118     7.935 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.711     8.646    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X8Y77          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.804     9.804    eth_tx_clk
    SLICE_X8Y77          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.102     9.906    
                         clock uncertainty           -0.069     9.837    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)       -0.230     9.607    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 1.814ns (26.615%)  route 5.002ns (73.385%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 9.804 - 8.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.931     1.931    eth_tx_clk
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.419     2.350 r  xilinxmultiregimpl2_regs1_reg[0]/Q
                         net (fo=1, routed)           0.824     3.174    xilinxmultiregimpl2_regs1[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.299     3.473 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.522     3.995    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     4.119 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.294     4.412    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     4.536 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.457     4.993    ethmac_padding_inserter_source_valid
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.117 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.612     5.729    ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.150     5.879 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.548     6.427    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.326     6.753 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.627     7.380    ethmac_tx_converter_converter_mux0
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.124     7.504 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.728     8.232    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y77          LUT3 (Prop_lut3_I1_O)        0.124     8.356 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.391     8.747    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X8Y77          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.804     9.804    eth_tx_clk
    SLICE_X8Y77          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.102     9.906    
                         clock uncertainty           -0.069     9.837    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)       -0.045     9.792    ethmac_tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 2.826ns (47.223%)  route 3.158ns (52.777%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.974     1.974    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.428 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.173     5.601    ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124     5.725 r  ODDR_4_i_8/O
                         net (fo=1, routed)           0.521     6.246    ODDR_4_i_8_n_0
    SLICE_X6Y77          LUT4 (Prop_lut4_I3_O)        0.124     6.370 r  ODDR_4_i_6/O
                         net (fo=4, routed)           0.764     7.134    ODDR_4_i_6_n_0
    SLICE_X0Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.258 r  ODDR_4_i_2/O
                         net (fo=1, routed)           0.700     7.958    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 1.808ns (27.259%)  route 4.825ns (72.741%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 9.882 - 8.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.931     1.931    eth_tx_clk
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.419     2.350 r  xilinxmultiregimpl2_regs1_reg[0]/Q
                         net (fo=1, routed)           0.824     3.174    xilinxmultiregimpl2_regs1[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.299     3.473 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.522     3.995    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     4.119 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.294     4.412    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     4.536 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.457     4.993    ethmac_padding_inserter_source_valid
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.117 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.612     5.729    ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.150     5.879 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.548     6.427    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.326     6.753 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.378     7.131    ethmac_tx_converter_converter_mux0
    SLICE_X7Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.255 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.562     7.817    storage_11_reg_i_46_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I1_O)        0.118     7.935 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.629     8.564    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X6Y77          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.882     9.882    eth_tx_clk
    SLICE_X6Y77          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.088     9.970    
                         clock uncertainty           -0.069     9.901    
    SLICE_X6Y77          FDRE (Setup_fdre_C_D)       -0.230     9.671    ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                          9.671    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  1.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.692     0.692    eth_tx_clk
    SLICE_X13Y90         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.833 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     0.889    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X13Y90         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.968     0.968    eth_tx_clk
    SLICE_X13Y90         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.275     0.692    
    SLICE_X13Y90         FDPE (Hold_fdpe_C_D)         0.075     0.767    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     0.824 r  xilinxmultiregimpl2_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.880    xilinxmultiregimpl2_regs0[0]
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.958     0.958    eth_tx_clk
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/C
                         clock pessimism             -0.274     0.683    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.075     0.758    xilinxmultiregimpl2_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     0.824 r  xilinxmultiregimpl2_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.880    xilinxmultiregimpl2_regs0[3]
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.958     0.958    eth_tx_clk
    SLICE_X9Y78          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[3]/C
                         clock pessimism             -0.274     0.683    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.071     0.754    xilinxmultiregimpl2_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X8Y76          FDRE                                         r  xilinxmultiregimpl2_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     0.845 r  xilinxmultiregimpl2_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.901    xilinxmultiregimpl2_regs0[5]
    SLICE_X8Y76          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X8Y76          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[5]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.060     0.741    xilinxmultiregimpl2_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.712     0.712    eth_tx_clk
    SLICE_X6Y80          FDRE                                         r  xilinxmultiregimpl2_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     0.876 r  xilinxmultiregimpl2_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.932    xilinxmultiregimpl2_regs0[2]
    SLICE_X6Y80          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.988     0.988    eth_tx_clk
    SLICE_X6Y80          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/C
                         clock pessimism             -0.275     0.712    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.060     0.772    xilinxmultiregimpl2_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X8Y76          FDRE                                         r  xilinxmultiregimpl2_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     0.845 r  xilinxmultiregimpl2_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.901    xilinxmultiregimpl2_regs0[6]
    SLICE_X8Y76          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X8Y76          FDRE                                         r  xilinxmultiregimpl2_regs1_reg[6]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.053     0.734    xilinxmultiregimpl2_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clockdomainsrenamer0_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.911%)  route 0.130ns (41.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.708     0.708    eth_tx_clk
    SLICE_X4Y73          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.849 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.130     0.979    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I3_O)        0.045     1.024 r  clockdomainsrenamer0_state_i_1/O
                         net (fo=1, routed)           0.000     1.024    clockdomainsrenamer0_state_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  clockdomainsrenamer0_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.983     0.983    eth_tx_clk
    SLICE_X5Y73          FDRE                                         r  clockdomainsrenamer0_state_reg/C
                         clock pessimism             -0.261     0.721    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.091     0.812    clockdomainsrenamer0_state_reg
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.417%)  route 0.103ns (29.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X8Y77          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.148     0.831 r  ethmac_tx_cdc_graycounter1_q_binary_reg[0]/Q
                         net (fo=10, routed)          0.103     0.935    ethmac_tx_cdc_graycounter1_q_binary_reg__0[0]
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.098     1.033 r  ethmac_tx_cdc_graycounter1_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.033    ethmac_tx_cdc_graycounter1_q_next[0]
    SLICE_X8Y77          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X8Y77          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
                         clock pessimism             -0.273     0.683    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.120     0.803    ethmac_tx_cdc_graycounter1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clockdomainsrenamer2_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.618%)  route 0.197ns (51.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.711     0.711    eth_tx_clk
    SLICE_X4Y79          FDRE                                         r  clockdomainsrenamer2_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     0.852 r  clockdomainsrenamer2_state_reg[0]/Q
                         net (fo=12, routed)          0.197     1.049    clockdomainsrenamer2_state[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.094 r  ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.094    ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.989     0.989    eth_tx_clk
    SLICE_X3Y79          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.237     0.751    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.092     0.843    ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_gap_inserter_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.708     0.708    eth_tx_clk
    SLICE_X4Y73          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.849 r  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.174     1.023    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X4Y73          LUT4 (Prop_lut4_I1_O)        0.043     1.066 r  ethmac_tx_gap_inserter_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.066    p_0_in__9[3]
    SLICE_X4Y73          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.983     0.983    eth_tx_clk
    SLICE_X4Y73          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[3]/C
                         clock pessimism             -0.274     0.708    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.107     0.815    ethmac_tx_gap_inserter_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y15  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X13Y90  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X13Y90  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X5Y73   clockdomainsrenamer0_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y79   clockdomainsrenamer2_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y73   clockdomainsrenamer0_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y73   clockdomainsrenamer0_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y79   clockdomainsrenamer2_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y79   clockdomainsrenamer2_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y79   clockdomainsrenamer2_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y79   clockdomainsrenamer2_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y79   clockdomainsrenamer4_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y79   clockdomainsrenamer4_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y79   clockdomainsrenamer4_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y79   clockdomainsrenamer4_state_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X13Y90  FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X13Y90  FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X13Y90  FDPE_7/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X13Y90  FDPE_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y80   clockdomainsrenamer6_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y78   xilinxmultiregimpl2_regs0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y80   xilinxmultiregimpl2_regs0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y78   xilinxmultiregimpl2_regs0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y78   xilinxmultiregimpl2_regs1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y80   xilinxmultiregimpl2_regs1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product_reg[10]__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 0.478ns (5.384%)  route 8.401ns (94.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        1.810     1.810    sys_clk
    SLICE_X158Y166       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y166       FDPE (Prop_fdpe_C_Q)         0.478     2.288 r  FDPE_1/Q
                         net (fo=2381, routed)        8.401    10.689    lm32_cpu/multiplier/sys_rst
    SLICE_X46Y136        FDRE                                         r  lm32_cpu/multiplier/product_reg[10]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3552, routed)        1.546    11.546    lm32_cpu/multiplier/out
    SLICE_X46Y136        FDRE                                         r  lm32_cpu/multiplier/product_reg[10]__0/C
                         clock pessimism              0.000    11.546    
                         clock uncertainty           -0.057    11.490    
    SLICE_X46Y136        FDRE (Setup_fdre_C_R)       -0.695    10.795    lm32_cpu/multiplier/product_reg[10]__0
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product_reg[11]__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 0.478ns (5.384%)  route 8.401ns (94.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        1.810     1.810    sys_clk
    SLICE_X158Y166       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y166       FDPE (Prop_fdpe_C_Q)         0.478     2.288 r  FDPE_1/Q
                         net (fo=2381, routed)        8.401    10.689    lm32_cpu/multiplier/sys_rst
    SLICE_X46Y136        FDRE                                         r  lm32_cpu/multiplier/product_reg[11]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3552, routed)        1.546    11.546    lm32_cpu/multiplier/out
    SLICE_X46Y136        FDRE                                         r  lm32_cpu/multiplier/product_reg[11]__0/C
                         clock pessimism              0.000    11.546    
                         clock uncertainty           -0.057    11.490    
    SLICE_X46Y136        FDRE (Setup_fdre_C_R)       -0.695    10.795    lm32_cpu/multiplier/product_reg[11]__0
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product_reg[8]__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 0.478ns (5.384%)  route 8.401ns (94.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        1.810     1.810    sys_clk
    SLICE_X158Y166       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y166       FDPE (Prop_fdpe_C_Q)         0.478     2.288 r  FDPE_1/Q
                         net (fo=2381, routed)        8.401    10.689    lm32_cpu/multiplier/sys_rst
    SLICE_X46Y136        FDRE                                         r  lm32_cpu/multiplier/product_reg[8]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3552, routed)        1.546    11.546    lm32_cpu/multiplier/out
    SLICE_X46Y136        FDRE                                         r  lm32_cpu/multiplier/product_reg[8]__0/C
                         clock pessimism              0.000    11.546    
                         clock uncertainty           -0.057    11.490    
    SLICE_X46Y136        FDRE (Setup_fdre_C_R)       -0.695    10.795    lm32_cpu/multiplier/product_reg[8]__0
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product_reg[9]__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 0.478ns (5.384%)  route 8.401ns (94.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        1.810     1.810    sys_clk
    SLICE_X158Y166       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y166       FDPE (Prop_fdpe_C_Q)         0.478     2.288 r  FDPE_1/Q
                         net (fo=2381, routed)        8.401    10.689    lm32_cpu/multiplier/sys_rst
    SLICE_X46Y136        FDRE                                         r  lm32_cpu/multiplier/product_reg[9]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3552, routed)        1.546    11.546    lm32_cpu/multiplier/out
    SLICE_X46Y136        FDRE                                         r  lm32_cpu/multiplier/product_reg[9]__0/C
                         clock pessimism              0.000    11.546    
                         clock uncertainty           -0.057    11.490    
    SLICE_X46Y136        FDRE (Setup_fdre_C_R)       -0.695    10.795    lm32_cpu/multiplier/product_reg[9]__0
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_info_dna_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 0.478ns (5.367%)  route 8.429ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 11.636 - 10.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        1.810     1.810    sys_clk
    SLICE_X158Y166       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y166       FDPE (Prop_fdpe_C_Q)         0.478     2.288 r  FDPE_1/Q
                         net (fo=2381, routed)        8.429    10.717    sys_rst
    SLICE_X36Y139        FDRE                                         r  netsoc_info_dna_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3552, routed)        1.636    11.636    sys_clk
    SLICE_X36Y139        FDRE                                         r  netsoc_info_dna_cnt_reg[4]/C
                         clock pessimism              0.000    11.636    
                         clock uncertainty           -0.057    11.580    
    SLICE_X36Y139        FDRE (Setup_fdre_C_R)       -0.695    10.885    netsoc_info_dna_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_info_dna_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 0.478ns (5.367%)  route 8.429ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 11.636 - 10.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        1.810     1.810    sys_clk
    SLICE_X158Y166       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y166       FDPE (Prop_fdpe_C_Q)         0.478     2.288 r  FDPE_1/Q
                         net (fo=2381, routed)        8.429    10.717    sys_rst
    SLICE_X36Y139        FDRE                                         r  netsoc_info_dna_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3552, routed)        1.636    11.636    sys_clk
    SLICE_X36Y139        FDRE                                         r  netsoc_info_dna_cnt_reg[5]/C
                         clock pessimism              0.000    11.636    
                         clock uncertainty           -0.057    11.580    
    SLICE_X36Y139        FDRE (Setup_fdre_C_R)       -0.695    10.885    netsoc_info_dna_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_info_dna_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 0.478ns (5.367%)  route 8.429ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 11.636 - 10.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        1.810     1.810    sys_clk
    SLICE_X158Y166       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y166       FDPE (Prop_fdpe_C_Q)         0.478     2.288 r  FDPE_1/Q
                         net (fo=2381, routed)        8.429    10.717    sys_rst
    SLICE_X36Y139        FDRE                                         r  netsoc_info_dna_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3552, routed)        1.636    11.636    sys_clk
    SLICE_X36Y139        FDRE                                         r  netsoc_info_dna_cnt_reg[6]/C
                         clock pessimism              0.000    11.636    
                         clock uncertainty           -0.057    11.580    
    SLICE_X36Y139        FDRE (Setup_fdre_C_R)       -0.695    10.885    netsoc_info_dna_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_binary_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 0.478ns (5.271%)  route 8.591ns (94.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.806ns = ( 11.806 - 10.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        1.810     1.810    sys_clk
    SLICE_X158Y166       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y166       FDPE (Prop_fdpe_C_Q)         0.478     2.288 r  FDPE_1/Q
                         net (fo=2381, routed)        8.591    10.879    sys_rst
    SLICE_X8Y78          FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3552, routed)        1.806    11.806    sys_clk
    SLICE_X8Y78          FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[5]/C
                         clock pessimism              0.000    11.806    
                         clock uncertainty           -0.057    11.749    
    SLICE_X8Y78          FDRE (Setup_fdre_C_R)       -0.695    11.054    ethmac_tx_cdc_graycounter0_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 0.478ns (5.271%)  route 8.591ns (94.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.806ns = ( 11.806 - 10.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        1.810     1.810    sys_clk
    SLICE_X158Y166       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y166       FDPE (Prop_fdpe_C_Q)         0.478     2.288 r  FDPE_1/Q
                         net (fo=2381, routed)        8.591    10.879    sys_rst
    SLICE_X8Y78          FDRE                                         r  ethmac_tx_cdc_graycounter0_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3552, routed)        1.806    11.806    sys_clk
    SLICE_X8Y78          FDRE                                         r  ethmac_tx_cdc_graycounter0_q_reg[4]/C
                         clock pessimism              0.000    11.806    
                         clock uncertainty           -0.057    11.749    
    SLICE_X8Y78          FDRE (Setup_fdre_C_R)       -0.695    11.054    ethmac_tx_cdc_graycounter0_q_reg[4]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/result_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 0.478ns (5.384%)  route 8.401ns (94.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        1.810     1.810    sys_clk
    SLICE_X158Y166       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y166       FDPE (Prop_fdpe_C_Q)         0.478     2.288 r  FDPE_1/Q
                         net (fo=2381, routed)        8.401    10.689    lm32_cpu/multiplier/sys_rst
    SLICE_X47Y136        FDRE                                         r  lm32_cpu/multiplier/result_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3552, routed)        1.546    11.546    lm32_cpu/multiplier/out
    SLICE_X47Y136        FDRE                                         r  lm32_cpu/multiplier/result_reg[11]/C
                         clock pessimism              0.000    11.546    
                         clock uncertainty           -0.057    11.490    
    SLICE_X47Y136        FDRE (Setup_fdre_C_R)       -0.600    10.890    lm32_cpu/multiplier/result_reg[11]
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  0.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.566     0.566    sys_clk
    SLICE_X85Y143        FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X84Y143        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X84Y143        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.566     0.566    sys_clk
    SLICE_X85Y143        FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X84Y143        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X84Y143        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.566     0.566    sys_clk
    SLICE_X85Y143        FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X84Y143        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X84Y143        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.566     0.566    sys_clk
    SLICE_X85Y143        FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X84Y143        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X84Y143        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.566     0.566    sys_clk
    SLICE_X85Y143        FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X84Y143        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X84Y143        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.566     0.566    sys_clk
    SLICE_X85Y143        FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X84Y143        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X84Y143        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.566     0.566    sys_clk
    SLICE_X85Y143        FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X84Y143        RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X84Y143        RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X84Y143        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.566     0.566    sys_clk
    SLICE_X85Y143        FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X84Y143        RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X84Y143        RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X84Y143        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 netsoc_uart_phy_phase_accumulator_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_uart_phy_phase_accumulator_tx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.342ns (85.411%)  route 0.058ns (14.589%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.567     0.567    sys_clk
    SLICE_X86Y149        FDRE                                         r  netsoc_uart_phy_phase_accumulator_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y149        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  netsoc_uart_phy_phase_accumulator_tx_reg[5]/Q
                         net (fo=2, routed)           0.058     0.765    netsoc_uart_phy_phase_accumulator_tx[5]
    SLICE_X86Y149        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.912 r  netsoc_uart_phy_phase_accumulator_tx_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.913    netsoc_uart_phy_phase_accumulator_tx_reg[7]_i_1_n_0
    SLICE_X86Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.967 r  netsoc_uart_phy_phase_accumulator_tx_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.967    netsoc_uart_phy_phase_accumulator_tx0[8]
    SLICE_X86Y150        FDRE                                         r  netsoc_uart_phy_phase_accumulator_tx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.834     0.834    sys_clk
    SLICE_X86Y150        FDRE                                         r  netsoc_uart_phy_phase_accumulator_tx_reg[8]/C
                         clock pessimism              0.000     0.834    
    SLICE_X86Y150        FDRE (Hold_fdre_C_D)         0.105     0.939    netsoc_uart_phy_phase_accumulator_tx_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.480%)  route 0.246ns (63.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.564     0.564    lm32_cpu/instruction_unit/out
    SLICE_X77Y129        FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y129        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  lm32_cpu/instruction_unit/icache_refill_data_reg[11]/Q
                         net (fo=1, routed)           0.246     0.950    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][11]
    RAMB36_X4Y26         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3552, routed)        0.879     0.879    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X4Y26         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.255     0.624    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     0.920    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y56    lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y57    lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y45   mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y45   mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y44   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y44   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y25   memdat_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19   storage_12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y43   mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y117  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y117  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y117  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y117  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y117  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y117  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y117  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y117  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y118  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y118  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y135  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y135  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y135  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y135  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y135  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y135  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y135  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y135  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y136  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y136  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.214 (r) | FAST    |     3.305 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     1.728 (r) | SLOW    |    -0.092 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     5.030 (r) | SLOW    |    -1.917 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     4.271 (r) | SLOW    |    -1.451 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     4.384 (r) | SLOW    |    -0.666 (r) | FAST    |                   |
sys_clk    | user_sw0         | FDRE           | -        |    11.624 (r) | SLOW    |    -2.038 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.674 (r) | SLOW    |      2.033 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.926 (r) | SLOW    |      1.697 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.220 (r) | SLOW    |      1.817 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      8.144 (r) | SLOW    |      2.258 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.995 (r) | SLOW    |      2.204 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.074 (r) | SLOW    |      1.742 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.823 (r) | SLOW    |      2.097 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.369 (r) | SLOW    |      1.880 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      8.135 (r) | SLOW    |      2.246 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      8.478 (r) | SLOW    |      2.403 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      8.137 (r) | SLOW    |      2.239 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      8.025 (r) | SLOW    |      2.198 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      8.490 (r) | SLOW    |      2.408 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      8.640 (r) | SLOW    |      2.489 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      8.175 (r) | SLOW    |      2.257 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      8.780 (r) | SLOW    |      2.535 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.669 (r) | SLOW    |      2.006 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      8.337 (r) | SLOW    |      2.311 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.670 (r) | SLOW    |      2.008 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      8.338 (r) | SLOW    |      2.309 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |     13.379 (r) | SLOW    |      5.368 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |     13.281 (r) | SLOW    |      4.400 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     13.654 (r) | SLOW    |      4.172 (r) | FAST    |                      |
sys_clk    | oled_dc          | FDRE           | -     |     10.765 (r) | SLOW    |      3.840 (r) | FAST    |                      |
sys_clk    | oled_res         | FDRE           | -     |     10.259 (r) | SLOW    |      3.647 (r) | FAST    |                      |
sys_clk    | oled_sclk        | FDRE           | -     |     10.771 (r) | SLOW    |      3.840 (r) | FAST    |                      |
sys_clk    | oled_sdin        | FDRE           | -     |     10.779 (r) | SLOW    |      3.876 (r) | FAST    |                      |
sys_clk    | oled_vbat        | FDRE           | -     |     10.103 (r) | SLOW    |      3.577 (r) | FAST    |                      |
sys_clk    | oled_vdd         | FDRE           | -     |     10.246 (r) | SLOW    |      3.644 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     11.139 (r) | SLOW    |      4.087 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     12.150 (r) | SLOW    |      4.018 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     11.939 (r) | SLOW    |      4.001 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.541 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.483 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         5.578 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.634 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         5.962 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.635 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.985 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.894 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.854 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.674 (r) | SLOW    |   2.033 (r) | FAST    |    0.748 |
ddram_dq[1]        |   6.926 (r) | SLOW    |   1.697 (r) | FAST    |    0.000 |
ddram_dq[2]        |   7.220 (r) | SLOW    |   1.817 (r) | FAST    |    0.293 |
ddram_dq[3]        |   8.144 (r) | SLOW    |   2.258 (r) | FAST    |    1.218 |
ddram_dq[4]        |   7.995 (r) | SLOW    |   2.204 (r) | FAST    |    1.069 |
ddram_dq[5]        |   7.074 (r) | SLOW    |   1.742 (r) | FAST    |    0.147 |
ddram_dq[6]        |   7.823 (r) | SLOW    |   2.097 (r) | FAST    |    0.896 |
ddram_dq[7]        |   7.369 (r) | SLOW    |   1.880 (r) | FAST    |    0.443 |
ddram_dq[8]        |   8.135 (r) | SLOW    |   2.246 (r) | FAST    |    1.209 |
ddram_dq[9]        |   8.478 (r) | SLOW    |   2.403 (r) | FAST    |    1.551 |
ddram_dq[10]       |   8.137 (r) | SLOW    |   2.239 (r) | FAST    |    1.211 |
ddram_dq[11]       |   8.025 (r) | SLOW    |   2.198 (r) | FAST    |    1.099 |
ddram_dq[12]       |   8.490 (r) | SLOW    |   2.408 (r) | FAST    |    1.564 |
ddram_dq[13]       |   8.640 (r) | SLOW    |   2.489 (r) | FAST    |    1.713 |
ddram_dq[14]       |   8.175 (r) | SLOW    |   2.257 (r) | FAST    |    1.249 |
ddram_dq[15]       |   8.780 (r) | SLOW    |   2.535 (r) | FAST    |    1.854 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.780 (r) | SLOW    |   1.697 (r) | FAST    |    1.854 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.668 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.669 (r) | SLOW    |   2.006 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.337 (r) | SLOW    |   2.311 (r) | FAST    |    0.667 |
ddram_dqs_p[0]     |   7.670 (r) | SLOW    |   2.008 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.338 (r) | SLOW    |   2.309 (r) | FAST    |    0.668 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.338 (r) | SLOW    |   2.006 (r) | FAST    |    0.668 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




