

================================================================
== Vivado HLS Report for 'MixColumns'
================================================================
* Date:           Tue Jul 15 22:53:40 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.795 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101| 1.010 us | 1.010 us |  101|  101|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+---------+---------+-----------+-----------+-----+-----+---------+
        |                 |       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |     Instance    | Module|   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------+-------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_gmul_fu_102  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        |grp_gmul_fu_109  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        |grp_gmul_fu_116  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        |grp_gmul_fu_123  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        |grp_gmul_fu_130  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        |grp_gmul_fu_137  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        |grp_gmul_fu_144  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        |grp_gmul_fu_151  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        +-----------------+-------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      100|      100|        25|          -|          -|     4|    no    |
        | + Loop 1.1  |        8|        8|         2|          -|          -|     4|    no    |
        | + Loop 1.2  |        4|        4|         1|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 6 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs_V_1 = alloca i8"   --->   Operation 7 'alloca' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rhs_V_1 = alloca i8"   --->   Operation 8 'alloca' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rhs_V_2 = alloca i8"   --->   Operation 9 'alloca' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rhs_V_5 = alloca i8"   --->   Operation 10 'alloca' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.18ns)   --->   "br label %.loopexit" [AES_hls_cpp/aes_cipher.cpp:97]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %0 ], [ %c, %.loopexit.loopexit ]"   --->   Operation 12 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.86ns)   --->   "%icmp_ln97 = icmp eq i3 %c_0, -4" [AES_hls_cpp/aes_cipher.cpp:97]   --->   Operation 13 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.18ns)   --->   "%c = add i3 %c_0, 1" [AES_hls_cpp/aes_cipher.cpp:97]   --->   Operation 15 'add' 'c' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %5, label %.preheader.preheader" [AES_hls_cpp/aes_cipher.cpp:97]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i3 %c_0 to i6" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 17 'zext' 'zext_ln99' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.18ns)   --->   "br label %.preheader" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 18 'br' <Predicate = (!icmp_ln97)> <Delay = 1.18>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [AES_hls_cpp/aes_cipher.cpp:108]   --->   Operation 19 'ret' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.79>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %.preheader.preheader ], [ %r, %.preheader.backedge ]"   --->   Operation 20 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.86ns)   --->   "%icmp_ln99 = icmp eq i3 %r_0, -4" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 21 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 22 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.18ns)   --->   "%r = add i3 %r_0, 1" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 23 'add' 'r' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %2, label %1" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 25 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i5 %tmp_4 to i6" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 26 'zext' 'zext_ln321' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.36ns)   --->   "%add_ln321 = add i6 %zext_ln321, %zext_ln99" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 27 'add' 'add_ln321' <Predicate = (!icmp_ln99)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i6 %add_ln321 to i64" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 28 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%state_V_addr = getelementptr [16 x i8]* %state_V, i64 0, i64 %zext_ln321_1" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 29 'getelementptr' 'state_V_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.42ns)   --->   "%a_0_V = load i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 30 'load' 'a_0_V' <Predicate = (!icmp_ln99)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i3 %r_0 to i2" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 31 'trunc' 'trunc_ln321' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%lhs_V_1_load = load i8* %lhs_V_1" [AES_hls_cpp/aes_cipher.cpp:103]   --->   Operation 32 'load' 'lhs_V_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%rhs_V_1_load = load i8* %rhs_V_1" [AES_hls_cpp/aes_cipher.cpp:104]   --->   Operation 33 'load' 'rhs_V_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%rhs_V_2_load = load i8* %rhs_V_2" [AES_hls_cpp/aes_cipher.cpp:104]   --->   Operation 34 'load' 'rhs_V_2_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%rhs_V_5_load = load i8* %rhs_V_5" [AES_hls_cpp/aes_cipher.cpp:102]   --->   Operation 35 'load' 'rhs_V_5_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.65ns)   --->   "%lhs_V = call fastcc i8 @gmul(i3 2, i8 %lhs_V_1_load)" [AES_hls_cpp/aes_cipher.cpp:101]   --->   Operation 36 'call' 'lhs_V' <Predicate = (icmp_ln99)> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [2/2] (2.65ns)   --->   "%rhs_V = call fastcc i8 @gmul(i3 3, i8 %rhs_V_1_load)" [AES_hls_cpp/aes_cipher.cpp:101]   --->   Operation 37 'call' 'rhs_V' <Predicate = (icmp_ln99)> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [2/2] (2.65ns)   --->   "%rhs_V_3 = call fastcc i8 @gmul(i3 2, i8 %rhs_V_1_load)" [AES_hls_cpp/aes_cipher.cpp:102]   --->   Operation 38 'call' 'rhs_V_3' <Predicate = (icmp_ln99)> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [2/2] (2.65ns)   --->   "%rhs_V_4 = call fastcc i8 @gmul(i3 3, i8 %rhs_V_2_load)" [AES_hls_cpp/aes_cipher.cpp:102]   --->   Operation 39 'call' 'rhs_V_4' <Predicate = (icmp_ln99)> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [2/2] (2.65ns)   --->   "%rhs_V_6 = call fastcc i8 @gmul(i3 2, i8 %rhs_V_2_load)" [AES_hls_cpp/aes_cipher.cpp:103]   --->   Operation 40 'call' 'rhs_V_6' <Predicate = (icmp_ln99)> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 41 [2/2] (2.65ns)   --->   "%rhs_V_7 = call fastcc i8 @gmul(i3 3, i8 %rhs_V_5_load)" [AES_hls_cpp/aes_cipher.cpp:103]   --->   Operation 41 'call' 'rhs_V_7' <Predicate = (icmp_ln99)> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [2/2] (2.65ns)   --->   "%lhs_V_2 = call fastcc i8 @gmul(i3 3, i8 %lhs_V_1_load)" [AES_hls_cpp/aes_cipher.cpp:104]   --->   Operation 42 'call' 'lhs_V_2' <Predicate = (icmp_ln99)> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [2/2] (2.65ns)   --->   "%rhs_V_8 = call fastcc i8 @gmul(i3 2, i8 %rhs_V_5_load)" [AES_hls_cpp/aes_cipher.cpp:104]   --->   Operation 43 'call' 'rhs_V_8' <Predicate = (icmp_ln99)> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 44 [1/2] (1.42ns)   --->   "%a_0_V = load i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 44 'load' 'a_0_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 45 [1/1] (1.12ns)   --->   "switch i2 %trunc_ln321, label %branch3 [
    i2 0, label %..preheader.backedge_crit_edge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 45 'switch' <Predicate = true> <Delay = 1.12>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "store i8 %a_0_V, i8* %rhs_V_2" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 46 'store' <Predicate = (trunc_ln321 == 2)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 47 'br' <Predicate = (trunc_ln321 == 2)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "store i8 %a_0_V, i8* %rhs_V_1" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 48 'store' <Predicate = (trunc_ln321 == 1)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 49 'br' <Predicate = (trunc_ln321 == 1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "store i8 %a_0_V, i8* %lhs_V_1" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 50 'store' <Predicate = (trunc_ln321 == 0)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 51 'br' <Predicate = (trunc_ln321 == 0)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "store i8 %a_0_V, i8* %rhs_V_5" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 52 'store' <Predicate = (trunc_ln321 == 3)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [AES_hls_cpp/aes_cipher.cpp:99]   --->   Operation 53 'br' <Predicate = (trunc_ln321 == 3)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.18>
ST_5 : Operation 55 [1/2] (0.00ns)   --->   "%lhs_V = call fastcc i8 @gmul(i3 2, i8 %lhs_V_1_load)" [AES_hls_cpp/aes_cipher.cpp:101]   --->   Operation 55 'call' 'lhs_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 56 [1/2] (0.00ns)   --->   "%rhs_V = call fastcc i8 @gmul(i3 3, i8 %rhs_V_1_load)" [AES_hls_cpp/aes_cipher.cpp:101]   --->   Operation 56 'call' 'rhs_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%xor_ln1357 = xor i8 %rhs_V, %lhs_V" [AES_hls_cpp/aes_cipher.cpp:101]   --->   Operation 57 'xor' 'xor_ln1357' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%xor_ln1357_1 = xor i8 %rhs_V_2_load, %rhs_V_5_load" [AES_hls_cpp/aes_cipher.cpp:101]   --->   Operation 58 'xor' 'xor_ln1357_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.66ns) (out node of the LUT)   --->   "%ret_V = xor i8 %xor_ln1357_1, %xor_ln1357" [AES_hls_cpp/aes_cipher.cpp:101]   --->   Operation 59 'xor' 'ret_V' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/2] (0.00ns)   --->   "%rhs_V_3 = call fastcc i8 @gmul(i3 2, i8 %rhs_V_1_load)" [AES_hls_cpp/aes_cipher.cpp:102]   --->   Operation 60 'call' 'rhs_V_3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 61 [1/2] (0.00ns)   --->   "%rhs_V_4 = call fastcc i8 @gmul(i3 3, i8 %rhs_V_2_load)" [AES_hls_cpp/aes_cipher.cpp:102]   --->   Operation 61 'call' 'rhs_V_4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%xor_ln1357_3 = xor i8 %rhs_V_5_load, %lhs_V_1_load" [AES_hls_cpp/aes_cipher.cpp:102]   --->   Operation 62 'xor' 'xor_ln1357_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%xor_ln1357_4 = xor i8 %rhs_V_3, %rhs_V_4" [AES_hls_cpp/aes_cipher.cpp:102]   --->   Operation 63 'xor' 'xor_ln1357_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.66ns) (out node of the LUT)   --->   "%ret_V_1 = xor i8 %xor_ln1357_4, %xor_ln1357_3" [AES_hls_cpp/aes_cipher.cpp:102]   --->   Operation 64 'xor' 'ret_V_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/2] (0.00ns)   --->   "%rhs_V_6 = call fastcc i8 @gmul(i3 2, i8 %rhs_V_2_load)" [AES_hls_cpp/aes_cipher.cpp:103]   --->   Operation 65 'call' 'rhs_V_6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 66 [1/2] (0.00ns)   --->   "%rhs_V_7 = call fastcc i8 @gmul(i3 3, i8 %rhs_V_5_load)" [AES_hls_cpp/aes_cipher.cpp:103]   --->   Operation 66 'call' 'rhs_V_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%xor_ln1357_6 = xor i8 %rhs_V_1_load, %lhs_V_1_load" [AES_hls_cpp/aes_cipher.cpp:103]   --->   Operation 67 'xor' 'xor_ln1357_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%xor_ln1357_7 = xor i8 %rhs_V_6, %rhs_V_7" [AES_hls_cpp/aes_cipher.cpp:103]   --->   Operation 68 'xor' 'xor_ln1357_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.66ns) (out node of the LUT)   --->   "%ret_V_2 = xor i8 %xor_ln1357_7, %xor_ln1357_6" [AES_hls_cpp/aes_cipher.cpp:103]   --->   Operation 69 'xor' 'ret_V_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/2] (0.00ns)   --->   "%lhs_V_2 = call fastcc i8 @gmul(i3 3, i8 %lhs_V_1_load)" [AES_hls_cpp/aes_cipher.cpp:104]   --->   Operation 70 'call' 'lhs_V_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 71 [1/2] (0.00ns)   --->   "%rhs_V_8 = call fastcc i8 @gmul(i3 2, i8 %rhs_V_5_load)" [AES_hls_cpp/aes_cipher.cpp:104]   --->   Operation 71 'call' 'rhs_V_8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%xor_ln1357_9 = xor i8 %rhs_V_2_load, %rhs_V_1_load" [AES_hls_cpp/aes_cipher.cpp:104]   --->   Operation 72 'xor' 'xor_ln1357_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%xor_ln1357_10 = xor i8 %lhs_V_2, %rhs_V_8" [AES_hls_cpp/aes_cipher.cpp:104]   --->   Operation 73 'xor' 'xor_ln1357_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.66ns) (out node of the LUT)   --->   "%ret_V_3 = xor i8 %xor_ln1357_10, %xor_ln1357_9" [AES_hls_cpp/aes_cipher.cpp:104]   --->   Operation 74 'xor' 'ret_V_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.18ns)   --->   "br label %3" [AES_hls_cpp/aes_cipher.cpp:106]   --->   Operation 75 'br' <Predicate = true> <Delay = 1.18>

State 6 <SV = 4> <Delay = 2.79>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%r2_0 = phi i3 [ 0, %2 ], [ %r_1, %4 ]"   --->   Operation 76 'phi' 'r2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.86ns)   --->   "%icmp_ln106 = icmp eq i3 %r2_0, -4" [AES_hls_cpp/aes_cipher.cpp:106]   --->   Operation 77 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 78 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.18ns)   --->   "%r_1 = add i3 %r2_0, 1" [AES_hls_cpp/aes_cipher.cpp:106]   --->   Operation 79 'add' 'r_1' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %.loopexit.loopexit, label %4" [AES_hls_cpp/aes_cipher.cpp:106]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r2_0, i2 0)" [AES_hls_cpp/aes_cipher.cpp:106]   --->   Operation 81 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln321_2 = zext i5 %tmp_5 to i6" [AES_hls_cpp/aes_cipher.cpp:106]   --->   Operation 82 'zext' 'zext_ln321_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.36ns)   --->   "%add_ln321_1 = add i6 %zext_ln321_2, %zext_ln99" [AES_hls_cpp/aes_cipher.cpp:106]   --->   Operation 83 'add' 'add_ln321_1' <Predicate = (!icmp_ln106)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln321_3 = zext i6 %add_ln321_1 to i64" [AES_hls_cpp/aes_cipher.cpp:106]   --->   Operation 84 'zext' 'zext_ln321_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%state_V_addr_4 = getelementptr [16 x i8]* %state_V, i64 0, i64 %zext_ln321_3" [AES_hls_cpp/aes_cipher.cpp:106]   --->   Operation 85 'getelementptr' 'state_V_addr_4' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln321_1 = trunc i3 %r2_0 to i2" [AES_hls_cpp/aes_cipher.cpp:106]   --->   Operation 86 'trunc' 'trunc_ln321_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.26ns)   --->   "%tmp = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %ret_V, i8 %ret_V_1, i8 %ret_V_2, i8 %ret_V_3, i2 %trunc_ln321_1)" [AES_hls_cpp/aes_cipher.cpp:106]   --->   Operation 87 'mux' 'tmp' <Predicate = (!icmp_ln106)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.42ns)   --->   "store i8 %tmp, i8* %state_V_addr_4, align 1" [AES_hls_cpp/aes_cipher.cpp:106]   --->   Operation 88 'store' <Predicate = (!icmp_ln106)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "br label %3" [AES_hls_cpp/aes_cipher.cpp:106]   --->   Operation 89 'br' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 90 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs_V_1        (alloca           ) [ 0011111]
rhs_V_1        (alloca           ) [ 0011111]
rhs_V_2        (alloca           ) [ 0011111]
rhs_V_5        (alloca           ) [ 0011111]
br_ln97        (br               ) [ 0111111]
c_0            (phi              ) [ 0010000]
icmp_ln97      (icmp             ) [ 0011111]
empty          (speclooptripcount) [ 0000000]
c              (add              ) [ 0111111]
br_ln97        (br               ) [ 0000000]
zext_ln99      (zext             ) [ 0001111]
br_ln99        (br               ) [ 0011111]
ret_ln108      (ret              ) [ 0000000]
r_0            (phi              ) [ 0001000]
icmp_ln99      (icmp             ) [ 0011111]
empty_29       (speclooptripcount) [ 0000000]
r              (add              ) [ 0011111]
br_ln99        (br               ) [ 0000000]
tmp_4          (bitconcatenate   ) [ 0000000]
zext_ln321     (zext             ) [ 0000000]
add_ln321      (add              ) [ 0000000]
zext_ln321_1   (zext             ) [ 0000000]
state_V_addr   (getelementptr    ) [ 0000100]
trunc_ln321    (trunc            ) [ 0000100]
lhs_V_1_load   (load             ) [ 0000010]
rhs_V_1_load   (load             ) [ 0000010]
rhs_V_2_load   (load             ) [ 0000010]
rhs_V_5_load   (load             ) [ 0000010]
a_0_V          (load             ) [ 0000000]
switch_ln99    (switch           ) [ 0000000]
store_ln99     (store            ) [ 0000000]
br_ln99        (br               ) [ 0000000]
store_ln99     (store            ) [ 0000000]
br_ln99        (br               ) [ 0000000]
store_ln99     (store            ) [ 0000000]
br_ln99        (br               ) [ 0000000]
store_ln99     (store            ) [ 0000000]
br_ln99        (br               ) [ 0000000]
br_ln0         (br               ) [ 0011111]
lhs_V          (call             ) [ 0000000]
rhs_V          (call             ) [ 0000000]
xor_ln1357     (xor              ) [ 0000000]
xor_ln1357_1   (xor              ) [ 0000000]
ret_V          (xor              ) [ 0000001]
rhs_V_3        (call             ) [ 0000000]
rhs_V_4        (call             ) [ 0000000]
xor_ln1357_3   (xor              ) [ 0000000]
xor_ln1357_4   (xor              ) [ 0000000]
ret_V_1        (xor              ) [ 0000001]
rhs_V_6        (call             ) [ 0000000]
rhs_V_7        (call             ) [ 0000000]
xor_ln1357_6   (xor              ) [ 0000000]
xor_ln1357_7   (xor              ) [ 0000000]
ret_V_2        (xor              ) [ 0000001]
lhs_V_2        (call             ) [ 0000000]
rhs_V_8        (call             ) [ 0000000]
xor_ln1357_9   (xor              ) [ 0000000]
xor_ln1357_10  (xor              ) [ 0000000]
ret_V_3        (xor              ) [ 0000001]
br_ln106       (br               ) [ 0011111]
r2_0           (phi              ) [ 0000001]
icmp_ln106     (icmp             ) [ 0011111]
empty_30       (speclooptripcount) [ 0000000]
r_1            (add              ) [ 0011111]
br_ln106       (br               ) [ 0000000]
tmp_5          (bitconcatenate   ) [ 0000000]
zext_ln321_2   (zext             ) [ 0000000]
add_ln321_1    (add              ) [ 0000000]
zext_ln321_3   (zext             ) [ 0000000]
state_V_addr_4 (getelementptr    ) [ 0000000]
trunc_ln321_1  (trunc            ) [ 0000000]
tmp            (mux              ) [ 0000000]
store_ln106    (store            ) [ 0000000]
br_ln106       (br               ) [ 0011111]
br_ln0         (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmul"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="lhs_V_1_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="rhs_V_1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="rhs_V_2_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs_V_2/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="rhs_V_5_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs_V_5/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="state_V_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="6" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="0"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_0_V/3 store_ln106/6 "/>
</bind>
</comp>

<comp id="61" class="1004" name="state_V_addr_4_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="6" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_4/6 "/>
</bind>
</comp>

<comp id="69" class="1005" name="c_0_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="3" slack="1"/>
<pin id="71" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="c_0_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="3" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="r_0_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="1"/>
<pin id="82" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="r_0_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="91" class="1005" name="r2_0_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="1"/>
<pin id="93" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r2_0 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="r2_0_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="3" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r2_0/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_gmul_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_gmul_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="3" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_gmul_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_gmul_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rhs_V_4/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_gmul_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rhs_V_6/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_gmul_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="3" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rhs_V_7/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_gmul_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="3" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_gmul_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rhs_V_8/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln97_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="3" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="c_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln99_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln99_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_4_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln321_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln321_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="1"/>
<pin id="201" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln321_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln321_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="lhs_V_1_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="2"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_1_load/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="rhs_V_1_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="2"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V_1_load/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="rhs_V_2_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="2"/>
<pin id="224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V_2_load/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="rhs_V_5_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="2"/>
<pin id="229" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V_5_load/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln99_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="3"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln99_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="3"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln99_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="3"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln99_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="3"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln1357_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln1357_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="0" index="1" bw="8" slack="1"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_1/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="ret_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="xor_ln1357_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="0" index="1" bw="8" slack="1"/>
<pin id="271" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_3/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="xor_ln1357_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_4/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="ret_V_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_1/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xor_ln1357_6_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="0" index="1" bw="8" slack="1"/>
<pin id="287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_6/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="xor_ln1357_7_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_7/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="ret_V_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_2/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="xor_ln1357_9_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="0" index="1" bw="8" slack="1"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_9/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xor_ln1357_10_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_10/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="ret_V_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_3/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln106_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="r_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_5_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln321_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_2/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln321_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="3"/>
<pin id="343" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_1/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln321_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_3/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln321_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321_1/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="1"/>
<pin id="357" dir="0" index="2" bw="8" slack="1"/>
<pin id="358" dir="0" index="3" bw="8" slack="1"/>
<pin id="359" dir="0" index="4" bw="8" slack="1"/>
<pin id="360" dir="0" index="5" bw="2" slack="0"/>
<pin id="361" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="365" class="1005" name="lhs_V_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="2"/>
<pin id="367" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lhs_V_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="rhs_V_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="2"/>
<pin id="373" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V_1 "/>
</bind>
</comp>

<comp id="377" class="1005" name="rhs_V_2_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="2"/>
<pin id="379" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V_2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="rhs_V_5_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="2"/>
<pin id="385" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V_5 "/>
</bind>
</comp>

<comp id="392" class="1005" name="c_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="397" class="1005" name="zext_ln99_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="1"/>
<pin id="399" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln99 "/>
</bind>
</comp>

<comp id="406" class="1005" name="r_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="411" class="1005" name="state_V_addr_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="1"/>
<pin id="413" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr "/>
</bind>
</comp>

<comp id="416" class="1005" name="trunc_ln321_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="1"/>
<pin id="418" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln321 "/>
</bind>
</comp>

<comp id="420" class="1005" name="lhs_V_1_load_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_1_load "/>
</bind>
</comp>

<comp id="428" class="1005" name="rhs_V_1_load_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="1"/>
<pin id="430" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_1_load "/>
</bind>
</comp>

<comp id="436" class="1005" name="rhs_V_2_load_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="1"/>
<pin id="438" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_2_load "/>
</bind>
</comp>

<comp id="444" class="1005" name="rhs_V_5_load_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="1"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_5_load "/>
</bind>
</comp>

<comp id="452" class="1005" name="ret_V_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="1"/>
<pin id="454" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="457" class="1005" name="ret_V_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="1"/>
<pin id="459" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="ret_V_2_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="1"/>
<pin id="464" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="467" class="1005" name="ret_V_3_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="475" class="1005" name="r_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="0"/>
<pin id="477" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="61" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="73" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="73" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="73" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="84" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="84" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="84" pin="4"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="211"><net_src comp="84" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="212" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="236"><net_src comp="55" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="55" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="55" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="55" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="109" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="102" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="266"><net_src comp="258" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="252" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="276"><net_src comp="116" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="123" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="268" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="292"><net_src comp="130" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="137" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="284" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="308"><net_src comp="144" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="151" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="300" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="95" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="6" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="95" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="12" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="95" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="353"><net_src comp="95" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="362"><net_src comp="30" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="350" pin="1"/><net_sink comp="354" pin=5"/></net>

<net id="364"><net_src comp="354" pin="6"/><net_sink comp="55" pin=1"/></net>

<net id="368"><net_src comp="32" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="374"><net_src comp="36" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="380"><net_src comp="40" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="386"><net_src comp="44" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="395"><net_src comp="164" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="400"><net_src comp="170" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="409"><net_src comp="180" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="414"><net_src comp="48" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="419"><net_src comp="208" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="212" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="427"><net_src comp="420" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="431"><net_src comp="217" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="439"><net_src comp="222" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="443"><net_src comp="436" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="447"><net_src comp="227" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="451"><net_src comp="444" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="455"><net_src comp="262" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="460"><net_src comp="278" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="465"><net_src comp="294" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="354" pin=3"/></net>

<net id="470"><net_src comp="310" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="354" pin=4"/></net>

<net id="478"><net_src comp="322" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="95" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_V | {6 }
 - Input state : 
	Port: MixColumns : state_V | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln97 : 1
		c : 1
		br_ln97 : 2
		zext_ln99 : 1
	State 3
		icmp_ln99 : 1
		r : 1
		br_ln99 : 2
		tmp_4 : 1
		zext_ln321 : 2
		add_ln321 : 3
		zext_ln321_1 : 4
		state_V_addr : 5
		a_0_V : 6
		trunc_ln321 : 1
		lhs_V : 1
		rhs_V : 1
		rhs_V_3 : 1
		rhs_V_4 : 1
		rhs_V_6 : 1
		rhs_V_7 : 1
		lhs_V_2 : 1
		rhs_V_8 : 1
	State 4
		store_ln99 : 1
		store_ln99 : 1
		store_ln99 : 1
		store_ln99 : 1
	State 5
		xor_ln1357 : 1
		ret_V : 1
		xor_ln1357_4 : 1
		ret_V_1 : 1
		xor_ln1357_7 : 1
		ret_V_2 : 1
		xor_ln1357_10 : 1
		ret_V_3 : 1
	State 6
		icmp_ln106 : 1
		r_1 : 1
		br_ln106 : 2
		tmp_5 : 1
		zext_ln321_2 : 2
		add_ln321_1 : 3
		zext_ln321_3 : 4
		state_V_addr_4 : 5
		trunc_ln321_1 : 1
		tmp : 2
		store_ln106 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    grp_gmul_fu_102   |    88   |    62   |
|          |    grp_gmul_fu_109   |    88   |    62   |
|          |    grp_gmul_fu_116   |    88   |    62   |
|   call   |    grp_gmul_fu_123   |    88   |    62   |
|          |    grp_gmul_fu_130   |    88   |    62   |
|          |    grp_gmul_fu_137   |    88   |    62   |
|          |    grp_gmul_fu_144   |    88   |    62   |
|          |    grp_gmul_fu_151   |    88   |    62   |
|----------|----------------------|---------|---------|
|          |   xor_ln1357_fu_252  |    0    |    8    |
|          |  xor_ln1357_1_fu_258 |    0    |    8    |
|          |     ret_V_fu_262     |    0    |    8    |
|          |  xor_ln1357_3_fu_268 |    0    |    8    |
|          |  xor_ln1357_4_fu_272 |    0    |    8    |
|    xor   |    ret_V_1_fu_278    |    0    |    8    |
|          |  xor_ln1357_6_fu_284 |    0    |    8    |
|          |  xor_ln1357_7_fu_288 |    0    |    8    |
|          |    ret_V_2_fu_294    |    0    |    8    |
|          |  xor_ln1357_9_fu_300 |    0    |    8    |
|          | xor_ln1357_10_fu_304 |    0    |    8    |
|          |    ret_V_3_fu_310    |    0    |    8    |
|----------|----------------------|---------|---------|
|          |       c_fu_164       |    0    |    12   |
|          |       r_fu_180       |    0    |    12   |
|    add   |   add_ln321_fu_198   |    0    |    15   |
|          |      r_1_fu_322      |    0    |    12   |
|          |  add_ln321_1_fu_340  |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   icmp_ln97_fu_158   |    0    |    9    |
|   icmp   |   icmp_ln99_fu_174   |    0    |    9    |
|          |   icmp_ln106_fu_316  |    0    |    9    |
|----------|----------------------|---------|---------|
|    mux   |      tmp_fu_354      |    0    |    21   |
|----------|----------------------|---------|---------|
|          |   zext_ln99_fu_170   |    0    |    0    |
|          |   zext_ln321_fu_194  |    0    |    0    |
|   zext   |  zext_ln321_1_fu_203 |    0    |    0    |
|          |  zext_ln321_2_fu_336 |    0    |    0    |
|          |  zext_ln321_3_fu_345 |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     tmp_4_fu_186     |    0    |    0    |
|          |     tmp_5_fu_328     |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln321_fu_208  |    0    |    0    |
|          | trunc_ln321_1_fu_350 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   704   |   706   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     c_0_reg_69     |    3   |
|      c_reg_392     |    3   |
|lhs_V_1_load_reg_420|    8   |
|   lhs_V_1_reg_365  |    8   |
|     r2_0_reg_91    |    3   |
|     r_0_reg_80     |    3   |
|     r_1_reg_475    |    3   |
|      r_reg_406     |    3   |
|   ret_V_1_reg_457  |    8   |
|   ret_V_2_reg_462  |    8   |
|   ret_V_3_reg_467  |    8   |
|    ret_V_reg_452   |    8   |
|rhs_V_1_load_reg_428|    8   |
|   rhs_V_1_reg_371  |    8   |
|rhs_V_2_load_reg_436|    8   |
|   rhs_V_2_reg_377  |    8   |
|rhs_V_5_load_reg_444|    8   |
|   rhs_V_5_reg_383  |    8   |
|state_V_addr_reg_411|    4   |
| trunc_ln321_reg_416|    2   |
|  zext_ln99_reg_397 |    6   |
+--------------------+--------+
|        Total       |   126  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   3  |   4  |   12   ||    15   |
|  grp_gmul_fu_102 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_gmul_fu_109 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_gmul_fu_116 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_gmul_fu_123 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_gmul_fu_130 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_gmul_fu_137 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_gmul_fu_144 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_gmul_fu_151 |  p2  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   140  || 10.7035 ||    87   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   704  |   706  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   87   |
|  Register |    -   |   126  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   830  |   793  |
+-----------+--------+--------+--------+
