$date
	Sat Jun 22 20:11:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Mux_8_1_TB $end
$var wire 32 ! Y_TB [0:31] $end
$var reg 32 " A0_TB [0:31] $end
$var reg 32 # A1_TB [0:31] $end
$var reg 32 $ A2_TB [0:31] $end
$var reg 32 % A3_TB [0:31] $end
$var reg 32 & A4_TB [0:31] $end
$var reg 32 ' A5_TB [0:31] $end
$var reg 32 ( A6_TB [0:31] $end
$var reg 32 ) A7_TB [0:31] $end
$var reg 1 * ENB_TB $end
$var reg 3 + SEL_TB [0:2] $end
$scope module DUT $end
$var wire 32 , a0 [0:31] $end
$var wire 32 - a1 [0:31] $end
$var wire 32 . a2 [0:31] $end
$var wire 32 / a3 [0:31] $end
$var wire 32 0 a4 [0:31] $end
$var wire 32 1 a5 [0:31] $end
$var wire 32 2 a6 [0:31] $end
$var wire 32 3 a7 [0:31] $end
$var wire 1 * enb $end
$var wire 3 4 sel [0:2] $end
$var parameter 32 5 WIDTH $end
$var reg 32 6 y [0:31] $end
$upscope $end
$scope task applyTest $end
$upscope $end
$scope task setupTest $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 5
$end
#0
$dumpvars
b10000000100000001 6
b0 4
b10000000100000001000 3
b1110000011100000111 2
b1100000011000000110 1
b1010000010100000101 0
b1000000010000000100 /
b110000001100000011 .
b100000001000000010 -
b10000000100000001 ,
b0 +
1*
b10000000100000001000 )
b1110000011100000111 (
b1100000011000000110 '
b1010000010100000101 &
b1000000010000000100 %
b110000001100000011 $
b100000001000000010 #
b10000000100000001 "
b10000000100000001 !
$end
#100
b100000001000000010 !
b100000001000000010 6
b1 +
b1 4
#200
b110000001100000011 !
b110000001100000011 6
b10 +
b10 4
#300
b1000000010000000100 !
b1000000010000000100 6
b11 +
b11 4
#400
b1010000010100000101 !
b1010000010100000101 6
b100 +
b100 4
#500
b1100000011000000110 !
b1100000011000000110 6
b101 +
b101 4
#600
b1110000011100000111 !
b1110000011100000111 6
b110 +
b110 4
#700
b10000000100000001000 !
b10000000100000001000 6
b111 +
b111 4
#1800
