
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: D:\Gowin\Gowin_V1.9.3.01Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1

# Written on Wed Feb 12 17:50:29 2020

##### DESIGN INFO #######################################################

Top View:                "fifo16b_8b"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting             Ending               |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------
fifo16b_8b|WrClk     fifo16b_8b|WrClk     |     4.014            |     4.014            |     No paths         |     2.007                            
fifo16b_8b|WrClk     fifo16b_8b|RdClk     |     Diff grp         |     No paths         |     No paths         |     No paths                         
fifo16b_8b|RdClk     fifo16b_8b|WrClk     |     Diff grp         |     No paths         |     No paths         |     No paths                         
fifo16b_8b|RdClk     fifo16b_8b|RdClk     |     4.030            |     4.030            |     No paths         |     2.015                            
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:Data[0]
p:Data[1]
p:Data[2]
p:Data[3]
p:Data[4]
p:Data[5]
p:Data[6]
p:Data[7]
p:Data[8]
p:Data[9]
p:Data[10]
p:Data[11]
p:Data[12]
p:Data[13]
p:Data[14]
p:Data[15]
p:Empty
p:Full
p:Q[0]
p:Q[1]
p:Q[2]
p:Q[3]
p:Q[4]
p:Q[5]
p:Q[6]
p:Q[7]
p:RdEn
p:Reset
p:WrEn


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
