
---------- Begin Simulation Statistics ----------
final_tick                               1321830266835                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105513                       # Simulator instruction rate (inst/s)
host_mem_usage                                4565828                       # Number of bytes of host memory used
host_op_rate                                   210984                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   498.75                       # Real time elapsed on the host
host_tick_rate                               57099643                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    52625032                       # Number of instructions simulated
sim_ops                                     105228568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028479                       # Number of seconds simulated
sim_ticks                                 28478559219                       # Number of ticks simulated
system.cpu0.committedInsts                          2                       # Number of instructions committed
system.cpu0.committedOps                            2                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               3                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         3                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     2                       # Number of float alu accesses
system.cpu0.num_fp_insts                            2                       # number of float instructions
system.cpu0.num_fp_register_reads                   2                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu0.num_int_insts                           2                       # number of integer instructions
system.cpu0.num_int_register_reads                  6                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 2    100.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         2                       # Class of executed instruction
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests       176120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_requests       352757                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.tot_snoops            8                       # Total number of snoops made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_requests       172536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.tot_requests       349173                       # Total number of requests made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.tot_snoops            4                       # Total number of snoops made to the snoop filter.
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            5                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               6                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         6                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                  9                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     80.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     20.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         5                       # Class of executed instruction
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        56239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          502                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_requests       113275                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          502                       # Total number of snoops made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_requests        25934                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_snoops          237                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.tot_requests        56287                       # Total number of requests made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.tot_snoops          237                       # Total number of snoops made to the snoop filter.
system.cpu1.workload.numSyscalls                16989                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       144470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        351435                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                     8375                       # Number of branches fetched
system.switch_cpus0.committedInsts             192613                       # Number of instructions committed
system.switch_cpus0.committedOps               226112                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses             167489                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                  328                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses             301480                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                    1                       # TLB misses on write requests
system.switch_cpus0.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 5839347                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      5839346.486981                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads        41875                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes        33498                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts         8375                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses        159114                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts               159114                       # number of float instructions
system.switch_cpus0.num_fp_register_reads       159114                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles          0.513019                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       226112                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              226112                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       577840                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        50248                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_mem_refs               167489                       # number of memory refs
system.switch_cpus0.num_store_insts            167489                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            58623     25.93%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           8375      3.70%     29.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     29.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite       159114     70.37%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            226112                       # Class of executed instruction
system.switch_cpus1.Branches                   224834                       # Number of branches fetched
system.switch_cpus1.committedInsts            1000001                       # Number of instructions committed
system.switch_cpus1.committedOps              2024684                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses             291888                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                   40                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses             213202                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses            1267697                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                   27                       # TLB misses on write requests
system.switch_cpus1.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 5839347                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      5839346.486981                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads       839766                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes       449805                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts       102459                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses         16406                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                16406                       # number of float instructions
system.switch_cpus1.num_fp_register_reads        27540                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        14430                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             106054                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles          0.513019                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      2003876                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             2003876                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      4247890                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1572123                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             291886                       # Number of load instructions
system.switch_cpus1.num_mem_refs               505086                       # number of memory refs
system.switch_cpus1.num_store_insts            213200                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         6797      0.34%      0.34% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1497763     73.98%     74.31% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             941      0.05%     74.36% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             2289      0.11%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            654      0.03%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu            2624      0.13%     74.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            2630      0.13%     74.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           5900      0.29%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          289904     14.32%     89.37% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         212546     10.50%     99.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead         1982      0.10%     99.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          654      0.03%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           2024684                       # Class of executed instruction
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBLookups        62267                       # Number of BTB lookups
system.switch_cpus_10.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.condIncorrect           17                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.condPredicted        62280                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.indirectHits        62263                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectLookups        62267                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectMisses            4                       # Number of indirect misses.
system.switch_cpus_10.branchPred.lookups        62297                       # Number of BP lookups
system.switch_cpus_10.branchPred.usedRAS           17                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus_10.cc_regfile_reads         311395                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes        249121                       # number of cc regfile writes
system.switch_cpus_10.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_10.commit.branchMispredicts           17                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.branches           62279                       # Number of branches committed
system.switch_cpus_10.commit.bw_lim_events            1                       # number cycles where commit BW limit reached
system.switch_cpus_10.commit.commitSquashedInsts          126                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.committedInsts      1432415                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps      1681530                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.committed_per_cycle::samples     62454537                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     0.026924                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     0.201647                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0     61068867     97.78%     97.78% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1      1198829      1.92%     99.70% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2       124547      0.20%     99.90% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3        15582      0.02%     99.93% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4        46702      0.07%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5            9      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8            1      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total     62454537                       # Number of insts commited each cycle
system.switch_cpus_10.commit.fp_insts         1183300                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_10.commit.int_insts        1681530                       # Number of committed integer instructions.
system.switch_cpus_10.commit.loads                  0                       # Number of loads committed
system.switch_cpus_10.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu       435952     25.93%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdDiv            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAdd            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAlu            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceCmp            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdPredAlu            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite        62278      3.70%     29.63% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead            0      0.00%     29.63% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite      1183300     70.37%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total      1681530                       # Class of committed instruction
system.switch_cpus_10.commit.refs             1245578                       # Number of memory references committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.committedInsts          1432415                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps            1681530                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                   43.600880                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total             43.600880                       # CPI: Total CPI of All Threads
system.switch_cpus_10.decode.BlockedCycles     62174100                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.DecodedInsts      1681857                       # Number of instructions handled by decode
system.switch_cpus_10.decode.IdleCycles         70183                       # Number of cycles decode is idle
system.switch_cpus_10.decode.RunCycles             55                       # Number of cycles decode is running
system.switch_cpus_10.decode.SquashCycles           17                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.UnblockCycles       210194                       # Number of cycles decode is unblocking
system.switch_cpus_10.dtb.rdAccesses               17                       # TLB accesses on read requests
system.switch_cpus_10.dtb.rdMisses                  1                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrAccesses          1245578                       # TLB accesses on write requests
system.switch_cpus_10.dtb.wrMisses               2434                       # TLB misses on write requests
system.switch_cpus_10.fetch.Branches            62297                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.CacheLines         186859                       # Number of cache lines fetched
system.switch_cpus_10.fetch.Cycles           62080646                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.IcacheSquashes            1                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.Insts             1432816                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.SquashCycles           34                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.branchRate       0.000997                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.icacheStallCycles       373891                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.predictedBranches        62280                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.rate             0.022942                       # Number of inst fetches per cycle
system.switch_cpus_10.fetch.rateDist::samples     62454554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     0.026940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     0.408573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0      62080752     99.40%     99.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1         93429      0.15%     99.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2         31132      0.05%     99.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3         31139      0.05%     99.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4         38931      0.06%     99.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5         31131      0.05%     99.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6         15567      0.02%     99.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7         31138      0.05%     99.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8        101335      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total     62454554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fp_regfile_reads        1183300                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes            56                       # number of floating regfile writes
system.switch_cpus_10.iew.branchMispredicts           17                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.exec_branches         62279                       # Number of branches executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_rate          0.026925                       # Inst execution rate
system.switch_cpus_10.iew.exec_refs           1245595                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_stores         1245578                       # Number of stores executed
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.iewBlockCycles            0                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewDispLoadInsts           39                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispStoreInsts      1245585                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispatchedInsts      1681632                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewExecLoadInsts           17                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.iewExecutedInsts      1681564                       # Number of executed instructions
system.switch_cpus_10.iew.iewIQFullEvents            0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewLSQFullEvents     49473701                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.iewSquashCycles           17                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewUnblockCycles     49473692                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.squashedLoads           39                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.squashedStores            7                       # Number of stores squashed
system.switch_cpus_10.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_10.iew.predictedNotTakenIncorrect           17                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.wb_consumers         280291                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_count            1681547                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_fanout          0.833288                       # average fanout of values written-back
system.switch_cpus_10.iew.wb_producers         233563                       # num instructions producing a value
system.switch_cpus_10.iew.wb_rate            0.026924                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_sent             1681547                       # cumulative count of insts sent to commit
system.switch_cpus_10.int_regfile_reads       2927159                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes       373728                       # number of integer regfile writes
system.switch_cpus_10.ipc                    0.022935                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.022935                       # IPC: Total IPC of All Threads
system.switch_cpus_10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu       435969     25.93%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdDiv            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAdd            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAlu            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceCmp            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdPredAlu            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead           17      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite        62278      3.70%     29.63% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead            0      0.00%     29.63% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite      1183300     70.37%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total      1681564                       # Type of FU issued
system.switch_cpus_10.iq.fp_alu_accesses      1183305                       # Number of floating point alu accesses
system.switch_cpus_10.iq.fp_inst_queue_reads      2366605                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses      1183300                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_writes      1183300                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fu_busy_cnt                6                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.000004                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdPredAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead            1     16.67%     16.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite            0      0.00%     16.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead            0      0.00%     16.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite            5     83.33%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.int_alu_accesses       498265                       # Number of integer alu accesses
system.switch_cpus_10.iq.int_inst_queue_reads     63451083                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses       498247                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.int_inst_queue_writes       498434                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.iqInstsAdded         1681632                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqInstsIssued        1681564                       # Number of instructions issued
system.switch_cpus_10.iq.iqSquashedInstsExamined          102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedOperandsExamined          267                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.issued_per_cycle::samples     62454554                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     0.026925                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     0.201653                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0     61068868     97.78%     97.78% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1      1198836      1.92%     99.70% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2       124557      0.20%     99.90% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3        15580      0.02%     99.93% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4        46703      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6            9      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total     62454554                       # Number of insts issued each cycle
system.switch_cpus_10.iq.rate                0.026925                       # Inst issue rate
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrAccesses           186859                       # TLB accesses on write requests
system.switch_cpus_10.itb.wrMisses                  1                       # TLB misses on write requests
system.switch_cpus_10.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_10.memDep0.insertedLoads           39                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores      1245585                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.misc_regfile_reads      1370153                       # number of misc regfile reads
system.switch_cpus_10.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_10.numCycles              62454554                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.rename.BlockCycles     49473692                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.CommittedMaps       622789                       # Number of HB maps that are committed
system.switch_cpus_10.rename.IdleCycles        140268                       # Number of cycles rename is idle
system.switch_cpus_10.rename.RenameLookups      5792410                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.RenamedInsts      1681684                       # Number of instructions processed by rename
system.switch_cpus_10.rename.RenamedOperands       622980                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RunCycles         140164                       # Number of cycles rename is running
system.switch_cpus_10.rename.SQFullEvents     12700425                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.SquashCycles           17                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.UnblockCycles     12700408                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.UndoneMaps           190                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.fp_rename_lookups      1183301                       # Number of floating rename lookups
system.switch_cpus_10.rename.int_rename_lookups      2927481                       # Number of integer rename lookups
system.switch_cpus_10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_10.rename.skidInsts        1611593                       # count of insts added to the skid buffer
system.switch_cpus_10.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_10.rob.rob_reads          64136192                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes          3363331                       # The number of ROB writes
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBLookups     11030536                       # Number of BTB lookups
system.switch_cpus_11.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.condIncorrect      1172756                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.condPredicted      9034340                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.indirectHits      5343047                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectLookups     11030536                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectMisses      5687489                       # Number of indirect misses.
system.switch_cpus_11.branchPred.lookups     16560482                       # Number of BP lookups
system.switch_cpus_11.branchPred.usedRAS      3683888                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPredindirectMispredicted       844727                       # Number of mispredicted indirect branches.
system.switch_cpus_11.cc_regfile_reads       45138031                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes      25000661                       # number of cc regfile writes
system.switch_cpus_11.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_11.commit.branchMispredicts      1188671                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.branches        11228889                       # Number of branches committed
system.switch_cpus_11.commit.bw_lim_events      4331189                       # number cycles where commit BW limit reached
system.switch_cpus_11.commit.commitNonSpecStalls        16661                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.commitSquashedInsts     24888813                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.committedInsts     50000000                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps    101296235                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.committed_per_cycle::samples     58605474                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     1.728443                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     2.445926                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0     28685112     48.95%     48.95% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1      7993007     13.64%     62.58% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2      7174526     12.24%     74.83% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3      5210659      8.89%     83.72% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4      1435491      2.45%     86.17% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5      1207739      2.06%     88.23% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6      1082229      1.85%     90.07% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      1485522      2.53%     92.61% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8      4331189      7.39%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total     58605474                       # Number of insts commited each cycle
system.switch_cpus_11.commit.fp_insts          835183                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.function_calls      2640252                       # Number of function calls committed.
system.switch_cpus_11.commit.int_insts      100231536                       # Number of committed integer instructions.
system.switch_cpus_11.commit.loads           14568827                       # Number of loads committed
system.switch_cpus_11.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_11.commit.op_class_0::No_OpClass       350600      0.35%      0.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu     74963742     74.00%     74.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult        48696      0.05%     74.40% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv       116627      0.12%     74.51% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd        33365      0.03%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu       133460      0.13%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt       133746      0.13%     74.81% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc       300571      0.30%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdPredAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead     14468203     14.28%     89.39% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     10613279     10.48%     99.87% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead       100624      0.10%     99.97% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite        33322      0.03%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total    101296235                       # Class of committed instruction
system.switch_cpus_11.commit.refs            25215428                       # Number of memory references committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.committedInsts         50000000                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps          101296235                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    1.249091                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              1.249091                       # CPI: Total CPI of All Threads
system.switch_cpus_11.decode.BlockedCycles     13348868                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.DecodedInsts    139501750                       # Number of instructions handled by decode
system.switch_cpus_11.decode.IdleCycles      25696309                       # Number of cycles decode is idle
system.switch_cpus_11.decode.RunCycles       22041834                       # Number of cycles decode is running
system.switch_cpus_11.decode.SquashCycles      1193428                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.UnblockCycles       168630                       # Number of cycles decode is unblocking
system.switch_cpus_11.dtb.rdAccesses         16541079                       # TLB accesses on read requests
system.switch_cpus_11.dtb.rdMisses               6407                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrAccesses         11601618                       # TLB accesses on write requests
system.switch_cpus_11.dtb.wrMisses                  3                       # TLB misses on write requests
system.switch_cpus_11.fetch.Branches         16560482                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.CacheLines       13207730                       # Number of cache lines fetched
system.switch_cpus_11.fetch.Cycles           34191464                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.IcacheSquashes       395673                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          219                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.Insts            70126266                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.MiscStallCycles        18889                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles       135196                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.SquashCycles      2386856                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.branchRate       0.265161                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.icacheStallCycles     26909881                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.predictedBranches      9026935                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.rate             1.122837                       # Number of inst fetches per cycle
system.switch_cpus_11.fetch.rateDist::samples     62449077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     2.320374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     3.321766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0      39111150     62.63%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1       1725973      2.76%     65.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2        771239      1.23%     66.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3       1717609      2.75%     69.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4       1227276      1.97%     71.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5       1706121      2.73%     74.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6       1853428      2.97%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7       2766576      4.43%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8      11569705     18.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total     62449077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fp_regfile_reads        1418446                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes        748116                       # number of floating regfile writes
system.switch_cpus_11.idleCycles                 5477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.iew.branchMispredicts      1570254                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.exec_branches      12543339                       # Number of branches executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_rate          1.850359                       # Inst execution rate
system.switch_cpus_11.iew.exec_refs          28140083                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_stores        11601534                       # Number of stores executed
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.iewBlockCycles      8560870                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewDispLoadInsts     18276732                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts        45899                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewDispSquashedInsts       748502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispStoreInsts     12472000                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispatchedInsts    126184859                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewExecLoadInsts     16538549                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts      1960289                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.iewExecutedInsts    115563358                       # Number of executed instructions
system.switch_cpus_11.iew.iewIQFullEvents        22870                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewLSQFullEvents        11066                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.iewSquashCycles      1193428                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewUnblockCycles        41129                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.lsq.thread0.forwLoads      5769606                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses        12887                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation         6408                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads        15096                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.squashedLoads      3707905                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.squashedStores      1825399                       # Number of stores squashed
system.switch_cpus_11.iew.memOrderViolationEvents         6408                       # Number of memory order violations
system.switch_cpus_11.iew.predictedNotTakenIncorrect      1355553                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.predictedTakenIncorrect       214701                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.wb_consumers      135427384                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_count          114469629                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_fanout          0.576302                       # average fanout of values written-back
system.switch_cpus_11.iew.wb_producers       78047086                       # num instructions producing a value
system.switch_cpus_11.iew.wb_rate            1.832847                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_sent           114830582                       # cumulative count of insts sent to commit
system.switch_cpus_11.int_regfile_reads     185390554                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes     89497130                       # number of integer regfile writes
system.switch_cpus_11.ipc                    0.800582                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.800582                       # IPC: Total IPC of All Threads
system.switch_cpus_11.iq.FU_type_0::No_OpClass       655129      0.56%      0.56% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu     87462877     74.42%     74.98% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult        48696      0.04%     75.02% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv       117542      0.10%     75.12% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd        33410      0.03%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu       133559      0.11%     75.26% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     75.26% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt       136135      0.12%     75.38% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc       302204      0.26%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdDiv            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdPredAlu            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead     16624109     14.15%     89.78% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     11728880      9.98%     99.76% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead       237214      0.20%     99.96% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite        43892      0.04%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total    117523647                       # Type of FU issued
system.switch_cpus_11.iq.fp_alu_accesses       990863                       # Number of floating point alu accesses
system.switch_cpus_11.iq.fp_inst_queue_reads      1980534                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses       851693                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_writes      1293839                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fu_busy_cnt           526198                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.004477                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu       435225     82.71%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt            1      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdDiv            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAdd            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAlu            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceCmp            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdPredAlu            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead        50406      9.58%     92.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite        36271      6.89%     99.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead          455      0.09%     99.27% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite         3840      0.73%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.int_alu_accesses    116403853                       # Number of integer alu accesses
system.switch_cpus_11.iq.int_inst_queue_reads    296114642                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses    113617936                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.int_inst_queue_writes    149785014                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.iqInstsAdded       126103000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqInstsIssued      117523647                       # Number of instructions issued
system.switch_cpus_11.iq.iqNonSpecInstsAdded        81859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqSquashedInstsExamined     24888624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedInstsIssued        72607                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved        65198                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.iqSquashedOperandsExamined     34231139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.issued_per_cycle::samples     62449077                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     1.881912                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     2.006925                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0     24151147     38.67%     38.67% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1      7670725     12.28%     50.96% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2      9797308     15.69%     66.64% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3      6699996     10.73%     77.37% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4      6333532     10.14%     87.52% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5      3945981      6.32%     93.83% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6      2379878      3.81%     97.65% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7       949063      1.52%     99.17% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8       521447      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total     62449077                       # Number of insts issued each cycle
system.switch_cpus_11.iq.rate                1.881747                       # Inst issue rate
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrAccesses         13241857                       # TLB accesses on write requests
system.switch_cpus_11.itb.wrMisses              34153                       # TLB misses on write requests
system.switch_cpus_11.memDep0.conflictingLoads      3117916                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores       707032                       # Number of conflicting stores.
system.switch_cpus_11.memDep0.insertedLoads     18276732                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     12472000                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.misc_regfile_reads     51336756                       # number of misc regfile reads
system.switch_cpus_11.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_11.numCycles              62454554                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.rename.BlockCycles     12285618                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.CommittedMaps    101988256                       # Number of HB maps that are committed
system.switch_cpus_11.rename.IQFullEvents       234445                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.IdleCycles      26399906                       # Number of cycles rename is idle
system.switch_cpus_11.rename.LQFullEvents       357431                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.ROBFullEvents       152731                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.RenameLookups    337577753                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.RenamedInsts    134829529                       # Number of instructions processed by rename
system.switch_cpus_11.rename.RenamedOperands    135609945                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RunCycles       21448858                       # Number of cycles rename is running
system.switch_cpus_11.rename.SQFullEvents        23801                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.SquashCycles      1193428                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.UnblockCycles       690340                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.UndoneMaps      33621683                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.fp_rename_lookups      1679600                       # Number of floating rename lookups
system.switch_cpus_11.rename.int_rename_lookups    219535783                       # Number of integer rename lookups
system.switch_cpus_11.rename.serializeStallCycles       430919                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.serializingInsts        27908                       # count of serializing insts renamed
system.switch_cpus_11.rename.skidInsts        1137473                       # count of insts added to the skid buffer
system.switch_cpus_11.rename.tempSerializingInsts        27908                       # count of temporary serializing insts renamed
system.switch_cpus_11.rob.rob_reads         180459333                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes        256255286                       # The number of ROB writes
system.switch_cpus_11.timesIdled                   27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30308                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       143865                       # Transaction distribution
system.membus.trans_dist::CleanEvict              605                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176657                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176656                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30308                       # Transaction distribution
system.membus.pkt_count_system.cpu0.l3cache.mem_side::system.mem_ctrls.port       497137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.l3cache.mem_side::total       497137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::system.mem_ctrls.port        61262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::total        61262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 558399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::system.mem_ctrls.port     20511936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::total     20511936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::system.mem_ctrls.port      1941120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::total      1941120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22453056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            206965                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  206965    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              206965                       # Request fanout histogram
system.membus.reqLayer4.occupancy           386513547                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          405016958                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           69554132                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF  28478559219                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           417                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF   28478556717                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.inst            2                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.data        20937                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.inst            1                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.data       155695                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::total       176637                       # number of demand (read+write) misses
system.cpu0.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.inst            2                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.data        20937                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.inst            1                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.data       155695                       # number of overall misses
system.cpu0.l3cache.overall_misses::total       176637                       # number of overall misses
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.inst       123432                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.data   1699691166                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.inst        63801                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.data  23381521932                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::total  25081400331                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.inst       123432                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.data   1699691166                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.inst        63801                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.data  23381521932                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::total  25081400331                       # number of overall miss cycles
system.cpu0.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.data        20937                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.inst            1                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.data       155695                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::total       176637                       # number of demand (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.data        20937                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.inst            1                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.data       155695                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::total       176637                       # number of overall (read+write) accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.inst        61716                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.data 81181.218226                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.inst        63801                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.data 150175.162542                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::total 141994.034834                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.inst        61716                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.data 81181.218226                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.inst        63801                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.data 150175.162542                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::total 141994.034834                       # average overall miss latency
system.cpu0.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.writebacks::.writebacks       143863                       # number of writebacks
system.cpu0.l3cache.writebacks::total          143863                       # number of writebacks
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.data        20937                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.inst            1                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.data       155695                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::total       176635                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.inst            2                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.data        20937                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.inst            1                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.data       155695                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::total       176635                       # number of overall MSHR misses
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst       122598                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   1690960437                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.inst        63384                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.data  23316597534                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::total  25007743953                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst       122598                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   1690960437                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.inst        63384                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.data  23316597534                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::total  25007743953                       # number of overall MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::total     0.999989                       # mshr miss rate for demand accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::total     0.999989                       # mshr miss rate for overall accesses
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst        61299                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 80764.218226                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst        63384                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 149758.165220                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::total 141578.644963                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst        61299                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 80764.218226                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst        63384                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 149758.165220                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::total 141578.644963                       # average overall mshr miss latency
system.cpu0.l3cache.replacements               143868                       # number of replacements
system.cpu0.l3cache.WritebackDirty_hits::.cpu0.data            1                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::.switch_cpus0.data        20937                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::.switch_cpus_10.data       151597                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::total       172535                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_accesses::.cpu0.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::.switch_cpus0.data        20937                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::.switch_cpus_10.data       151597                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::total       172535                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus0.data        20937                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus_10.data       155694                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::total       176632                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   1699691166                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus_10.data  23381453961                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::total  25081145127                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus0.data        20937                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus_10.data       155694                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::total       176632                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 81181.218226                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 150175.690528                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::total 141996.609488                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        20937                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus_10.data       155694                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::total       176631                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1690960437                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data  23316529980                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::total  25007490417                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::total     0.999994                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 80764.218226                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 149758.693206                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::total 141580.415765                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.inst            1                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.data            1                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::total            5                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst       123432                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.inst        63801                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.data        67971                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::total       255204                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::total            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst        61716                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst        63801                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data        67971                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::total 51040.800000                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst            2                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.inst            1                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data            1                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::total            4                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst       122598                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst        63384                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data        67554                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::total       253536                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst        61299                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst        63384                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data        67554                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::total        63384                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.tags.tagsinuse         659.628035                       # Cycle average of tags in use
system.cpu0.l3cache.tags.total_refs            349172                       # Total number of references to valid blocks.
system.cpu0.l3cache.tags.sampled_refs          176636                       # Sample count of references to valid blocks.
system.cpu0.l3cache.tags.avg_refs            1.976788                       # Average number of references to valid blocks.
system.cpu0.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l3cache.tags.occ_blocks::.cpu0.inst     0.002648                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.cpu0.data     0.002737                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.inst     0.005296                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.data    66.718534                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.inst     0.002880                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.data   592.895941                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_percent::.cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.data     0.002036                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.data     0.018094                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::total     0.020130                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::1          522                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::2         5212                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::3        26976                       # Occupied blocks per task id
system.cpu0.l3cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l3cache.tags.tag_accesses         5763404                       # Number of tag accesses
system.cpu0.l3cache.tags.data_accesses        5763404                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst            2                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       301478                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst       186857                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          488337                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst            2                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       301478                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst       186857                       # number of overall hits
system.cpu0.icache.overall_hits::total         488337                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::total            5                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst       140112                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst       135942                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       276054                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst       140112                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst       135942                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       276054                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       301480                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst       186859                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       488342                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       301480                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst       186859                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       488342                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.333333                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.333333                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst        70056                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst        67971                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55210.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst        70056                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst        67971                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55210.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst            1                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst            2                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst            1                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst       139278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst        71724                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       211002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst       139278                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst        71724                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       211002                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst        69639                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst        71724                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        70334                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst        69639                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst        71724                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        70334                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst            2                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       301478                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst       186857                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         488337                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst       140112                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst       135942                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       276054                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       301480                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst       186859                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       488342                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst        70056                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst        67971                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55210.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst            2                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst            1                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst       139278                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst        71724                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       211002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst        69639                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst        71724                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        70334                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse            0.084337                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             488341                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                4                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         122085.250000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.021545                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.043089                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst     0.019703                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000042                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.000038                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.000165                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.007812                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          3906740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         3906740                       # Number of data accesses
system.cpu0.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.toL3Bus.trans_dist::ReadResp            5                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::WritebackDirty       316398                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::CleanEvict            6                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExReq       176632                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExResp       176631                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadSharedReq            5                       # Transaction distribution
system.cpu0.toL3Bus.pkt_count_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side       525809                       # Packet count per connected master and slave (bytes)
system.cpu0.toL3Bus.pkt_size_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side     22346944                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL3Bus.snoops                     143868                       # Total snoops (count)
system.cpu0.toL3Bus.snoopTraffic              9207232                       # Total snoop traffic (bytes)
system.cpu0.toL3Bus.snoop_fanout::samples       320505                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::mean       0.000012                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::stdev      0.003533                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::0            320501    100.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::1                 4      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::total        320505                       # Request fanout histogram
system.cpu0.toL3Bus.reqLayer0.occupancy     289498497                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.reqLayer0.utilization          1.0                       # Layer utilization (%)
system.cpu0.toL3Bus.respLayer0.occupancy    220969134                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.respLayer0.utilization          0.8                       # Layer utilization (%)
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       146552                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data      1089868                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1236421                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       146552                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data      1089868                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1236421                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data        20937                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data       155695                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176633                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data        20937                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data       155695                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176633                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data   1874305746                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data  24680009892                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  26554315638                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data   1874305746                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data  24680009892                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  26554315638                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       167489                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data      1245563                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1413054                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       167489                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data      1245563                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1413054                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.125005                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.125000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.125001                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.125005                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.125000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.125001                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 89521.218226                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 158515.108976                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 150336.095962                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 89521.218226                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 158515.108976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 150336.095962                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       176119                       # number of writebacks
system.cpu0.dcache.writebacks::total           176119                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data        20937                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data       155695                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       176632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data        20937                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data       155695                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       176632                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   1865575017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data  24615085494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  26480660511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   1865575017                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data  24615085494                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  26480660511                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.125005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.125000                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.125000                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.125005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.125000                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.125000                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 89104.218226                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 158098.111654                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 149919.949449                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 89104.218226                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 158098.111654                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 149919.949449                       # average overall mshr miss latency
system.cpu0.dcache.replacements                176120                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data           16                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             16                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data        76311                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total        76311                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data           17                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           17                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.058824                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.058824                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data        76311                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total        76311                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data            1                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data        75894                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total        75894                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.058824                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data        75894                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total        75894                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            1                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       146552                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data      1089852                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1236405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        20937                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data       155694                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       176632                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1874305746                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data  24679933581                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  26554239327                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       167489                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data      1245546                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1413037                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.500000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.125005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.125001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.125002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 89521.218226                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 158515.636961                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 150336.515054                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        20937                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data       155694                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       176631                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1865575017                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data  24615009600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  26480584617                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.125005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.125001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 89104.218226                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 158098.639639                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 149920.368548                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           11.020177                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1413053                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           176632                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.999983                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000043                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.942205                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data    10.077929                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.001840                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.019683                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.021524                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          454                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         11481064                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        11481064                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        20937                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data       155695                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       176637                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        20937                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data       155695                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       176637                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst       135942                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   1830652101                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst        70056                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data  24355387902                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  26186246001                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst       135942                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   1830652101                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst        70056                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data  24355387902                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  26186246001                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data        20937                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data       155695                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       176637                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data        20937                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data       155695                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       176637                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst        67971                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 87436.218226                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst        70056                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 156430.122367                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 148248.928599                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst        67971                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 87436.218226                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst        70056                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 156430.122367                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 148248.928599                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       172535                       # number of writebacks
system.cpu0.l2cache.writebacks::total          172535                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        20937                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst            1                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data       155695                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       176635                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst            2                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        20937                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst            1                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data       155695                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       176635                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst       135108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   1821921372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst        69639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data  24290463504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  26112589623                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst       135108                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   1821921372                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst        69639                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data  24290463504                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  26112589623                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.999989                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.999989                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst        67554                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 87019.218226                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst        69639                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 156013.125046                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 147833.609551                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst        67554                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 87019.218226                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst        69639                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 156013.125046                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 147833.609551                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               172540                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.cpu0.data            1                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus0.data        20937                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus_10.data       155181                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       176119                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.cpu0.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus0.data        20937                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus_10.data       155181                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       176119                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        20937                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data       155694                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       176632                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   1830652101                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data  24355313676                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  26185965777                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        20937                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data       155694                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       176632                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 87436.218226                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 156430.650353                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 148251.538662                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        20937                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data       155694                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       176631                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1821921372                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data  24290389695                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  26112311067                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.999994                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 87019.218226                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 156013.653031                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 147835.380352                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_misses::.cpu0.inst            1                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus0.inst            2                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst            1                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total            4                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus0.inst       135942                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst        70056                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total       205998                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_accesses::.cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus0.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total            4                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst        67971                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst        70056                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 51499.500000                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus0.inst            2                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst            1                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst       135108                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst        69639                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total       204747                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst        67554                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst        69639                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total        68249                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data        74226                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total        74226                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data        74226                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total        74226                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data            1                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data        73809                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total        73809                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data        73809                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        73809                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse          87.516784                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            352756                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          176636                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.997079                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.000346                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000359                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     0.000691                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data     7.446544                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst     0.000260                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data    80.068584                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.001818                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.019548                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.021366                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          522                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3516                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         5820748                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        5820748                       # Number of data accesses
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp            5                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty       348654                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict           10                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq       176632                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp       176631                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq            4                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq            1                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       529385                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           529393                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     22576064                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total          22576320                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                     172544                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic             11042240                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples       349181                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.000023                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.004786                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0            349173    100.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1                 8      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total        349181                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy     293982081                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy    220965381                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy         3753                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF   28478556717                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.demand_hits::.switch_cpus_11.data           27                       # number of demand (read+write) hits
system.cpu1.l3cache.demand_hits::total             27                       # number of demand (read+write) hits
system.cpu1.l3cache.overall_hits::.switch_cpus_11.data           27                       # number of overall hits
system.cpu1.l3cache.overall_hits::total            27                       # number of overall hits
system.cpu1.l3cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.data         1231                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.data        28811                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::total        30328                       # number of demand (read+write) misses
system.cpu1.l3cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.data         1231                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.inst           86                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.data        28811                       # number of overall misses
system.cpu1.l3cache.overall_misses::total        30328                       # number of overall misses
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.inst     24713922                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.data    181590156                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.inst     18144087                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.data   4585869096                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::total   4810317261                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.inst     24713922                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.data    181590156                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.inst     18144087                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.data   4585869096                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::total   4810317261                       # number of overall miss cycles
system.cpu1.l3cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.data         1231                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.inst           86                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.data        28838                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::total        30355                       # number of demand (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.data         1231                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.inst           86                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.data        28838                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::total        30355                       # number of overall (read+write) accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.data     0.999064                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::total     0.999111                       # miss rate for demand accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.data     0.999064                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::total     0.999111                       # miss rate for overall accesses
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 124817.787879                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.data 147514.342811                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.inst 210977.755814                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.data 159170.771441                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::total 158609.775158                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 124817.787879                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.data 147514.342811                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.inst 210977.755814                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.data 159170.771441                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::total 158609.775158                       # average overall miss latency
system.cpu1.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.writebacks::.writebacks            2                       # number of writebacks
system.cpu1.l3cache.writebacks::total               2                       # number of writebacks
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.data         1231                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.data        28811                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::total        30326                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.data         1231                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.inst           86                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.data        28811                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::total        30326                       # number of overall MSHR misses
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     24631356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.data    181076829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.inst     18108225                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.data   4573854909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::total   4797671319                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     24631356                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.data    181076829                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.inst     18108225                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.data   4573854909                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::total   4797671319                       # number of overall MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.999064                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::total     0.999045                       # mshr miss rate for demand accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.999064                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::total     0.999045                       # mshr miss rate for overall accesses
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 124400.787879                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 147097.342811                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 210560.755814                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 158753.771441                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::total 158203.235475                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 124400.787879                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 147097.342811                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 210560.755814                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 158753.771441                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::total 158203.235475                       # average overall mshr miss latency
system.cpu1.l3cache.replacements                  843                       # number of replacements
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus1.data            6                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus_11.data            2                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus1.data            6                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus_11.data            2                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus_11.data            3                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::total           25                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      2147967                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus_11.data       444522                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::total      2592489                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus_11.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::total           25                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus_11.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 102284.142857                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data       148174                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::total 103699.560000                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus_11.data            3                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::total           24                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      2139210                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       443271                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::total      2582481                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 101867.142857                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data       147757                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::total 107603.375000                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_hits::.switch_cpus_11.data           27                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_hits::total           27                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.inst           86                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.data        28808                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::total        30303                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     24713922                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    179442189                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.inst     18144087                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   4585424574                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::total   4807724772                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1210                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.data        28835                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::total        30330                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.999064                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::total     0.999110                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 124817.787879                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 148299.329752                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 210977.755814                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 159171.916620                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::total 158655.076131                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.inst           86                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        28808                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::total        30302                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     24631356                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    178937619                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     18108225                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   4573411638                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::total   4795088838                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.999064                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::total     0.999077                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 124400.787879                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 147882.329752                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 210560.755814                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 158754.916620                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 158243.311927                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.tags.tagsinuse         316.025439                       # Cycle average of tags in use
system.cpu1.l3cache.tags.total_refs             56287                       # Total number of references to valid blocks.
system.cpu1.l3cache.tags.sampled_refs           30328                       # Sample count of references to valid blocks.
system.cpu1.l3cache.tags.avg_refs            1.855942                       # Average number of references to valid blocks.
system.cpu1.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l3cache.tags.occ_blocks::.cpu1.inst     0.021545                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.cpu1.data     0.021545                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.inst     4.085119                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.data    25.120078                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.inst     1.585759                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.data   285.191394                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.inst     0.000125                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.data     0.000767                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.inst     0.000048                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.data     0.008703                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::total     0.009644                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_task_id_blocks::1024        29485                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::2          984                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::3         9808                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::4        18617                       # Occupied blocks per task id
system.cpu1.l3cache.tags.occ_task_id_percent::1024     0.899811                       # Percentage of cache occupancy per task id
system.cpu1.l3cache.tags.tag_accesses          930920                       # Number of tag accesses
system.cpu1.l3cache.tags.data_accesses         930920                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst            1                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1267499                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst     13207622                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14475122                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst            1                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1267499                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst     13207622                       # number of overall hits
system.cpu1.icache.overall_hits::total       14475122                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst          105                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           304                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst          105                       # number of overall misses
system.cpu1.icache.overall_misses::total          304                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     26365242                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst     22160631                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     48525873                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     26365242                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst     22160631                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     48525873                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1267697                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst     13207727                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14475426                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1267697                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst     13207727                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14475426                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.500000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.500000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 133157.787879                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 211053.628571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 159624.582237                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 133157.787879                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 211053.628571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 159624.582237                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3078                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          162                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          284                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst           86                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          284                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     26282676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst     18825465                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     45108141                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     26282676                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst     18825465                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     45108141                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 132740.787879                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 218900.755814                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158831.482394                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 132740.787879                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 218900.755814                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158831.482394                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst            1                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1267499                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst     13207622                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14475122                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst          105                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          304                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     26365242                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst     22160631                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     48525873                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1267697                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst     13207727                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14475426                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 133157.787879                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 211053.628571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 159624.582237                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst           86                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          284                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     26282676                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst     18825465                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     45108141                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 132740.787879                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 218900.755814                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158831.482394                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse            5.908064                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14475407                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              285                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         50790.901754                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.021545                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     4.261913                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst     1.624606                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000042                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.008324                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.003173                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.011539                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          285                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        115803693                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       115803693                       # Number of data accesses
system.cpu1.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.toL3Bus.trans_dist::ReadResp        30330                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::WritebackDirty           10                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::CleanEvict        26765                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExReq           25                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExResp           25                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadSharedReq        30330                       # Transaction distribution
system.cpu1.toL3Bus.pkt_count_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side        86642                       # Packet count per connected master and slave (bytes)
system.cpu1.toL3Bus.pkt_size_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side      1943232                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL3Bus.snoops                        843                       # Total snoops (count)
system.cpu1.toL3Bus.snoopTraffic                  128                       # Total snoop traffic (bytes)
system.cpu1.toL3Bus.snoop_fanout::samples        31198                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::mean       0.007597                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::stdev      0.086828                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::0             30961     99.24%     99.24% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::1               237      0.76%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::total         31198                       # Request fanout histogram
system.cpu1.toL3Bus.reqLayer0.occupancy      23477517                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.toL3Bus.respLayer0.occupancy     37971603                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data       503772                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data     21308123                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21811895                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       503772                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data     21308123                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21811895                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         1318                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data        89293                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         90612                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         1318                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data        89293                       # number of overall misses
system.cpu1.dcache.overall_misses::total        90612                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    192509718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data   9672722409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9865232127                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    192509718                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data   9672722409                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9865232127                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       505090                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data     21397416                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21902507                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       505090                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data     21397416                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21902507                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002609                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.004173                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004137                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002609                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.004173                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004137                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 146062.001517                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 108325.651608                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108873.351510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 146062.001517                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 108325.651608                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108873.351510                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          482                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   160.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          176                       # number of writebacks
system.cpu1.dcache.writebacks::total              176                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data        33861                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        33861                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data        33861                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        33861                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         1318                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data        55432                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        56750                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         1318                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data        55432                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        56750                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    191960112                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data   5003462904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5195423016                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    191960112                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data   5003462904                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5195423016                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002609                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.002591                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002591                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002609                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.002591                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002591                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 145645.001517                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 90263.077356                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91549.304247                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 145645.001517                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 90263.077356                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91549.304247                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 56239                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       290591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data     10661564                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10952155                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1297                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data        89167                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90464                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    190186611                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data   9671329629                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9861516240                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       291888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data     10750731                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11042619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.004443                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.008294                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008192                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 146635.783346                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 108463.104388                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109010.393527                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data        33861                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        33861                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1297                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data        55306                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        56603                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    189645762                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data   5002122666                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5191768428                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.004443                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.005144                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005126                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 146218.783346                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 90444.484613                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91722.495769                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       213181                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     10646559                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10859740                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data           21                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data          126                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      2323107                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data      1392780                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3715887                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       213202                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     10646685                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10859888                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 110624.142857                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data 11053.809524                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25107.344595                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           21                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data          126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      2314350                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data      1340238                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3654588                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000098                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 110207.142857                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data 10636.809524                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24861.142857                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           10.841182                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           21868646                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            56751                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           385.343800                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1293351709284                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000506                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     1.566154                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data     9.274522                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.003059                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.018114                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.021174                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        175276807                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       175276807                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.demand_hits::.switch_cpus1.data           87                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data        26594                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          26681                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data           87                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data        26594                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         26681                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1231                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data        28838                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        30355                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1231                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst           86                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data        28838                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        30355                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     25952412                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data    189290061                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst     18682017                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data   4766726166                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   5000650656                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     25952412                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data    189290061                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst     18682017                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data   4766726166                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   5000650656                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data         1318                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst           86                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data        55432                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        57036                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data         1318                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst           86                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data        55432                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        57036                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.933991                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.520241                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.532208                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.933991                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.520241                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.532208                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 131072.787879                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 153769.342811                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 217232.755814                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 165293.229974                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 164738.944358                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 131072.787879                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 153769.342811                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 217232.755814                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 165293.229974                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 164738.944358                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            8                       # number of writebacks
system.cpu1.l2cache.writebacks::total               8                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1231                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data        28838                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        30353                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1231                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst           86                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data        28838                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        30353                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     25869846                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data    188776734                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst     18646155                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data   4754700720                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   4987993455                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     25869846                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data    188776734                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst     18646155                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data   4754700720                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   4987993455                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.933991                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.520241                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.532173                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.933991                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.520241                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.532173                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 130655.787879                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 153352.342811                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 216815.755814                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 164876.229974                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 164332.799229                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 130655.787879                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 153352.342811                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 216815.755814                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 164876.229974                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 164332.799229                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                26259                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.cpu1.data            1                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus1.data            8                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus_11.data          167                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          176                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.cpu1.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus1.data            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus_11.data          167                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          176                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.CleanEvict_mshr_misses::.switch_cpus_11.data            7                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.switch_cpus_11.data          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data          123                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total          123                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data            3                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total           25                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      2279322                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data       463287                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      2742609                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data          126                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          148                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.023810                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.168919                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 108539.142857                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data       154429                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 109704.360000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data            3                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total           24                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      2270565                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       462036                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      2732601                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.023810                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.162162                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 108122.142857                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data       154012                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 113858.375000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst           86                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          285                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus1.inst     25952412                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst     18682017                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     44634429                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus1.inst          198                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          285                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 131072.787879                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 217232.755814                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 156612.031579                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst           86                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          284                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     25869846                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst     18646155                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     44516001                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.996491                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 130655.787879                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 216815.755814                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 156746.482394                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data           87                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data        26471                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        26558                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data        28835                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        30045                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data    187010739                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   4766262879                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   4953273618                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data         1297                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data        55306                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        56603                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.932922                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.521372                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.530802                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 154554.329752                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 165294.360291                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 164861.827858                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        28835                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        30045                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    186506169                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   4754238684                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   4940744853                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.932922                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.521372                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.530802                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 154137.329752                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 164877.360291                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 164444.827858                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse          80.123055                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            113224                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           30355                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.729995                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003868                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.021545                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.727437                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data    11.865598                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst     0.190456                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data    67.314152                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000005                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000178                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.002897                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.000046                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.016434                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.019561                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          984                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2528                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         1842051                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        1842051                       # Number of data accesses
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        56888                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty          184                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        82551                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          148                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          148                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          285                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        56603                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side          570                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       169741                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           170311                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        18240                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      3643328                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           3661568                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      26496                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                  512                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        83532                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.006536                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.080584                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             82986     99.35%     99.35% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               546      0.65%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         83532                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      47381625                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     70994250                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       355284                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.switch_cpus_10.pwrStateResidencyTicks::OFF  28478559219                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF  28478559219                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF  28478559219                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1321830266835                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data      1339968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        78784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.data      9964416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.inst         5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.data      1843904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13245696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_10.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_11.inst         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu0.data           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.switch_cpus0.data      1339968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.switch_cpus1.data          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.switch_cpus_10.data      7867200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9207360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data        20937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         1231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.data       155694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.inst           86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.data        28811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              206964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu0.data             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus0.data        20937                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus1.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus_10.data       122925                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             143865                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             2247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data             2247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             2247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data             2247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst         4495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     47051819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       444966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      2766432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.inst         2247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.data    349891858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.inst       193268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.data     64747096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465111170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         2247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         2247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst         4495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       444966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_10.inst         2247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_11.inst       193268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           649471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu0.data            2247                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus0.data     47051819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus1.data         4495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus_10.data    276249930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323308491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            2247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data            4495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            2247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data            2247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst         4495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     94103637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       444966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      2770927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.inst         2247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.data    626141788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.inst       193268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.data     64747096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            788419661                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       417                       # Clock period in ticks

---------- End Simulation Statistics   ----------
