-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_0_V_empty_n : IN STD_LOGIC;
    data_V_data_0_V_read : OUT STD_LOGIC;
    data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_1_V_empty_n : IN STD_LOGIC;
    data_V_data_1_V_read : OUT STD_LOGIC;
    data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_2_V_empty_n : IN STD_LOGIC;
    data_V_data_2_V_read : OUT STD_LOGIC;
    data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_3_V_empty_n : IN STD_LOGIC;
    data_V_data_3_V_read : OUT STD_LOGIC;
    data_V_data_4_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_4_V_empty_n : IN STD_LOGIC;
    data_V_data_4_V_read : OUT STD_LOGIC;
    data_V_data_5_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_5_V_empty_n : IN STD_LOGIC;
    data_V_data_5_V_read : OUT STD_LOGIC;
    data_V_data_6_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_6_V_empty_n : IN STD_LOGIC;
    data_V_data_6_V_read : OUT STD_LOGIC;
    data_V_data_7_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_7_V_empty_n : IN STD_LOGIC;
    data_V_data_7_V_read : OUT STD_LOGIC;
    data_V_data_8_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_8_V_empty_n : IN STD_LOGIC;
    data_V_data_8_V_read : OUT STD_LOGIC;
    data_V_data_9_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_9_V_empty_n : IN STD_LOGIC;
    data_V_data_9_V_read : OUT STD_LOGIC;
    res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_0_V_full_n : IN STD_LOGIC;
    res_V_data_0_V_write : OUT STD_LOGIC;
    res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_1_V_full_n : IN STD_LOGIC;
    res_V_data_1_V_write : OUT STD_LOGIC;
    res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_2_V_full_n : IN STD_LOGIC;
    res_V_data_2_V_write : OUT STD_LOGIC;
    res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_3_V_full_n : IN STD_LOGIC;
    res_V_data_3_V_write : OUT STD_LOGIC;
    res_V_data_4_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_4_V_full_n : IN STD_LOGIC;
    res_V_data_4_V_write : OUT STD_LOGIC;
    res_V_data_5_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_5_V_full_n : IN STD_LOGIC;
    res_V_data_5_V_write : OUT STD_LOGIC;
    res_V_data_6_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_6_V_full_n : IN STD_LOGIC;
    res_V_data_6_V_write : OUT STD_LOGIC;
    res_V_data_7_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_7_V_full_n : IN STD_LOGIC;
    res_V_data_7_V_write : OUT STD_LOGIC;
    res_V_data_8_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_8_V_full_n : IN STD_LOGIC;
    res_V_data_8_V_write : OUT STD_LOGIC;
    res_V_data_9_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_9_V_full_n : IN STD_LOGIC;
    res_V_data_9_V_write : OUT STD_LOGIC;
    data_V_data_0_V_blk_n : OUT STD_LOGIC;
    data_V_data_1_V_blk_n : OUT STD_LOGIC;
    data_V_data_2_V_blk_n : OUT STD_LOGIC;
    data_V_data_3_V_blk_n : OUT STD_LOGIC;
    data_V_data_4_V_blk_n : OUT STD_LOGIC;
    data_V_data_5_V_blk_n : OUT STD_LOGIC;
    data_V_data_6_V_blk_n : OUT STD_LOGIC;
    data_V_data_7_V_blk_n : OUT STD_LOGIC;
    data_V_data_8_V_blk_n : OUT STD_LOGIC;
    data_V_data_9_V_blk_n : OUT STD_LOGIC;
    res_V_data_0_V_blk_n : OUT STD_LOGIC;
    res_V_data_1_V_blk_n : OUT STD_LOGIC;
    res_V_data_2_V_blk_n : OUT STD_LOGIC;
    res_V_data_3_V_blk_n : OUT STD_LOGIC;
    res_V_data_4_V_blk_n : OUT STD_LOGIC;
    res_V_data_5_V_blk_n : OUT STD_LOGIC;
    res_V_data_6_V_blk_n : OUT STD_LOGIC;
    res_V_data_7_V_blk_n : OUT STD_LOGIC;
    res_V_data_8_V_blk_n : OUT STD_LOGIC;
    res_V_data_9_V_blk_n : OUT STD_LOGIC );
end;


architecture behav of softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_1FF : STD_LOGIC_VECTOR (9 downto 0) := "0111111111";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_state30_pp0_stage9_iter2 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal exp_table5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table5_ce0 : STD_LOGIC;
    signal exp_table5_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal invert_table6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal invert_table6_ce0 : STD_LOGIC;
    signal invert_table6_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal io_acc_block_signal_op50 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal data_array_0_V_reg_1827 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_1_V_reg_1834 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_2_V_reg_1841 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_3_V_reg_1848 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_4_V_reg_1855 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_5_V_reg_1862 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_6_V_reg_1869 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_7_V_reg_1876 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_8_V_reg_1883 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_9_V_reg_1890 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_reg_1897 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state22_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state32_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln1496_1_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_1_reg_1902 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_3_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_3_reg_1907 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_4_fu_441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_4_reg_1912 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_2_fu_461_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_2_reg_1917 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state23_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state33_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln65_5_fu_485_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_5_reg_1923 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_6_fu_497_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_6_reg_1929 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state24_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state34_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal icmp_ln1496_7_fu_503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_7_reg_1935 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_max_V_fu_517_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_max_V_reg_1940 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state15_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state25_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state35_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal y_V_fu_1103_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_reg_1945 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state26_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_state36_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal y_V_1_fu_1137_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_1_reg_1950 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_2_fu_1171_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_2_reg_1955 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_3_fu_1205_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_3_reg_1960 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_4_fu_1239_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_4_reg_1965 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_5_fu_1273_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_5_reg_1970 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_6_fu_1307_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_6_reg_1975 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_7_fu_1341_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_7_reg_1980 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_8_fu_1375_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_8_reg_1985 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_9_fu_1409_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_9_reg_1990 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state27_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_state37_pp0_stage6_iter3 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal exp_res_0_V_1_reg_2000 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state18_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state28_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_state38_pp0_stage7_iter3 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal exp_res_0_V_1_reg_2000_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_1_V_1_reg_2011 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state19_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_state29_pp0_stage8_iter2 : BOOLEAN;
    signal io_acc_block_signal_op400 : STD_LOGIC;
    signal ap_block_state39_pp0_stage8_iter3 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal exp_res_1_V_1_reg_2011_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_V_1_reg_2022 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_V_1_reg_2022_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_V_1_reg_2033 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_V_1_reg_2033_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_V_1_reg_2044 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_V_1_reg_2044_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_V_1_reg_2055 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_V_1_reg_2055_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_V_1_reg_2066 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_V_1_reg_2066_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_1_reg_2076 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_1_reg_2076_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_1_reg_2086 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_1_reg_2086_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_1_reg_2098 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_1_reg_2098_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_return : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_19_reg_2105 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_1_reg_2111 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_26_fu_1579_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_26_reg_2117 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_27_fu_1611_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_27_reg_2123 : STD_LOGIC_VECTOR (16 downto 0);
    signal y_V_10_fu_1711_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_10_reg_2129 : STD_LOGIC_VECTOR (9 downto 0);
    signal inv_exp_sum_V_reg_2139 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln241_fu_1723_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln241_reg_2144 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln1118_fu_1727_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_0_V_reg_2154 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_1_fu_1731_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_1_V_reg_2164 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_2_fu_1735_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_2_V_reg_2174 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_3_fu_1739_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_3_V_reg_2184 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_4_fu_1743_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_4_V_reg_2194 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_5_fu_1747_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_5_V_reg_2204 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_6_fu_1751_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_6_V_reg_2214 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_7_fu_1755_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_7_V_reg_2224 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_8_fu_1759_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_8_V_reg_2234 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_9_fu_1763_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_9_V_reg_2244 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_start : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_done : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_idle : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_ready : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_x_V_offset : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_ce : STD_LOGIC;
    signal ap_block_state8_pp0_stage7_iter0_ignore_call233 : BOOLEAN;
    signal ap_block_state18_pp0_stage7_iter1_ignore_call233 : BOOLEAN;
    signal ap_block_state28_pp0_stage7_iter2_ignore_call233 : BOOLEAN;
    signal ap_block_state38_pp0_stage7_iter3_ignore_call233 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_ignoreCallOp260 : BOOLEAN;
    signal ap_block_state9_pp0_stage8_iter0_ignore_call233 : BOOLEAN;
    signal ap_block_state19_pp0_stage8_iter1_ignore_call233 : BOOLEAN;
    signal ap_block_state29_pp0_stage8_iter2_ignore_call233 : BOOLEAN;
    signal ap_block_state39_pp0_stage8_iter3_ignore_call233 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_ignoreCallOp261 : BOOLEAN;
    signal ap_block_state10_pp0_stage9_iter0_ignore_call233 : BOOLEAN;
    signal ap_block_state20_pp0_stage9_iter1_ignore_call233 : BOOLEAN;
    signal ap_block_state30_pp0_stage9_iter2_ignore_call233 : BOOLEAN;
    signal ap_block_pp0_stage9_11001_ignoreCallOp262 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call234 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1_ignore_call234 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter2_ignore_call234 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter3_ignore_call234 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp263 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call234 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter1_ignore_call234 : BOOLEAN;
    signal ap_block_state22_pp0_stage1_iter2_ignore_call234 : BOOLEAN;
    signal ap_block_state32_pp0_stage1_iter3_ignore_call234 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp264 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0_ignore_call234 : BOOLEAN;
    signal ap_block_state13_pp0_stage2_iter1_ignore_call234 : BOOLEAN;
    signal ap_block_state23_pp0_stage2_iter2_ignore_call234 : BOOLEAN;
    signal ap_block_state33_pp0_stage2_iter3_ignore_call234 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp265 : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_start_reg : STD_LOGIC := '0';
    signal exp_res_0_V_fu_128 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal exp_res_1_V_fu_132 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_V_fu_136 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_V_fu_140 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_V_fu_144 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_V_fu_148 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_V_fu_152 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_fu_156 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_fu_160 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_fu_164 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln225_fu_1417_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln225_1_fu_1421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_2_fu_1425_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_3_fu_1429_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal zext_ln225_4_fu_1433_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_5_fu_1437_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln225_6_fu_1441_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln225_7_fu_1474_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln225_8_fu_1483_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln225_9_fu_1492_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln235_fu_1719_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8_01001 : BOOLEAN;
    signal grp_fu_324_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_324_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_324_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal select_ln65_fu_445_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_1_fu_450_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_2_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_3_fu_469_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_4_fu_474_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_5_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_6_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_7_fu_507_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_8_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_fu_524_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_1_fu_527_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_fu_530_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_22_fu_544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_536_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_2_fu_582_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_1_fu_585_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_24_fu_599_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_591_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_1_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_3_fu_637_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_2_fu_640_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_26_fu_654_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_646_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_2_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_4_fu_692_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_3_fu_695_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_28_fu_709_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_701_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_3_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_3_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_5_fu_747_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_4_fu_750_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_30_fu_764_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_756_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_4_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_4_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_6_fu_802_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_5_fu_805_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_32_fu_819_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_811_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_5_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_5_fu_845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_7_fu_857_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_6_fu_860_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_34_fu_874_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_866_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_6_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_6_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_8_fu_912_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_7_fu_915_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_36_fu_929_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_921_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_7_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_7_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_9_fu_967_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_8_fu_970_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_fu_984_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_976_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_8_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_8_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_10_fu_1022_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_9_fu_1025_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_40_fu_1039_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1031_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_9_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_9_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_10_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1077_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_1087_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_fu_1095_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_11_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_1111_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_1_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_2_fu_1121_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_1_fu_1129_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_12_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1145_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_2_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_2_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_1155_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_2_fu_1163_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_13_fu_729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1179_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_3_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_6_fu_1189_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_3_fu_1197_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_14_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1213_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_4_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_8_fu_1223_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_4_fu_1231_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_15_fu_839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1247_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_5_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_10_fu_1257_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_5_fu_1265_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_16_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1281_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_6_fu_888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_12_fu_1291_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_6_fu_1299_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_17_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1315_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_7_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_7_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_14_fu_1325_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_7_fu_1333_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_18_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1349_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_8_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_8_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_16_fu_1359_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_8_fu_1367_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_19_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1383_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_9_fu_1053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_18_fu_1393_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_9_fu_1401_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal lhs_V_fu_1501_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_fu_1504_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_fu_1507_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_22_fu_1521_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_18_fu_1525_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_1513_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_10_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_21_fu_1551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_20_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_1539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_10_fu_1557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_20_fu_1563_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_10_fu_1571_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_fu_1590_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_23_fu_1587_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_fu_1593_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_19_fu_1603_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln746_fu_1599_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_1_fu_1622_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_1_fu_1625_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_1_fu_1628_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln746_fu_1619_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_29_fu_1642_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_21_fu_1647_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_20_fu_1634_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_11_fu_1655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_23_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_22_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1685_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal underflow_1_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_11_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_22_fu_1695_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_11_fu_1703_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_324_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_1_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_2_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_3_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_4_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_5_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_6_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_7_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_8_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_9_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_V_offset : IN STD_LOGIC_VECTOR (4 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_axi_mul_17ns_18s_26_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    exp_table5_U : component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu
    generic map (
        DataWidth => 17,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_table5_address0,
        ce0 => exp_table5_ce0,
        q0 => exp_table5_q0);

    invert_table6_U : component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu
    generic map (
        DataWidth => 18,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => invert_table6_address0,
        ce0 => invert_table6_ce0,
        q0 => invert_table6_q0);

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362 : component reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_start,
        ap_done => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_done,
        ap_idle => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_idle,
        ap_ready => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_ready,
        x_0_V => exp_res_0_V_fu_128,
        x_1_V => exp_res_1_V_fu_132,
        x_2_V => exp_res_2_V_fu_136,
        x_3_V => exp_res_3_V_fu_140,
        x_4_V => exp_res_4_V_fu_144,
        x_5_V => exp_res_5_V_fu_148,
        x_6_V => exp_res_6_V_fu_152,
        x_7_V => exp_res_7_V_fu_156,
        x_8_V => exp_res_8_V_fu_160,
        x_9_V => exp_res_9_V_fu_164,
        x_V_offset => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_x_V_offset,
        ap_return => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_return,
        ap_ce => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_ce);

    myproject_axi_mul_17ns_18s_26_2_1_U1980 : component myproject_axi_mul_17ns_18s_26_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 17,
        din1_WIDTH => 18,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_324_p0,
        din1 => grp_fu_324_p1,
        ce => grp_fu_324_ce,
        dout => grp_fu_324_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_ready = ap_const_logic_1)) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                data_array_0_V_reg_1827 <= data_V_data_0_V_dout;
                data_array_1_V_reg_1834 <= data_V_data_1_V_dout;
                data_array_2_V_reg_1841 <= data_V_data_2_V_dout;
                data_array_3_V_reg_1848 <= data_V_data_3_V_dout;
                data_array_4_V_reg_1855 <= data_V_data_4_V_dout;
                data_array_5_V_reg_1862 <= data_V_data_5_V_dout;
                data_array_6_V_reg_1869 <= data_V_data_6_V_dout;
                data_array_7_V_reg_1876 <= data_V_data_7_V_dout;
                data_array_8_V_reg_1883 <= data_V_data_8_V_dout;
                data_array_9_V_reg_1890 <= data_V_data_9_V_dout;
                exp_res_3_V_1_reg_2033_pp0_iter2_reg <= exp_res_3_V_1_reg_2033;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_0_V_1_reg_2000 <= exp_table5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                exp_res_0_V_1_reg_2000_pp0_iter1_reg <= exp_res_0_V_1_reg_2000;
                sext_ln241_reg_2144 <= sext_ln241_fu_1723_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                exp_res_0_V_fu_128 <= exp_res_0_V_1_reg_2000;
                exp_res_1_V_fu_132 <= exp_res_1_V_1_reg_2011;
                exp_res_2_V_fu_136 <= exp_res_2_V_1_reg_2022;
                exp_res_3_V_fu_140 <= exp_res_3_V_1_reg_2033;
                exp_res_4_V_fu_144 <= exp_res_4_V_1_reg_2044;
                exp_res_5_V_fu_148 <= exp_res_5_V_1_reg_2055;
                exp_res_6_V_1_reg_2066 <= exp_table5_q0;
                exp_res_6_V_fu_152 <= exp_table5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                exp_res_1_V_1_reg_2011 <= exp_table5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                exp_res_1_V_1_reg_2011_pp0_iter1_reg <= exp_res_1_V_1_reg_2011;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_2_V_1_reg_2022 <= exp_table5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                exp_res_2_V_1_reg_2022_pp0_iter1_reg <= exp_res_2_V_1_reg_2022;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exp_res_3_V_1_reg_2033 <= exp_table5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                exp_res_4_V_1_reg_2044 <= exp_table5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                exp_res_4_V_1_reg_2044_pp0_iter2_reg <= exp_res_4_V_1_reg_2044;
                icmp_ln1496_1_reg_1902 <= icmp_ln1496_1_fu_433_p2;
                icmp_ln1496_3_reg_1907 <= icmp_ln1496_3_fu_437_p2;
                icmp_ln1496_4_reg_1912 <= icmp_ln1496_4_fu_441_p2;
                icmp_ln1496_reg_1897 <= icmp_ln1496_fu_429_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                exp_res_5_V_1_reg_2055 <= exp_table5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                exp_res_5_V_1_reg_2055_pp0_iter2_reg <= exp_res_5_V_1_reg_2055;
                select_ln65_2_reg_1917 <= select_ln65_2_fu_461_p3;
                select_ln65_5_reg_1923 <= select_ln65_5_fu_485_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                exp_res_6_V_1_reg_2066_pp0_iter2_reg <= exp_res_6_V_1_reg_2066;
                icmp_ln1496_7_reg_1935 <= icmp_ln1496_7_fu_503_p2;
                p_Val2_26_reg_2117 <= p_Val2_26_fu_1579_p3;
                p_Val2_27_reg_2123 <= p_Val2_27_fu_1611_p3;
                select_ln65_6_reg_1929 <= select_ln65_6_fu_497_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                exp_res_7_V_1_reg_2076 <= exp_table5_q0;
                exp_res_7_V_fu_156 <= exp_table5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                exp_res_7_V_1_reg_2076_pp0_iter2_reg <= exp_res_7_V_1_reg_2076;
                x_max_V_reg_1940 <= x_max_V_fu_517_p3;
                y_V_10_reg_2129 <= y_V_10_fu_1711_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                exp_res_8_V_1_reg_2086 <= exp_table5_q0;
                exp_res_8_V_fu_160 <= exp_table5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                exp_res_8_V_1_reg_2086_pp0_iter2_reg <= exp_res_8_V_1_reg_2086;
                y_V_1_reg_1950 <= y_V_1_fu_1137_p3;
                y_V_2_reg_1955 <= y_V_2_fu_1171_p3;
                y_V_3_reg_1960 <= y_V_3_fu_1205_p3;
                y_V_4_reg_1965 <= y_V_4_fu_1239_p3;
                y_V_5_reg_1970 <= y_V_5_fu_1273_p3;
                y_V_6_reg_1975 <= y_V_6_fu_1307_p3;
                y_V_7_reg_1980 <= y_V_7_fu_1341_p3;
                y_V_8_reg_1985 <= y_V_8_fu_1375_p3;
                y_V_9_reg_1990 <= y_V_9_fu_1409_p3;
                y_V_reg_1945 <= y_V_fu_1103_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                exp_res_9_V_1_reg_2098 <= exp_table5_q0;
                exp_res_9_V_fu_164 <= exp_table5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                exp_res_9_V_1_reg_2098_pp0_iter2_reg <= exp_res_9_V_1_reg_2098;
                inv_exp_sum_V_reg_2139 <= invert_table6_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                p_Val2_19_reg_2105 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                p_Val2_1_reg_2111 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                tmp_data_0_V_reg_2154 <= grp_fu_324_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                tmp_data_1_V_reg_2164 <= grp_fu_324_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_data_2_V_reg_2174 <= grp_fu_324_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_data_3_V_reg_2184 <= grp_fu_324_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                tmp_data_4_V_reg_2194 <= grp_fu_324_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                tmp_data_5_V_reg_2204 <= grp_fu_324_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_data_6_V_reg_2214 <= grp_fu_324_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                tmp_data_7_V_reg_2224 <= grp_fu_324_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                tmp_data_8_V_reg_2234 <= grp_fu_324_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                tmp_data_9_V_reg_2244 <= grp_fu_324_p2(25 downto 10);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage9_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to3, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to3 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    add_ln746_fu_1599_p2 <= std_logic_vector(unsigned(exp_res_8_V_1_reg_2086) + unsigned(exp_res_9_V_1_reg_2098));
    and_ln786_1_fu_613_p2 <= (xor_ln786_1_fu_607_p2 and tmp_23_fu_591_p3);
    and_ln786_2_fu_668_p2 <= (xor_ln786_2_fu_662_p2 and tmp_25_fu_646_p3);
    and_ln786_3_fu_723_p2 <= (xor_ln786_3_fu_717_p2 and tmp_27_fu_701_p3);
    and_ln786_4_fu_778_p2 <= (xor_ln786_4_fu_772_p2 and tmp_29_fu_756_p3);
    and_ln786_5_fu_833_p2 <= (xor_ln786_5_fu_827_p2 and tmp_31_fu_811_p3);
    and_ln786_6_fu_888_p2 <= (xor_ln786_6_fu_882_p2 and tmp_33_fu_866_p3);
    and_ln786_7_fu_943_p2 <= (xor_ln786_7_fu_937_p2 and tmp_35_fu_921_p3);
    and_ln786_8_fu_998_p2 <= (xor_ln786_8_fu_992_p2 and tmp_37_fu_976_p3);
    and_ln786_9_fu_1053_p2 <= (xor_ln786_9_fu_1047_p2 and tmp_39_fu_1031_p3);
    and_ln786_fu_558_p2 <= (xor_ln786_fu_552_p2 and tmp_21_fu_536_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, io_acc_block_signal_op50)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((io_acc_block_signal_op50 = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp263_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, io_acc_block_signal_op50)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp263 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((io_acc_block_signal_op50 = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, io_acc_block_signal_op50)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((io_acc_block_signal_op50 = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001_ignoreCallOp264 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp265 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001_ignoreCallOp260 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_01001_assign_proc : process(ap_enable_reg_pp0_iter3, io_acc_block_signal_op400)
    begin
                ap_block_pp0_stage8_01001 <= ((io_acc_block_signal_op400 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter3, io_acc_block_signal_op400)
    begin
                ap_block_pp0_stage8_11001 <= ((io_acc_block_signal_op400 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage8_11001_ignoreCallOp261_assign_proc : process(ap_enable_reg_pp0_iter3, io_acc_block_signal_op400)
    begin
                ap_block_pp0_stage8_11001_ignoreCallOp261 <= ((io_acc_block_signal_op400 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter3, io_acc_block_signal_op400)
    begin
                ap_block_pp0_stage8_subdone <= ((io_acc_block_signal_op400 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001_ignoreCallOp262 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage9_iter0_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter1_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter1_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage2_iter1_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage7_iter1_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage8_iter1_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, io_acc_block_signal_op50)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((io_acc_block_signal_op50 = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call234_assign_proc : process(ap_start, io_acc_block_signal_op50)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call234 <= ((io_acc_block_signal_op50 = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state20_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage9_iter1_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter2_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage1_iter2_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage2_iter2_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage7_iter2_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage8_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage8_iter2_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage9_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage9_iter2_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter3_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage1_iter3_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage2_iter3_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage6_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage7_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage7_iter3_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state39_pp0_stage8_iter3_assign_proc : process(io_acc_block_signal_op400)
    begin
                ap_block_state39_pp0_stage8_iter3 <= (io_acc_block_signal_op400 = ap_const_logic_0);
    end process;


    ap_block_state39_pp0_stage8_iter3_ignore_call233_assign_proc : process(io_acc_block_signal_op400)
    begin
                ap_block_state39_pp0_stage8_iter3_ignore_call233 <= (io_acc_block_signal_op400 = ap_const_logic_0);
    end process;

        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_0_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_0_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_0_V_blk_n <= data_V_data_0_V_empty_n;
        else 
            data_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_0_V_read <= ap_const_logic_1;
        else 
            data_V_data_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_1_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_1_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_1_V_blk_n <= data_V_data_1_V_empty_n;
        else 
            data_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_1_V_read <= ap_const_logic_1;
        else 
            data_V_data_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_2_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_2_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_2_V_blk_n <= data_V_data_2_V_empty_n;
        else 
            data_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_2_V_read <= ap_const_logic_1;
        else 
            data_V_data_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_3_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_3_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_3_V_blk_n <= data_V_data_3_V_empty_n;
        else 
            data_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_3_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_3_V_read <= ap_const_logic_1;
        else 
            data_V_data_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_4_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_4_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_4_V_blk_n <= data_V_data_4_V_empty_n;
        else 
            data_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_4_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_4_V_read <= ap_const_logic_1;
        else 
            data_V_data_4_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_5_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_5_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_5_V_blk_n <= data_V_data_5_V_empty_n;
        else 
            data_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_5_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_5_V_read <= ap_const_logic_1;
        else 
            data_V_data_5_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_6_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_6_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_6_V_blk_n <= data_V_data_6_V_empty_n;
        else 
            data_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_6_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_6_V_read <= ap_const_logic_1;
        else 
            data_V_data_6_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_7_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_7_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_7_V_blk_n <= data_V_data_7_V_empty_n;
        else 
            data_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_7_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_7_V_read <= ap_const_logic_1;
        else 
            data_V_data_7_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_8_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_8_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_8_V_blk_n <= data_V_data_8_V_empty_n;
        else 
            data_V_data_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_8_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_8_V_read <= ap_const_logic_1;
        else 
            data_V_data_8_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_9_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_9_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_9_V_blk_n <= data_V_data_9_V_empty_n;
        else 
            data_V_data_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_9_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_9_V_read <= ap_const_logic_1;
        else 
            data_V_data_9_V_read <= ap_const_logic_0;
        end if; 
    end process;


    exp_table5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, zext_ln225_fu_1417_p1, ap_block_pp0_stage6, zext_ln225_1_fu_1421_p1, zext_ln225_2_fu_1425_p1, zext_ln225_3_fu_1429_p1, ap_block_pp0_stage9, zext_ln225_4_fu_1433_p1, zext_ln225_5_fu_1437_p1, ap_block_pp0_stage1, zext_ln225_6_fu_1441_p1, ap_block_pp0_stage2, zext_ln225_7_fu_1474_p1, ap_block_pp0_stage3, zext_ln225_8_fu_1483_p1, ap_block_pp0_stage4, zext_ln225_9_fu_1492_p1, ap_block_pp0_stage5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            exp_table5_address0 <= zext_ln225_9_fu_1492_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            exp_table5_address0 <= zext_ln225_8_fu_1483_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            exp_table5_address0 <= zext_ln225_7_fu_1474_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            exp_table5_address0 <= zext_ln225_6_fu_1441_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            exp_table5_address0 <= zext_ln225_5_fu_1437_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table5_address0 <= zext_ln225_4_fu_1433_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            exp_table5_address0 <= zext_ln225_3_fu_1429_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            exp_table5_address0 <= zext_ln225_2_fu_1425_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            exp_table5_address0 <= zext_ln225_1_fu_1421_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            exp_table5_address0 <= zext_ln225_fu_1417_p1(10 - 1 downto 0);
        else 
            exp_table5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_table5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            exp_table5_ce0 <= ap_const_logic_1;
        else 
            exp_table5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_324_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_324_ce <= ap_const_logic_1;
        else 
            grp_fu_324_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_324_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, zext_ln1118_fu_1727_p1, zext_ln1118_1_fu_1731_p1, zext_ln1118_2_fu_1735_p1, zext_ln1118_3_fu_1739_p1, zext_ln1118_4_fu_1743_p1, zext_ln1118_5_fu_1747_p1, zext_ln1118_6_fu_1751_p1, zext_ln1118_7_fu_1755_p1, zext_ln1118_8_fu_1759_p1, zext_ln1118_9_fu_1763_p1, ap_block_pp0_stage7, ap_block_pp0_stage6, ap_block_pp0_stage9, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_324_p0 <= zext_ln1118_9_fu_1763_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_324_p0 <= zext_ln1118_8_fu_1759_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_324_p0 <= zext_ln1118_7_fu_1755_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_324_p0 <= zext_ln1118_6_fu_1751_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_324_p0 <= zext_ln1118_5_fu_1747_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_324_p0 <= zext_ln1118_4_fu_1743_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_324_p0 <= zext_ln1118_3_fu_1739_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            grp_fu_324_p0 <= zext_ln1118_2_fu_1735_p1(17 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_324_p0 <= zext_ln1118_1_fu_1731_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_324_p0 <= zext_ln1118_fu_1727_p1(17 - 1 downto 0);
        else 
            grp_fu_324_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_324_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, sext_ln241_fu_1723_p1, sext_ln241_reg_2144, ap_block_pp0_stage7, ap_block_pp0_stage6, ap_block_pp0_stage9, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)))) then 
            grp_fu_324_p1 <= sext_ln241_reg_2144(18 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_324_p1 <= sext_ln241_fu_1723_p1(18 - 1 downto 0);
        else 
            grp_fu_324_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001_ignoreCallOp260, ap_block_pp0_stage8_11001_ignoreCallOp261, ap_block_pp0_stage9_11001_ignoreCallOp262, ap_block_pp0_stage0_11001_ignoreCallOp263, ap_block_pp0_stage1_11001_ignoreCallOp264, ap_block_pp0_stage2_11001_ignoreCallOp265)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001_ignoreCallOp262) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001_ignoreCallOp260) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp265) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp263) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp264) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001_ignoreCallOp261) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_ce <= ap_const_logic_1;
        else 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_start <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_ap_start_reg;

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_x_V_offset_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_x_V_offset <= ap_const_lv5_4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_x_V_offset <= ap_const_lv5_0;
        else 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362_x_V_offset <= "XXXXX";
        end if; 
    end process;

    icmp_ln1496_1_fu_433_p2 <= "1" when (signed(data_array_2_V_reg_1841) < signed(data_array_3_V_reg_1848)) else "0";
    icmp_ln1496_2_fu_455_p2 <= "1" when (signed(select_ln65_fu_445_p3) < signed(select_ln65_1_fu_450_p3)) else "0";
    icmp_ln1496_3_fu_437_p2 <= "1" when (signed(data_array_4_V_reg_1855) < signed(data_array_5_V_reg_1862)) else "0";
    icmp_ln1496_4_fu_441_p2 <= "1" when (signed(data_array_6_V_reg_1869) < signed(data_array_7_V_reg_1876)) else "0";
    icmp_ln1496_5_fu_479_p2 <= "1" when (signed(select_ln65_3_fu_469_p3) < signed(select_ln65_4_fu_474_p3)) else "0";
    icmp_ln1496_6_fu_493_p2 <= "1" when (signed(select_ln65_2_reg_1917) < signed(select_ln65_5_reg_1923)) else "0";
    icmp_ln1496_7_fu_503_p2 <= "1" when (signed(data_array_8_V_reg_1883) < signed(data_array_9_V_reg_1890)) else "0";
    icmp_ln1496_8_fu_512_p2 <= "1" when (signed(select_ln65_6_reg_1929) < signed(select_ln65_7_fu_507_p3)) else "0";
    icmp_ln1496_fu_429_p2 <= "1" when (signed(data_array_0_V_reg_1827) < signed(data_array_1_V_reg_1834)) else "0";
    invert_table6_address0 <= zext_ln235_fu_1719_p1(10 - 1 downto 0);

    invert_table6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            invert_table6_ce0 <= ap_const_logic_1;
        else 
            invert_table6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op400 <= (res_V_data_9_V_full_n and res_V_data_8_V_full_n and res_V_data_7_V_full_n and res_V_data_6_V_full_n and res_V_data_5_V_full_n and res_V_data_4_V_full_n and res_V_data_3_V_full_n and res_V_data_2_V_full_n and res_V_data_1_V_full_n and res_V_data_0_V_full_n);
    io_acc_block_signal_op50 <= (data_V_data_9_V_empty_n and data_V_data_8_V_empty_n and data_V_data_7_V_empty_n and data_V_data_6_V_empty_n and data_V_data_5_V_empty_n and data_V_data_4_V_empty_n and data_V_data_3_V_empty_n and data_V_data_2_V_empty_n and data_V_data_1_V_empty_n and data_V_data_0_V_empty_n);
        lhs_V_1_fu_1622_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_26_reg_2117),19));

        lhs_V_fu_1501_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_reg_2105),19));

    or_ln340_10_fu_1557_p2 <= (xor_ln340_21_fu_1551_p2 or p_Result_18_fu_1525_p3);
    or_ln340_11_fu_1679_p2 <= (xor_ln340_23_fu_1673_p2 or p_Result_21_fu_1647_p3);
    or_ln340_1_fu_631_p2 <= (xor_ln340_1_fu_625_p2 or tmp_24_fu_599_p3);
    or_ln340_2_fu_686_p2 <= (xor_ln340_2_fu_680_p2 or tmp_26_fu_654_p3);
    or_ln340_3_fu_741_p2 <= (xor_ln340_3_fu_735_p2 or tmp_28_fu_709_p3);
    or_ln340_4_fu_796_p2 <= (xor_ln340_4_fu_790_p2 or tmp_30_fu_764_p3);
    or_ln340_5_fu_851_p2 <= (xor_ln340_5_fu_845_p2 or tmp_32_fu_819_p3);
    or_ln340_6_fu_906_p2 <= (xor_ln340_6_fu_900_p2 or tmp_34_fu_874_p3);
    or_ln340_7_fu_961_p2 <= (xor_ln340_7_fu_955_p2 or tmp_36_fu_929_p3);
    or_ln340_8_fu_1016_p2 <= (xor_ln340_8_fu_1010_p2 or tmp_38_fu_984_p3);
    or_ln340_9_fu_1071_p2 <= (xor_ln340_9_fu_1065_p2 or tmp_40_fu_1039_p3);
    or_ln340_fu_576_p2 <= (xor_ln340_fu_570_p2 or tmp_22_fu_544_p3);
    p_Result_18_fu_1525_p3 <= p_Val2_22_fu_1521_p2(17 downto 17);
    p_Result_19_fu_1603_p3 <= p_Val2_25_fu_1593_p2(17 downto 17);
    p_Result_20_fu_1634_p3 <= ret_V_1_fu_1628_p2(18 downto 18);
    p_Result_21_fu_1647_p3 <= p_Val2_29_fu_1642_p2(17 downto 17);
    p_Result_s_fu_1513_p3 <= ret_V_fu_1507_p2(18 downto 18);
    p_Val2_22_fu_1521_p2 <= std_logic_vector(signed(p_Val2_1_reg_2111) + signed(p_Val2_19_reg_2105));
    p_Val2_23_fu_1587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_8_V_1_reg_2086),18));
    p_Val2_24_fu_1590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_9_V_1_reg_2098),18));
    p_Val2_25_fu_1593_p2 <= std_logic_vector(unsigned(p_Val2_24_fu_1590_p1) + unsigned(p_Val2_23_fu_1587_p1));
    p_Val2_26_fu_1579_p3 <= 
        select_ln340_20_fu_1563_p3 when (or_ln340_10_fu_1557_p2(0) = '1') else 
        select_ln388_10_fu_1571_p3;
    p_Val2_27_fu_1611_p3 <= 
        ap_const_lv17_1FFFF when (p_Result_19_fu_1603_p3(0) = '1') else 
        add_ln746_fu_1599_p2;
    p_Val2_29_fu_1642_p2 <= std_logic_vector(unsigned(zext_ln746_fu_1619_p1) + unsigned(p_Val2_26_reg_2117));

    res_V_data_0_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_0_V_full_n, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            res_V_data_0_V_blk_n <= res_V_data_0_V_full_n;
        else 
            res_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_0_V_din <= tmp_data_0_V_reg_2154;

    res_V_data_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            res_V_data_0_V_write <= ap_const_logic_1;
        else 
            res_V_data_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_1_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_1_V_full_n, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            res_V_data_1_V_blk_n <= res_V_data_1_V_full_n;
        else 
            res_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_1_V_din <= tmp_data_1_V_reg_2164;

    res_V_data_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            res_V_data_1_V_write <= ap_const_logic_1;
        else 
            res_V_data_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_2_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_2_V_full_n, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            res_V_data_2_V_blk_n <= res_V_data_2_V_full_n;
        else 
            res_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_2_V_din <= tmp_data_2_V_reg_2174;

    res_V_data_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            res_V_data_2_V_write <= ap_const_logic_1;
        else 
            res_V_data_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_3_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_3_V_full_n, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            res_V_data_3_V_blk_n <= res_V_data_3_V_full_n;
        else 
            res_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_3_V_din <= tmp_data_3_V_reg_2184;

    res_V_data_3_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            res_V_data_3_V_write <= ap_const_logic_1;
        else 
            res_V_data_3_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_4_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_4_V_full_n, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            res_V_data_4_V_blk_n <= res_V_data_4_V_full_n;
        else 
            res_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_4_V_din <= tmp_data_4_V_reg_2194;

    res_V_data_4_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            res_V_data_4_V_write <= ap_const_logic_1;
        else 
            res_V_data_4_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_5_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_5_V_full_n, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            res_V_data_5_V_blk_n <= res_V_data_5_V_full_n;
        else 
            res_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_5_V_din <= tmp_data_5_V_reg_2204;

    res_V_data_5_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            res_V_data_5_V_write <= ap_const_logic_1;
        else 
            res_V_data_5_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_6_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_6_V_full_n, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            res_V_data_6_V_blk_n <= res_V_data_6_V_full_n;
        else 
            res_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_6_V_din <= tmp_data_6_V_reg_2214;

    res_V_data_6_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            res_V_data_6_V_write <= ap_const_logic_1;
        else 
            res_V_data_6_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_7_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_7_V_full_n, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            res_V_data_7_V_blk_n <= res_V_data_7_V_full_n;
        else 
            res_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_7_V_din <= tmp_data_7_V_reg_2224;

    res_V_data_7_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            res_V_data_7_V_write <= ap_const_logic_1;
        else 
            res_V_data_7_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_8_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_8_V_full_n, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            res_V_data_8_V_blk_n <= res_V_data_8_V_full_n;
        else 
            res_V_data_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_8_V_din <= tmp_data_8_V_reg_2234;

    res_V_data_8_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            res_V_data_8_V_write <= ap_const_logic_1;
        else 
            res_V_data_8_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_9_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_9_V_full_n, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            res_V_data_9_V_blk_n <= res_V_data_9_V_full_n;
        else 
            res_V_data_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_9_V_din <= tmp_data_9_V_reg_2244;

    res_V_data_9_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            res_V_data_9_V_write <= ap_const_logic_1;
        else 
            res_V_data_9_V_write <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_1_fu_1628_p2 <= std_logic_vector(signed(lhs_V_1_fu_1622_p1) + signed(rhs_V_1_fu_1625_p1));
    ret_V_fu_1507_p2 <= std_logic_vector(signed(lhs_V_fu_1501_p1) + signed(rhs_V_fu_1504_p1));
    rhs_V_1_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_27_reg_2123),19));
        rhs_V_fu_1504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_reg_2111),19));

    select_ln340_10_fu_1257_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_15_fu_839_p2(0) = '1') else 
        tmp_15_fu_1247_p4;
    select_ln340_12_fu_1291_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_16_fu_894_p2(0) = '1') else 
        tmp_16_fu_1281_p4;
    select_ln340_14_fu_1325_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_17_fu_949_p2(0) = '1') else 
        tmp_17_fu_1315_p4;
    select_ln340_16_fu_1359_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_18_fu_1004_p2(0) = '1') else 
        tmp_18_fu_1349_p4;
    select_ln340_18_fu_1393_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_19_fu_1059_p2(0) = '1') else 
        tmp_19_fu_1383_p4;
    select_ln340_20_fu_1563_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_20_fu_1545_p2(0) = '1') else 
        p_Val2_22_fu_1521_p2;
    select_ln340_22_fu_1695_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_22_fu_1667_p2(0) = '1') else 
        tmp_20_fu_1685_p4;
    select_ln340_2_fu_1121_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_11_fu_619_p2(0) = '1') else 
        tmp_11_fu_1111_p4;
    select_ln340_4_fu_1155_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_12_fu_674_p2(0) = '1') else 
        tmp_12_fu_1145_p4;
    select_ln340_6_fu_1189_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_13_fu_729_p2(0) = '1') else 
        tmp_13_fu_1179_p4;
    select_ln340_8_fu_1223_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_14_fu_784_p2(0) = '1') else 
        tmp_14_fu_1213_p4;
    select_ln340_fu_1087_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_10_fu_564_p2(0) = '1') else 
        tmp_fu_1077_p4;
    select_ln388_10_fu_1571_p3 <= 
        ap_const_lv18_20000 when (underflow_fu_1539_p2(0) = '1') else 
        p_Val2_22_fu_1521_p2;
    select_ln388_11_fu_1703_p3 <= 
        ap_const_lv10_200 when (underflow_1_fu_1661_p2(0) = '1') else 
        tmp_20_fu_1685_p4;
    select_ln388_1_fu_1129_p3 <= 
        ap_const_lv10_200 when (and_ln786_1_fu_613_p2(0) = '1') else 
        tmp_11_fu_1111_p4;
    select_ln388_2_fu_1163_p3 <= 
        ap_const_lv10_200 when (and_ln786_2_fu_668_p2(0) = '1') else 
        tmp_12_fu_1145_p4;
    select_ln388_3_fu_1197_p3 <= 
        ap_const_lv10_200 when (and_ln786_3_fu_723_p2(0) = '1') else 
        tmp_13_fu_1179_p4;
    select_ln388_4_fu_1231_p3 <= 
        ap_const_lv10_200 when (and_ln786_4_fu_778_p2(0) = '1') else 
        tmp_14_fu_1213_p4;
    select_ln388_5_fu_1265_p3 <= 
        ap_const_lv10_200 when (and_ln786_5_fu_833_p2(0) = '1') else 
        tmp_15_fu_1247_p4;
    select_ln388_6_fu_1299_p3 <= 
        ap_const_lv10_200 when (and_ln786_6_fu_888_p2(0) = '1') else 
        tmp_16_fu_1281_p4;
    select_ln388_7_fu_1333_p3 <= 
        ap_const_lv10_200 when (and_ln786_7_fu_943_p2(0) = '1') else 
        tmp_17_fu_1315_p4;
    select_ln388_8_fu_1367_p3 <= 
        ap_const_lv10_200 when (and_ln786_8_fu_998_p2(0) = '1') else 
        tmp_18_fu_1349_p4;
    select_ln388_9_fu_1401_p3 <= 
        ap_const_lv10_200 when (and_ln786_9_fu_1053_p2(0) = '1') else 
        tmp_19_fu_1383_p4;
    select_ln388_fu_1095_p3 <= 
        ap_const_lv10_200 when (and_ln786_fu_558_p2(0) = '1') else 
        tmp_fu_1077_p4;
    select_ln65_1_fu_450_p3 <= 
        data_array_3_V_reg_1848 when (icmp_ln1496_1_reg_1902(0) = '1') else 
        data_array_2_V_reg_1841;
    select_ln65_2_fu_461_p3 <= 
        select_ln65_1_fu_450_p3 when (icmp_ln1496_2_fu_455_p2(0) = '1') else 
        select_ln65_fu_445_p3;
    select_ln65_3_fu_469_p3 <= 
        data_array_5_V_reg_1862 when (icmp_ln1496_3_reg_1907(0) = '1') else 
        data_array_4_V_reg_1855;
    select_ln65_4_fu_474_p3 <= 
        data_array_7_V_reg_1876 when (icmp_ln1496_4_reg_1912(0) = '1') else 
        data_array_6_V_reg_1869;
    select_ln65_5_fu_485_p3 <= 
        select_ln65_4_fu_474_p3 when (icmp_ln1496_5_fu_479_p2(0) = '1') else 
        select_ln65_3_fu_469_p3;
    select_ln65_6_fu_497_p3 <= 
        select_ln65_5_reg_1923 when (icmp_ln1496_6_fu_493_p2(0) = '1') else 
        select_ln65_2_reg_1917;
    select_ln65_7_fu_507_p3 <= 
        data_array_9_V_reg_1890 when (icmp_ln1496_7_reg_1935(0) = '1') else 
        data_array_8_V_reg_1883;
    select_ln65_fu_445_p3 <= 
        data_array_1_V_reg_1834 when (icmp_ln1496_reg_1897(0) = '1') else 
        data_array_0_V_reg_1827;
        sext_ln241_fu_1723_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(inv_exp_sum_V_reg_2139),26));

        sext_ln703_10_fu_1022_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_9_V_reg_1890),17));

        sext_ln703_1_fu_527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_max_V_reg_1940),17));

        sext_ln703_2_fu_582_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_1_V_reg_1834),17));

        sext_ln703_3_fu_637_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_2_V_reg_1841),17));

        sext_ln703_4_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_3_V_reg_1848),17));

        sext_ln703_5_fu_747_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_4_V_reg_1855),17));

        sext_ln703_6_fu_802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_5_V_reg_1862),17));

        sext_ln703_7_fu_857_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_6_V_reg_1869),17));

        sext_ln703_8_fu_912_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_7_V_reg_1876),17));

        sext_ln703_9_fu_967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_8_V_reg_1883),17));

        sext_ln703_fu_524_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_0_V_reg_1827),17));

    sub_ln1193_1_fu_585_p2 <= std_logic_vector(signed(sext_ln703_2_fu_582_p1) - signed(sext_ln703_1_fu_527_p1));
    sub_ln1193_2_fu_640_p2 <= std_logic_vector(signed(sext_ln703_3_fu_637_p1) - signed(sext_ln703_1_fu_527_p1));
    sub_ln1193_3_fu_695_p2 <= std_logic_vector(signed(sext_ln703_4_fu_692_p1) - signed(sext_ln703_1_fu_527_p1));
    sub_ln1193_4_fu_750_p2 <= std_logic_vector(signed(sext_ln703_5_fu_747_p1) - signed(sext_ln703_1_fu_527_p1));
    sub_ln1193_5_fu_805_p2 <= std_logic_vector(signed(sext_ln703_6_fu_802_p1) - signed(sext_ln703_1_fu_527_p1));
    sub_ln1193_6_fu_860_p2 <= std_logic_vector(signed(sext_ln703_7_fu_857_p1) - signed(sext_ln703_1_fu_527_p1));
    sub_ln1193_7_fu_915_p2 <= std_logic_vector(signed(sext_ln703_8_fu_912_p1) - signed(sext_ln703_1_fu_527_p1));
    sub_ln1193_8_fu_970_p2 <= std_logic_vector(signed(sext_ln703_9_fu_967_p1) - signed(sext_ln703_1_fu_527_p1));
    sub_ln1193_9_fu_1025_p2 <= std_logic_vector(signed(sext_ln703_10_fu_1022_p1) - signed(sext_ln703_1_fu_527_p1));
    sub_ln1193_fu_530_p2 <= std_logic_vector(signed(sext_ln703_fu_524_p1) - signed(sext_ln703_1_fu_527_p1));
    tmp_11_fu_1111_p4 <= sub_ln1193_1_fu_585_p2(15 downto 6);
    tmp_12_fu_1145_p4 <= sub_ln1193_2_fu_640_p2(15 downto 6);
    tmp_13_fu_1179_p4 <= sub_ln1193_3_fu_695_p2(15 downto 6);
    tmp_14_fu_1213_p4 <= sub_ln1193_4_fu_750_p2(15 downto 6);
    tmp_15_fu_1247_p4 <= sub_ln1193_5_fu_805_p2(15 downto 6);
    tmp_16_fu_1281_p4 <= sub_ln1193_6_fu_860_p2(15 downto 6);
    tmp_17_fu_1315_p4 <= sub_ln1193_7_fu_915_p2(15 downto 6);
    tmp_18_fu_1349_p4 <= sub_ln1193_8_fu_970_p2(15 downto 6);
    tmp_19_fu_1383_p4 <= sub_ln1193_9_fu_1025_p2(15 downto 6);
    tmp_20_fu_1685_p4 <= p_Val2_29_fu_1642_p2(17 downto 8);
    tmp_21_fu_536_p3 <= sub_ln1193_fu_530_p2(16 downto 16);
    tmp_22_fu_544_p3 <= sub_ln1193_fu_530_p2(15 downto 15);
    tmp_23_fu_591_p3 <= sub_ln1193_1_fu_585_p2(16 downto 16);
    tmp_24_fu_599_p3 <= sub_ln1193_1_fu_585_p2(15 downto 15);
    tmp_25_fu_646_p3 <= sub_ln1193_2_fu_640_p2(16 downto 16);
    tmp_26_fu_654_p3 <= sub_ln1193_2_fu_640_p2(15 downto 15);
    tmp_27_fu_701_p3 <= sub_ln1193_3_fu_695_p2(16 downto 16);
    tmp_28_fu_709_p3 <= sub_ln1193_3_fu_695_p2(15 downto 15);
    tmp_29_fu_756_p3 <= sub_ln1193_4_fu_750_p2(16 downto 16);
    tmp_30_fu_764_p3 <= sub_ln1193_4_fu_750_p2(15 downto 15);
    tmp_31_fu_811_p3 <= sub_ln1193_5_fu_805_p2(16 downto 16);
    tmp_32_fu_819_p3 <= sub_ln1193_5_fu_805_p2(15 downto 15);
    tmp_33_fu_866_p3 <= sub_ln1193_6_fu_860_p2(16 downto 16);
    tmp_34_fu_874_p3 <= sub_ln1193_6_fu_860_p2(15 downto 15);
    tmp_35_fu_921_p3 <= sub_ln1193_7_fu_915_p2(16 downto 16);
    tmp_36_fu_929_p3 <= sub_ln1193_7_fu_915_p2(15 downto 15);
    tmp_37_fu_976_p3 <= sub_ln1193_8_fu_970_p2(16 downto 16);
    tmp_38_fu_984_p3 <= sub_ln1193_8_fu_970_p2(15 downto 15);
    tmp_39_fu_1031_p3 <= sub_ln1193_9_fu_1025_p2(16 downto 16);
    tmp_40_fu_1039_p3 <= sub_ln1193_9_fu_1025_p2(15 downto 15);
    tmp_fu_1077_p4 <= sub_ln1193_fu_530_p2(15 downto 6);
    underflow_1_fu_1661_p2 <= (xor_ln786_11_fu_1655_p2 and p_Result_20_fu_1634_p3);
    underflow_fu_1539_p2 <= (xor_ln786_10_fu_1533_p2 and p_Result_s_fu_1513_p3);
    x_max_V_fu_517_p3 <= 
        select_ln65_7_fu_507_p3 when (icmp_ln1496_8_fu_512_p2(0) = '1') else 
        select_ln65_6_reg_1929;
    xor_ln340_10_fu_564_p2 <= (tmp_22_fu_544_p3 xor tmp_21_fu_536_p3);
    xor_ln340_11_fu_619_p2 <= (tmp_24_fu_599_p3 xor tmp_23_fu_591_p3);
    xor_ln340_12_fu_674_p2 <= (tmp_26_fu_654_p3 xor tmp_25_fu_646_p3);
    xor_ln340_13_fu_729_p2 <= (tmp_28_fu_709_p3 xor tmp_27_fu_701_p3);
    xor_ln340_14_fu_784_p2 <= (tmp_30_fu_764_p3 xor tmp_29_fu_756_p3);
    xor_ln340_15_fu_839_p2 <= (tmp_32_fu_819_p3 xor tmp_31_fu_811_p3);
    xor_ln340_16_fu_894_p2 <= (tmp_34_fu_874_p3 xor tmp_33_fu_866_p3);
    xor_ln340_17_fu_949_p2 <= (tmp_36_fu_929_p3 xor tmp_35_fu_921_p3);
    xor_ln340_18_fu_1004_p2 <= (tmp_38_fu_984_p3 xor tmp_37_fu_976_p3);
    xor_ln340_19_fu_1059_p2 <= (tmp_40_fu_1039_p3 xor tmp_39_fu_1031_p3);
    xor_ln340_1_fu_625_p2 <= (tmp_23_fu_591_p3 xor ap_const_lv1_1);
    xor_ln340_20_fu_1545_p2 <= (p_Result_s_fu_1513_p3 xor p_Result_18_fu_1525_p3);
    xor_ln340_21_fu_1551_p2 <= (p_Result_s_fu_1513_p3 xor ap_const_lv1_1);
    xor_ln340_22_fu_1667_p2 <= (p_Result_21_fu_1647_p3 xor p_Result_20_fu_1634_p3);
    xor_ln340_23_fu_1673_p2 <= (p_Result_20_fu_1634_p3 xor ap_const_lv1_1);
    xor_ln340_2_fu_680_p2 <= (tmp_25_fu_646_p3 xor ap_const_lv1_1);
    xor_ln340_3_fu_735_p2 <= (tmp_27_fu_701_p3 xor ap_const_lv1_1);
    xor_ln340_4_fu_790_p2 <= (tmp_29_fu_756_p3 xor ap_const_lv1_1);
    xor_ln340_5_fu_845_p2 <= (tmp_31_fu_811_p3 xor ap_const_lv1_1);
    xor_ln340_6_fu_900_p2 <= (tmp_33_fu_866_p3 xor ap_const_lv1_1);
    xor_ln340_7_fu_955_p2 <= (tmp_35_fu_921_p3 xor ap_const_lv1_1);
    xor_ln340_8_fu_1010_p2 <= (tmp_37_fu_976_p3 xor ap_const_lv1_1);
    xor_ln340_9_fu_1065_p2 <= (tmp_39_fu_1031_p3 xor ap_const_lv1_1);
    xor_ln340_fu_570_p2 <= (tmp_21_fu_536_p3 xor ap_const_lv1_1);
    xor_ln786_10_fu_1533_p2 <= (p_Result_18_fu_1525_p3 xor ap_const_lv1_1);
    xor_ln786_11_fu_1655_p2 <= (p_Result_21_fu_1647_p3 xor ap_const_lv1_1);
    xor_ln786_1_fu_607_p2 <= (tmp_24_fu_599_p3 xor ap_const_lv1_1);
    xor_ln786_2_fu_662_p2 <= (tmp_26_fu_654_p3 xor ap_const_lv1_1);
    xor_ln786_3_fu_717_p2 <= (tmp_28_fu_709_p3 xor ap_const_lv1_1);
    xor_ln786_4_fu_772_p2 <= (tmp_30_fu_764_p3 xor ap_const_lv1_1);
    xor_ln786_5_fu_827_p2 <= (tmp_32_fu_819_p3 xor ap_const_lv1_1);
    xor_ln786_6_fu_882_p2 <= (tmp_34_fu_874_p3 xor ap_const_lv1_1);
    xor_ln786_7_fu_937_p2 <= (tmp_36_fu_929_p3 xor ap_const_lv1_1);
    xor_ln786_8_fu_992_p2 <= (tmp_38_fu_984_p3 xor ap_const_lv1_1);
    xor_ln786_9_fu_1047_p2 <= (tmp_40_fu_1039_p3 xor ap_const_lv1_1);
    xor_ln786_fu_552_p2 <= (tmp_22_fu_544_p3 xor ap_const_lv1_1);
    y_V_10_fu_1711_p3 <= 
        select_ln340_22_fu_1695_p3 when (or_ln340_11_fu_1679_p2(0) = '1') else 
        select_ln388_11_fu_1703_p3;
    y_V_1_fu_1137_p3 <= 
        select_ln340_2_fu_1121_p3 when (or_ln340_1_fu_631_p2(0) = '1') else 
        select_ln388_1_fu_1129_p3;
    y_V_2_fu_1171_p3 <= 
        select_ln340_4_fu_1155_p3 when (or_ln340_2_fu_686_p2(0) = '1') else 
        select_ln388_2_fu_1163_p3;
    y_V_3_fu_1205_p3 <= 
        select_ln340_6_fu_1189_p3 when (or_ln340_3_fu_741_p2(0) = '1') else 
        select_ln388_3_fu_1197_p3;
    y_V_4_fu_1239_p3 <= 
        select_ln340_8_fu_1223_p3 when (or_ln340_4_fu_796_p2(0) = '1') else 
        select_ln388_4_fu_1231_p3;
    y_V_5_fu_1273_p3 <= 
        select_ln340_10_fu_1257_p3 when (or_ln340_5_fu_851_p2(0) = '1') else 
        select_ln388_5_fu_1265_p3;
    y_V_6_fu_1307_p3 <= 
        select_ln340_12_fu_1291_p3 when (or_ln340_6_fu_906_p2(0) = '1') else 
        select_ln388_6_fu_1299_p3;
    y_V_7_fu_1341_p3 <= 
        select_ln340_14_fu_1325_p3 when (or_ln340_7_fu_961_p2(0) = '1') else 
        select_ln388_7_fu_1333_p3;
    y_V_8_fu_1375_p3 <= 
        select_ln340_16_fu_1359_p3 when (or_ln340_8_fu_1016_p2(0) = '1') else 
        select_ln388_8_fu_1367_p3;
    y_V_9_fu_1409_p3 <= 
        select_ln340_18_fu_1393_p3 when (or_ln340_9_fu_1071_p2(0) = '1') else 
        select_ln388_9_fu_1401_p3;
    y_V_fu_1103_p3 <= 
        select_ln340_fu_1087_p3 when (or_ln340_fu_576_p2(0) = '1') else 
        select_ln388_fu_1095_p3;
    zext_ln1118_1_fu_1731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_1_V_1_reg_2011_pp0_iter1_reg),26));
    zext_ln1118_2_fu_1735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_2_V_1_reg_2022_pp0_iter1_reg),26));
    zext_ln1118_3_fu_1739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_3_V_1_reg_2033_pp0_iter2_reg),26));
    zext_ln1118_4_fu_1743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_4_V_1_reg_2044_pp0_iter2_reg),26));
    zext_ln1118_5_fu_1747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_5_V_1_reg_2055_pp0_iter2_reg),26));
    zext_ln1118_6_fu_1751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_6_V_1_reg_2066_pp0_iter2_reg),26));
    zext_ln1118_7_fu_1755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_7_V_1_reg_2076_pp0_iter2_reg),26));
    zext_ln1118_8_fu_1759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_8_V_1_reg_2086_pp0_iter2_reg),26));
    zext_ln1118_9_fu_1763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_9_V_1_reg_2098_pp0_iter2_reg),26));
    zext_ln1118_fu_1727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_0_V_1_reg_2000_pp0_iter1_reg),26));
    zext_ln225_1_fu_1421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_1_reg_1950),64));
    zext_ln225_2_fu_1425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_2_reg_1955),64));
    zext_ln225_3_fu_1429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_3_reg_1960),64));
    zext_ln225_4_fu_1433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_4_reg_1965),64));
    zext_ln225_5_fu_1437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_5_reg_1970),64));
    zext_ln225_6_fu_1441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_6_reg_1975),64));
    zext_ln225_7_fu_1474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_7_reg_1980),64));
    zext_ln225_8_fu_1483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_8_reg_1985),64));
    zext_ln225_9_fu_1492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_9_reg_1990),64));
    zext_ln225_fu_1417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_reg_1945),64));
    zext_ln235_fu_1719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_10_reg_2129),64));
    zext_ln746_fu_1619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_27_reg_2123),18));
end behav;
