# RISCâ€‘V Reference SoC Tapeout Program

## This repository contains all my submissions for the RISCâ€‘V Reference SoC Tapeout Program

## ðŸ“Œ Submissions

| week   | Topic                                   |
|-------|----------------------------------------|
| week 0 | [Tools installation](week0)             |
| week 1 | [Introduction to Verilog RTL design and Synthesis](week1) |
| week 2| [BabySoC Fundamentals & Functional Modelling](week2) |

