OpenROAD 4a99e88667b0840531ca0096c4fa0da8f80d6cb1 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0163] /openlane/designs/iiitb_icg/runs/RUN_2022.08.29_09.16.35/tmp/synthesis/resizer_sky130_fd_sc_hd__typical.lib line 23, default_fanout_load is 0.0.
[INFO ODB-0222] Reading LEF file: /openlane/designs/iiitb_icg/runs/RUN_2022.08.29_09.16.35/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openlane/designs/iiitb_icg/runs/RUN_2022.08.29_09.16.35/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/iiitb_icg/runs/RUN_2022.08.29_09.16.35/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/iiitb_icg/runs/RUN_2022.08.29_09.16.35/tmp/placement/7-global.def
[INFO ODB-0128] Design: iiitb_icg
[INFO ODB-0130]     Created 8 pins.
[INFO ODB-0131]     Created 43 components and 163 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 142 connections.
[INFO ODB-0133]     Created 12 nets and 21 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/iiitb_icg/runs/RUN_2022.08.29_09.16.35/tmp/placement/7-global.def
###############################################################################
# Created by write_sdc
# Mon Aug 29 09:17:30 2022
###############################################################################
current_design iiitb_icg
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {d0}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {d1}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {in}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {q0}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {q1}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {q0}]
set_load -pin_load 0.0334 [get_ports {q1}]
set_driving_cell -lib_cell sky130_vsdinv -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_vsdinv -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {d0}]
set_driving_cell -lib_cell sky130_vsdinv -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {d1}]
set_driving_cell -lib_cell sky130_vsdinv -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 10.0000 [current_design]
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 3 input buffers.
[INFO RSZ-0028] Inserted 2 output buffers.
[INFO RSZ-0058] Using max wire length 3048um.
[INFO RSZ-0039] Resized 6 instances.
Placement Analysis
---------------------------------
total displacement         26.4 u
average displacement        0.5 u
max displacement            4.5 u
original HPWL             177.9 u
legalized HPWL            196.1 u
delta HPWL                   10 %

[INFO DPL-0020] Mirrored 2 instances
[INFO DPL-0021] HPWL before             196.1 u
[INFO DPL-0022] HPWL after              193.6 u
[INFO DPL-0023] HPWL delta               -1.3 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _9_ (rising edge-triggered flip-flop clocked by clk')
Endpoint: _2_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk' (rise edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 ^ _9_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.02    0.31    5.31 v _9_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           dff2.q (net)
                  0.02    0.00    5.31 v _2_/A (sky130_fd_sc_hd__and2_2)
                                  5.31   data arrival time

                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                          0.25    5.25   clock uncertainty
                          0.00    5.25   clock reconvergence pessimism
                                  5.25 v _2_/B (sky130_fd_sc_hd__and2_2)
                          0.00    5.25   clock gating hold time
                                  5.25   data required time
-----------------------------------------------------------------------------
                                  5.25   data required time
                                 -5.31   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)


Startpoint: in (input port clocked by clk)
Endpoint: _8_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v in (in)
     1    0.00                           in (net)
                  0.02    0.00    2.01 v input3/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.07    2.08 v input3/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net3 (net)
                  0.03    0.00    2.08 v _8_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _8_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: d0 (input port clocked by clk)
Endpoint: _7_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v d0 (in)
     1    0.00                           d0 (net)
                  0.02    0.00    2.01 v input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.07    2.08 v input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net1 (net)
                  0.03    0.00    2.08 v _7_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _7_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: d1 (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v d1 (in)
     1    0.00                           d1 (net)
                  0.02    0.00    2.01 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.08    2.09 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net2 (net)
                  0.03    0.00    2.09 v _6_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.09   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: q1 (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.02    0.31    0.31 v _6_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           net5 (net)
                  0.02    0.00    0.31 v output5/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.16    0.47 v output5/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           q1 (net)
                  0.09    0.00    0.47 v q1 (out)
                                  0.47   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  2.22   slack (MET)


Startpoint: _7_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: q0 (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _7_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.31    0.31 v _7_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           net4 (net)
                  0.03    0.00    0.31 v output4/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    0.48 v output4/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           q0 (net)
                  0.09    0.00    0.48 v q0 (out)
                                  0.48   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  2.23   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _9_ (rising edge-triggered flip-flop clocked by clk')
Endpoint: _2_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk' (rise edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 ^ _9_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.35    5.35 ^ _9_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           dff2.q (net)
                  0.03    0.00    5.35 ^ _2_/A (sky130_fd_sc_hd__and2_2)
                                  5.35   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _2_/B (sky130_fd_sc_hd__and2_2)
                          0.00    9.75   clock gating setup time
                                  9.75   data required time
-----------------------------------------------------------------------------
                                  9.75   data required time
                                 -5.35   data arrival time
-----------------------------------------------------------------------------
                                  4.40   slack (MET)


Startpoint: _8_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _9_ (rising edge-triggered flip-flop clocked by clk')
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _8_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.04    0.35    0.35 ^ _8_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           dff1.q (net)
                  0.04    0.00    0.35 ^ _4_/A (sky130_vsdinv)
                  0.02    0.03    0.39 v _4_/Y (sky130_vsdinv)
     1    0.00                           dff2.d (net)
                  0.02    0.00    0.39 v _9_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.39   data arrival time

                  0.15    5.00    5.00   clock clk' (rise edge)
                          0.00    5.00   clock network delay (ideal)
                         -0.25    4.75   clock uncertainty
                          0.00    4.75   clock reconvergence pessimism
                                  4.75 ^ _9_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    4.68   library setup time
                                  4.68   data required time
-----------------------------------------------------------------------------
                                  4.68   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  4.29   slack (MET)


Startpoint: _7_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: q0 (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _7_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.04    0.36    0.36 ^ _7_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           net4 (net)
                  0.04    0.00    0.36 ^ output4/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.21    0.57 ^ output4/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           q0 (net)
                  0.17    0.00    0.57 ^ q0 (out)
                                  0.57   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: q1 (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.04    0.35    0.35 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           net5 (net)
                  0.04    0.00    0.35 ^ output5/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.20    0.55 ^ output5/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           q1 (net)
                  0.17    0.00    0.55 ^ q1 (out)
                                  0.55   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: d1 (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v d1 (in)
     1    0.00                           d1 (net)
                  0.02    0.00    2.01 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.09    2.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net2 (net)
                  0.03    0.00    2.10 v _6_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)


Startpoint: d0 (input port clocked by clk)
Endpoint: _7_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v d0 (in)
     1    0.00                           d0 (net)
                  0.02    0.00    2.01 v input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.08    2.09 v input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net1 (net)
                  0.03    0.00    2.09 v _7_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _7_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  7.58   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _9_ (rising edge-triggered flip-flop clocked by clk')
Endpoint: _2_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk' (rise edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 ^ _9_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.35    5.35 ^ _9_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           dff2.q (net)
                  0.03    0.00    5.35 ^ _2_/A (sky130_fd_sc_hd__and2_2)
                                  5.35   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _2_/B (sky130_fd_sc_hd__and2_2)
                          0.00    9.75   clock gating setup time
                                  9.75   data required time
-----------------------------------------------------------------------------
                                  9.75   data required time
                                 -5.35   data arrival time
-----------------------------------------------------------------------------
                                  4.40   slack (MET)


Startpoint: _8_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _9_ (rising edge-triggered flip-flop clocked by clk')
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _8_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.04    0.35    0.35 ^ _8_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           dff1.q (net)
                  0.04    0.00    0.35 ^ _4_/A (sky130_vsdinv)
                  0.02    0.03    0.39 v _4_/Y (sky130_vsdinv)
     1    0.00                           dff2.d (net)
                  0.02    0.00    0.39 v _9_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.39   data arrival time

                  0.15    5.00    5.00   clock clk' (rise edge)
                          0.00    5.00   clock network delay (ideal)
                         -0.25    4.75   clock uncertainty
                          0.00    4.75   clock reconvergence pessimism
                                  4.75 ^ _9_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    4.68   library setup time
                                  4.68   data required time
-----------------------------------------------------------------------------
                                  4.68   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  4.29   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 4.29

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.06
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_8_/CLK ^
   0.04
_9_/CLK ^
   0.05      0.00      -0.02

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.68e-05   1.62e-07   3.38e-11   1.70e-05  64.7%
Combinational          5.46e-06   3.80e-06   9.79e-11   9.26e-06  35.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.23e-05   3.96e-06   1.32e-10   2.62e-05 100.0%
                          84.9%      15.1%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 219 u^2 23% utilization.
area_report_end
