{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666738405222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666738405223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 16:53:25 2022 " "Processing started: Tue Oct 25 16:53:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666738405223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738405223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738405224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666738405730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666738405730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PSR_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file PSR_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSR_reg " "Found entity 1: PSR_reg" {  } { { "PSR_reg.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/PSR_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666738422255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738422255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/registerFile.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666738422258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738422258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666738422260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738422260 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "cpu.v " "Can't analyze file -- file cpu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666738422261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666738422263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738422263 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(39) " "Verilog HDL information at alu.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/alu.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666738422265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/alu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666738422265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738422265 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "aluTb.v(74) " "Verilog HDL information at aluTb.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "aluTb.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/aluTb.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666738422267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluTb.v 1 1 " "Found 1 design units, including 1 entities, in source file aluTb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluTb " "Found entity 1: aluTb" {  } { { "aluTb.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/aluTb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666738422268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738422268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registerFile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile_tb " "Found entity 1: registerFile_tb" {  } { { "registerFile_tb.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/registerFile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666738422270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738422270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuWithAlu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuWithAlu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuWithAlu " "Found entity 1: cpuWithAlu" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666738422272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738422272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cond_group1 cpuWithAlu.v(37) " "Verilog HDL Implicit Net warning at cpuWithAlu.v(37): created implicit net for \"cond_group1\"" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666738422273 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cond_group2 cpuWithAlu.v(37) " "Verilog HDL Implicit Net warning at cpuWithAlu.v(37): created implicit net for \"cond_group2\"" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666738422273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(24) " "Verilog HDL Parameter Declaration warning at alu.v(24): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/alu.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422274 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(25) " "Verilog HDL Parameter Declaration warning at alu.v(25): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/alu.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422274 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(26) " "Verilog HDL Parameter Declaration warning at alu.v(26): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/alu.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422274 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(27) " "Verilog HDL Parameter Declaration warning at alu.v(27): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/alu.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422274 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(28) " "Verilog HDL Parameter Declaration warning at alu.v(28): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/alu.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422275 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(29) " "Verilog HDL Parameter Declaration warning at alu.v(29): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/alu.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422275 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(30) " "Verilog HDL Parameter Declaration warning at alu.v(30): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/alu.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422275 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(31) " "Verilog HDL Parameter Declaration warning at alu.v(31): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/alu.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422275 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cpuWithAlu cpuWithAlu.v(13) " "Verilog HDL Parameter Declaration warning at cpuWithAlu.v(13): Parameter Declaration in module \"cpuWithAlu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cpuWithAlu cpuWithAlu.v(14) " "Verilog HDL Parameter Declaration warning at cpuWithAlu.v(14): Parameter Declaration in module \"cpuWithAlu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cpuWithAlu cpuWithAlu.v(15) " "Verilog HDL Parameter Declaration warning at cpuWithAlu.v(15): Parameter Declaration in module \"cpuWithAlu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cpuWithAlu cpuWithAlu.v(16) " "Verilog HDL Parameter Declaration warning at cpuWithAlu.v(16): Parameter Declaration in module \"cpuWithAlu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cpuWithAlu cpuWithAlu.v(17) " "Verilog HDL Parameter Declaration warning at cpuWithAlu.v(17): Parameter Declaration in module \"cpuWithAlu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cpuWithAlu cpuWithAlu.v(18) " "Verilog HDL Parameter Declaration warning at cpuWithAlu.v(18): Parameter Declaration in module \"cpuWithAlu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cpuWithAlu cpuWithAlu.v(19) " "Verilog HDL Parameter Declaration warning at cpuWithAlu.v(19): Parameter Declaration in module \"cpuWithAlu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cpuWithAlu cpuWithAlu.v(20) " "Verilog HDL Parameter Declaration warning at cpuWithAlu.v(20): Parameter Declaration in module \"cpuWithAlu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666738422278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpuWithAlu " "Elaborating entity \"cpuWithAlu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666738422368 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp cpuWithAlu.v(22) " "Verilog HDL Always Construct warning at cpuWithAlu.v(22): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666738422370 "|cpuWithAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] cpuWithAlu.v(24) " "Inferred latch for \"aluOp\[0\]\" at cpuWithAlu.v(24)" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738422370 "|cpuWithAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] cpuWithAlu.v(24) " "Inferred latch for \"aluOp\[1\]\" at cpuWithAlu.v(24)" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738422370 "|cpuWithAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[2\] cpuWithAlu.v(24) " "Inferred latch for \"aluOp\[2\]\" at cpuWithAlu.v(24)" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738422370 "|cpuWithAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[3\] cpuWithAlu.v(24) " "Inferred latch for \"aluOp\[3\]\" at cpuWithAlu.v(24)" {  } { { "cpuWithAlu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738422370 "|cpuWithAlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:mainAlu " "Elaborating entity \"alu\" for hierarchy \"alu:mainAlu\"" {  } { { "cpuWithAlu.v" "mainAlu" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666738422373 ""}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "aluOut alu.v(18) " "Verilog HDL error at alu.v(18): variable \"aluOut\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "alu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/alu.v" 18 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1666738422376 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(45) " "Verilog HDL Case Statement warning at alu.v(45): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/alu.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666738422376 "|cpuWithAlu|alu:mainAlu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cond_group1 alu.v(39) " "Verilog HDL Always Construct warning at alu.v(39): inferring latch(es) for variable \"cond_group1\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/alu.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666738422381 "|cpuWithAlu|alu:mainAlu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cOut alu.v(39) " "Verilog HDL Always Construct warning at alu.v(39): inferring latch(es) for variable \"cOut\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "/home/ella/Documents/School/CS3710/cpu/alu.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666738422381 "|cpuWithAlu|alu:mainAlu"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "alu:mainAlu " "Can't elaborate user hierarchy \"alu:mainAlu\"" {  } { { "cpuWithAlu.v" "mainAlu" { Text "/home/ella/Documents/School/CS3710/cpu/cpuWithAlu.v" 37 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666738422383 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666738422471 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 25 16:53:42 2022 " "Processing ended: Tue Oct 25 16:53:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666738422471 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666738422471 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666738422471 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666738422471 ""}
